{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558186646004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de0_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558186646010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558186646057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558186646057 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558186646332 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558186646338 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C7G " "Device 10M08DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558186646421 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558186646421 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 565 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 567 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 569 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 571 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 573 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 575 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 577 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 579 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558186646426 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558186646426 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558186646427 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558186646427 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558186646427 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558186646427 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558186646433 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 149 " "No exact pin location assignment(s) for 1 pins of 149 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558186646719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_lite.SDC " "Synopsys Design Constraints File file not found: 'de0_lite.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558186647869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558186647870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558186647876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558186647877 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558186647877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558186647917 ""}  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558186647917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558186649174 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558186649175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558186649175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558186649177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558186649180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558186649181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558186649181 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558186649182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558186649219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558186649221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558186649221 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558186649308 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558186649308 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558186649308 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 29 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558186649311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558186649311 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558186649311 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558186649547 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558186649547 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558186649547 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558186649552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558186653563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558186653659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558186653697 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558186656169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558186656169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558186657494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558186660078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558186660078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558186661026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558186661026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558186661026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558186661048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558186661170 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1558186661170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558186662256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558186662349 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1558186662349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558186664028 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558186665323 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558186665673 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 MAX 10 " "49 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558186665690 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558186665690 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RAM_WE_N 2.5 V K8 " "Pin RAM_WE_N uses I/O standard 2.5 V located at K8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1558186665692 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/reg_mem/de0_lite/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558186665693 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558186665693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/vhdl/reg_mem/de0_lite/de0_lite.fit.smsg " "Generated suppressed messages file /home/lucas/vhdl/reg_mem/de0_lite/de0_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558186665809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558186666292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 10:37:46 2019 " "Processing ended: Sat May 18 10:37:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558186666292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558186666292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558186666292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558186666292 ""}
