INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sources_1/imports/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/tb_hdmi.v:45]
