{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594674340024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594674340035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 13 17:05:24 2020 " "Processing started: Mon Jul 13 17:05:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594674340035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674340035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674340035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594674340610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594674340610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourcmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourcmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourcmp-design " "Found design unit 1: fourcmp-design" {  } { { "fourcmp.vhd" "" { Text "N:/ECE-125/Lab3/fourcmp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348421 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourcmp " "Found entity 1: fourcmp" {  } { { "fourcmp.vhd" "" { Text "N:/ECE-125/Lab3/fourcmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllersteveningzhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controllersteveningzhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controllerSteveNingzhi-controllerSteveNingzhi_logic " "Found design unit 1: controllerSteveNingzhi-controllerSteveNingzhi_logic" {  } { { "controllerSteveNingzhi.vhd" "" { Text "N:/ECE-125/Lab3/controllerSteveNingzhi.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348471 ""} { "Info" "ISGN_ENTITY_NAME" "1 controllerSteveNingzhi " "Found entity 1: controllerSteveNingzhi" {  } { { "controllerSteveNingzhi.vhd" "" { Text "N:/ECE-125/Lab3/controllerSteveNingzhi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlecmp-singlecmp_logic " "Found design unit 1: singlecmp-singlecmp_logic" {  } { { "singlecmp.vhd" "" { Text "N:/ECE-125/Lab3/singlecmp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348517 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecmp " "Found entity 1: singlecmp" {  } { { "singlecmp.vhd" "" { Text "N:/ECE-125/Lab3/singlecmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "Tester.vhd" "" { Text "N:/ECE-125/Lab3/Tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.vhd" "" { Text "N:/ECE-125/Lab3/Tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-125/Lab3/LogicalStep_Lab3_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348627 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-125/Lab3/LogicalStep_Lab3_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "N:/ECE-125/Lab3/HVAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348683 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "N:/ECE-125/Lab3/HVAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594674348683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594674348793 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[11..3\] LogicalStep_Lab3_top.vhd(9) " "Using initial value X (don't care) for net \"leds\[11..3\]\" at LogicalStep_Lab3_top.vhd(9)" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE-125/Lab3/LogicalStep_Lab3_top.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674348809 "|LogicalStep_Lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourcmp fourcmp:inst1 " "Elaborating entity \"fourcmp\" for hierarchy \"fourcmp:inst1\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst1" { Text "N:/ECE-125/Lab3/LogicalStep_Lab3_top.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594674348829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecmp fourcmp:inst1\|singlecmp:inst1 " "Elaborating entity \"singlecmp\" for hierarchy \"fourcmp:inst1\|singlecmp:inst1\"" {  } { { "fourcmp.vhd" "inst1" { Text "N:/ECE-125/Lab3/fourcmp.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594674348949 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "output inst1 " "Port \"output\" does not exist in macrofunction \"inst1\"" {  } { { "LogicalStep_Lab3_top.vhd" "inst1" { Text "N:/ECE-125/Lab3/LogicalStep_Lab3_top.vhd" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594674349162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594674349262 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594674349741 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 13 17:05:49 2020 " "Processing ended: Mon Jul 13 17:05:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594674349741 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594674349741 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594674349741 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674349741 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594674351121 ""}
