---
# Add your YAML content here
#TODO: noe som dette - så: bruke python til å parse og skrive pa_rvfpm og fpu_config.h
# Da sikrer vi like definisjoner i begge filer (og enklere å sette opp andre strukturer.)
#Andrepri etter å fullføre interface og timing.

xif:
  - XLEN: 32
  - FLEN: 32
  - X_NUM_RS: 3  #Number of register file read ports that can be used by the eXtension interface
  - X_ID_WIDTH: 4   #Width of ID field.
  - X_MEM_WIDTH:  32 #Memory access width for loads/stores via the eXtension interface
  - X_RFR_WIDTH:  32 #Register file read access width for the eXtension interface
  - X_RFW_WIDTH:  32 #Register file write access width for the eXtension interface
  - X_MISA:  0 #MISA extensions implemented on the eXtension interface
  - X_ECS_XS:  0



fpu_pipeline:
  - stage: fetch
    latency: 1
  - stage: decode
    latency: 1
  - stage: execute
    latency: 1
  - stage: memory
    latency: 1
  - stage: writeback
    latency: 1

fpu_formats:
  - format: single
    precision: 32
  - format: double
    precision: 64
  - format: quad
    precision: 128
