library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ComptadorPrograma is
Port ( Reset : in STD_LOGIC;
clk : in STD_LOGIC;
IncPC : in STD_LOGIC;
LPC : in STD_LOGIC;
EPC : in STD_LOGIC;
Din : in STD_LOGIC_VECTOR (31 downto 0);
Dout : out STD_LOGIC_VECTOR (31 downto 0)
);
end ComptadorPrograma;
architecture PC_Arch of ComptadorPrograma is
signal ContingutPC: STD_LOGIC_VECTOR (31 downto 0);
signal LecturaPC: STD_LOGIC_VECTOR (31 downto 0);
begin
process (clk, reset)
begin
if (clk'event and clk = '1') then
if reset = '1' then
LecturaPC <= ...............;
else LecturaCP <= .............;
end if;
end if;
end process;
process (clk,reset)
begin
if (clk'event and clk = '0') then
if reset = '1' then
ContigutPC <= ......
elsif (.........) then
Contigut PC <= ......;
elsif (.........) then
Contigut PC <= ......;
end if;
end if;
end process;
Dout <= ......... when LPC = '1' else ............;
end Pc_Arch;