WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2502930 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5007361 heartbeat IPC: 3.993 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6258432 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 51 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6258432 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12640560 heartbeat IPC: 1.31 cumulative IPC: 0.7834 (Simulation time: 00 hr 01 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_55.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 26612396 heartbeat IPC: 0.7157 cumulative IPC: 0.737 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 40663486 heartbeat IPC: 0.7117 cumulative IPC: 0.7266 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 54442790 heartbeat IPC: 0.7257 cumulative IPC: 0.7264 (Simulation time: 00 hr 04 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_55.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 67148947 heartbeat IPC: 0.787 cumulative IPC: 0.739 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 81970607 heartbeat IPC: 0.6747 cumulative IPC: 0.7264 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 94849855 heartbeat IPC: 0.7764 cumulative IPC: 0.7337 (Simulation time: 00 hr 06 min 44 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_55.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 108784495 heartbeat IPC: 0.7176 cumulative IPC: 0.7315 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 123085658 heartbeat IPC: 0.6992 cumulative IPC: 0.7276 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 136601447 heartbeat IPC: 0.7399 cumulative IPC: 0.7288 (Simulation time: 00 hr 09 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_55.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 136651127 cumulative IPC: 0.7318 (Simulation time: 00 hr 09 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136651127 cumulative IPC: 0.7318 (Simulation time: 00 hr 09 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_55.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7318 instructions: 100000000 cycles: 136651127
CPU 0 Branch Prediction Accuracy: 79.35% MPKI: 37.48 Average ROB Occupancy at Mispredict: 11.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.773
BRANCH_INDIRECT: 21.6
BRANCH_CONDITIONAL: 11.1
BRANCH_DIRECT_CALL: 1.48
BRANCH_INDIRECT_CALL: 1.55
BRANCH_RETURN: 0.961

LLC TOTAL        ACCESS:    1703062 HIT:    1475843 MISS:     227219
LLC LOAD         ACCESS:    1012296 HIT:     897138 MISS:     115158
LLC RFO          ACCESS:     240123 HIT:     168885 MISS:      71238
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     378106 HIT:     377885 MISS:        221
LLC TRANSLATION  ACCESS:      72537 HIT:      31935 MISS:      40602
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 226 cycles
cpu0_DTLB TOTAL        ACCESS:   23186878 HIT:   22617121 MISS:     569757
cpu0_DTLB LOAD         ACCESS:   23186878 HIT:   22617121 MISS:     569757
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.93 cycles
cpu0_ITLB TOTAL        ACCESS:    6726437 HIT:    6001205 MISS:     725232
cpu0_ITLB LOAD         ACCESS:    6726437 HIT:    6001205 MISS:     725232
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.122 cycles
cpu0_L1D TOTAL        ACCESS:   29274118 HIT:   27187554 MISS:    2086564
cpu0_L1D LOAD         ACCESS:   19226030 HIT:   18173939 MISS:    1052091
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9964047 HIT:    9010555 MISS:     953492
cpu0_L1D TRANSLATION  ACCESS:      84041 HIT:       3060 MISS:      80981
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.83 cycles
cpu0_L1I TOTAL        ACCESS:    7481413 HIT:    4739461 MISS:    2741952
cpu0_L1I LOAD         ACCESS:    7481413 HIT:    4739461 MISS:    2741952
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.58 cycles
cpu0_L2C TOTAL        ACCESS:    4126117 HIT:    2797774 MISS:    1328343
cpu0_L2C LOAD         ACCESS:    3065766 HIT:    2053470 MISS:    1012296
cpu0_L2C RFO          ACCESS:     364496 HIT:     124370 MISS:     240126
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     615645 HIT:     612261 MISS:       3384
cpu0_L2C TRANSLATION  ACCESS:      80210 HIT:       7673 MISS:      72537
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 58.79 cycles
cpu0_STLB TOTAL        ACCESS:     833503 HIT:     776956 MISS:      56547
cpu0_STLB LOAD         ACCESS:     833503 HIT:     776956 MISS:      56547
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      54458
  ROW_BUFFER_MISS:     172527
 AVG DBUS CONGESTED CYCLE: 3.934
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      23573
  FULL:      92297
