	component system is
		port (
			clk_clk     : in  std_logic                    := 'X';             -- clk
			hex0_export : out std_logic_vector(7 downto 0);                    -- export
			hex1_export : out std_logic_vector(7 downto 0);                    -- export
			hex2_export : out std_logic_vector(7 downto 0);                    -- export
			hex3_export : out std_logic_vector(7 downto 0);                    -- export
			hex4_export : out std_logic_vector(7 downto 0);                    -- export
			hex5_export : out std_logic_vector(7 downto 0);                    -- export
			sw_export   : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component system;

