{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680756406853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680756406853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 22:46:46 2023 " "Processing started: Wed Apr  5 22:46:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680756406853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756406853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_p2 -c single_cycle_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756406853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680756407364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680756407364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_cycle_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_cycle_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_p2 " "Found entity 1: single_cycle_p2" {  } { { "../src/single_cycle_p2.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756416992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756416992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_adder PC_adder core_risc_v.v(15) " "Verilog HDL Declaration information at core_risc_v.v(15): object \"pc_adder\" differs only in case from object \"PC_adder\" in the same scope" {  } { { "../src/core_risc_v.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680756416994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_add_imm PC_add_imm core_risc_v.v(15) " "Verilog HDL Declaration information at core_risc_v.v(15): object \"pc_add_imm\" differs only in case from object \"PC_add_imm\" in the same scope" {  } { { "../src/core_risc_v.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680756416994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/core_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/core_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_risc_v " "Found entity 1: core_risc_v" {  } { { "../src/core_risc_v.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756416995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756416995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU/ALU.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/ALU.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756416997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756416997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/uart/UART_TX.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756416999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756416999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_shif_reg.v(29) " "Verilog HDL information at uart_shif_reg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "../src/uart/uart_shif_reg.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_shif_reg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680756417001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_shif_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_shif_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_shif_reg " "Found entity 1: uart_shif_reg" {  } { { "../src/uart/uart_shif_reg.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_shif_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/uart/UART_RX.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_in_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/uart_in_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_in_out " "Found entity 1: uart_in_out" {  } { { "../src/uart/uart_in_out.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/uart_in_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/uart/Shift_Register_R_Param.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../src/uart/shift_register.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "../src/uart/Reg_Param.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "../src/uart/Heard_Bit.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Heard_Bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_tx " "Found entity 1: FSM_UART_tx" {  } { { "../src/uart/FSM_UART_tx.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/uart/FSM_UART_Rx.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../src/uart/FF_D_enable.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_2enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/ff_d_2enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_2enable " "Found entity 1: FF_D_2enable" {  } { { "../src/uart/FF_D_2enable.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/FF_D_2enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/decoder_bin_hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/decoder_bin_hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "../src/uart/decoder_bin_hex_7seg.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/decoder_bin_hex_7seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/uart/Counter_Param.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/uart/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/uart/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/uart/Bit_Rate_Pulse.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../src/Single_port_RAM/single_port_ram.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/single_port_ram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_map " "Found entity 1: Memory_map" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/gpio_in_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_ram/gpio_in_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_in_out " "Found entity 1: GPIO_in_out" {  } { { "../src/Single_port_RAM/GPIO_in_out.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/GPIO_in_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/signextend/imm.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/signextend/imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm " "Found entity 1: imm" {  } { { "../src/SignExtend/imm.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/SignExtend/imm.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/registerfile/writecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/writecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteControl " "Found entity 1: WriteControl" {  } { { "../src/RegisterFile/WriteControl.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/WriteControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../src/RegisterFile/Registers.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Registers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../src/RegisterFile/RegisterFile.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/registerfile/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/RegisterFile/Register.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/registerfile/mux32input.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/registerfile/mux32input.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32input " "Found entity 1: MUX32input" {  } { { "../src/RegisterFile/MUX32input.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/MUX32input.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "../src/Muxs/Mux_4to1.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_4to1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/muxs/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "../src/Muxs/Mux_2to1.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Muxs/Mux_2to1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/fsm/riscv_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/riscv_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_FSM " "Found entity 1: riscv_FSM" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUcontrol ALUControl Control_unit_riscv.v(15) " "Verilog HDL Declaration information at Control_unit_riscv.v(15): object \"ALUcontrol\" differs only in case from object \"ALUControl\" in the same scope" {  } { { "../src/FSM/Control_unit_riscv.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680756417073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit_riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit_riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_riscv " "Found entity 1: Control_unit_riscv" {  } { { "../src/FSM/Control_unit_riscv.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/FSM/Control_Unit.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_Unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/fsm/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/fsm/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../src/FSM/ALU_decoder.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/ALU_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/alu/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/alu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/ALU/adder.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/memory_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/d_procesadores/dm_single_cycle_p2/src/single_port_rom/memory_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ROM " "Found entity 1: memory_ROM" {  } { { "../src/Single_port_ROM/memory_ROM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/memory_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680756417084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_B core_risc_v.v(116) " "Verilog HDL Implicit Net warning at core_risc_v.v(116): created implicit net for \"Data_B\"" {  } { { "../src/core_risc_v.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_p2 " "Elaborating entity \"single_cycle_p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680756417133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_shif_reg uart_shif_reg:uart_shift " "Elaborating entity \"uart_shif_reg\" for hierarchy \"uart_shif_reg:uart_shift\"" {  } { { "../src/single_cycle_p2.v" "uart_shift" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_risc_v core_risc_v:core " "Elaborating entity \"core_risc_v\" for hierarchy \"core_risc_v:core\"" {  } { { "../src/single_cycle_p2.v" "core" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register core_risc_v:core\|Register:PCReg " "Elaborating entity \"Register\" for hierarchy \"core_risc_v:core\|Register:PCReg\"" {  } { { "../src/core_risc_v.v" "PCReg" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder core_risc_v:core\|adder:PC_adder " "Elaborating entity \"adder\" for hierarchy \"core_risc_v:core\|adder:PC_adder\"" {  } { { "../src/core_risc_v.v" "PC_adder" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UnnA adder.v(9) " "Verilog HDL or VHDL warning at adder.v(9): object \"UnnA\" assigned a value but never read" {  } { { "../src/ALU/adder.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680756417184 "|single_cycle_p2|core_risc_v:core|adder:PC_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UnnB adder.v(9) " "Verilog HDL or VHDL warning at adder.v(9): object \"UnnB\" assigned a value but never read" {  } { { "../src/ALU/adder.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/adder.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680756417184 "|single_cycle_p2|core_risc_v:core|adder:PC_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 core_risc_v:core\|Mux_2to1:pc_adders " "Elaborating entity \"Mux_2to1\" for hierarchy \"core_risc_v:core\|Mux_2to1:pc_adders\"" {  } { { "../src/core_risc_v.v" "pc_adders" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ROM core_risc_v:core\|memory_ROM:ROM " "Elaborating entity \"memory_ROM\" for hierarchy \"core_risc_v:core\|memory_ROM:ROM\"" {  } { { "../src/core_risc_v.v" "ROM" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory " "Elaborating entity \"single_port_rom\" for hierarchy \"core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\"" {  } { { "../src/Single_port_ROM/memory_ROM.v" "ROM_32bitD_programMemory" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/memory_ROM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417191 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 99 single_port_rom.v(15) " "Verilog HDL warning at single_port_rom.v(15): number of words (36) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1680756417192 "|single_cycle_p2|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(8) " "Net \"rom.data_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680756417192 "|single_cycle_p2|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(8) " "Net \"rom.waddr_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680756417192 "|single_cycle_p2|single_port_rom:ROM_32bitD_programMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(8) " "Net \"rom.we_a\" at single_port_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Single_port_ROM/single_port_rom.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680756417192 "|single_cycle_p2|single_port_rom:ROM_32bitD_programMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 core_risc_v:core\|Mux_4to1:data_pc_rd " "Elaborating entity \"Mux_4to1\" for hierarchy \"core_risc_v:core\|Mux_4to1:data_pc_rd\"" {  } { { "../src/core_risc_v.v" "data_pc_rd" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile core_risc_v:core\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\"" {  } { { "../src/core_risc_v.v" "RegFile" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteControl core_risc_v:core\|RegisterFile:RegFile\|WriteControl:WC_32_regs " "Elaborating entity \"WriteControl\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|WriteControl:WC_32_regs\"" {  } { { "../src/RegisterFile/RegisterFile.v" "WC_32_regs" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs " "Elaborating entity \"Registers\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\"" {  } { { "../src/RegisterFile/RegisterFile.v" "Regs" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\|Register:R\[0\].R " "Elaborating entity \"Register\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|Registers:Regs\|Register:R\[0\].R\"" {  } { { "../src/RegisterFile/Registers.v" "R\[0\].R" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Registers.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32input core_risc_v:core\|RegisterFile:RegFile\|MUX32input:rd1Out " "Elaborating entity \"MUX32input\" for hierarchy \"core_risc_v:core\|RegisterFile:RegFile\|MUX32input:rd1Out\"" {  } { { "../src/RegisterFile/RegisterFile.v" "rd1Out" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/RegisterFile.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm core_risc_v:core\|imm:GenImm " "Elaborating entity \"imm\" for hierarchy \"core_risc_v:core\|imm:GenImm\"" {  } { { "../src/core_risc_v.v" "GenImm" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU core_risc_v:core\|ALU:ALU_Block " "Elaborating entity \"ALU\" for hierarchy \"core_risc_v:core\|ALU:ALU_Block\"" {  } { { "../src/core_risc_v.v" "ALU_Block" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417232 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(51) " "Verilog HDL warning at ALU.v(51): converting signed shift amount to unsigned" {  } { { "../src/ALU/ALU.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/ALU/ALU.v" 51 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1680756417233 "|single_cycle_p2|core_risc_v:core|ALU:ALU_Block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit_riscv core_risc_v:core\|Control_unit_riscv:cu_riscV " "Elaborating entity \"Control_unit_riscv\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\"" {  } { { "../src/core_risc_v.v" "cu_riscV" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/core_risc_v.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_FSM core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM " "Elaborating entity \"riscv_FSM\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\"" {  } { { "../src/FSM/Control_unit_riscv.v" "FSM" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417235 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "riscv_FSM.v(93) " "Verilog HDL Case Statement warning at riscv_FSM.v(93): case item expression covers a value already covered by a previous case item" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 93 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1680756417236 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "Instr_state " "Can't recognize finite state machine \"Instr_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1680756417236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder core_risc_v:core\|Control_unit_riscv:cu_riscV\|ALU_decoder:ALUControl " "Elaborating entity \"ALU_decoder\" for hierarchy \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|ALU_decoder:ALUControl\"" {  } { { "../src/FSM/Control_unit_riscv.v" "ALUControl" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/Control_unit_riscv.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_map Memory_map:maping " "Elaborating entity \"Memory_map\" for hierarchy \"Memory_map:maping\"" {  } { { "../src/single_cycle_p2.v" "maping" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417239 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_rx_flag Memory_map.v(22) " "Verilog HDL Always Construct warning at Memory_map.v(22): inferring latch(es) for variable \"uart_rx_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680756417241 "|single_cycle_p2|Memory_map:maping"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel Memory_map.v(22) " "Verilog HDL Always Construct warning at Memory_map.v(22): inferring latch(es) for variable \"Sel\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680756417241 "|single_cycle_p2|Memory_map:maping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[0\] Memory_map.v(31) " "Inferred latch for \"Sel\[0\]\" at Memory_map.v(31)" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417241 "|single_cycle_p2|Memory_map:maping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel\[1\] Memory_map.v(31) " "Inferred latch for \"Sel\[1\]\" at Memory_map.v(31)" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417241 "|single_cycle_p2|Memory_map:maping"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_rx_flag Memory_map.v(31) " "Inferred latch for \"uart_rx_flag\" at Memory_map.v(31)" {  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756417241 "|single_cycle_p2|Memory_map:maping"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_in_out uart_in_out:uart_memory " "Elaborating entity \"uart_in_out\" for hierarchy \"uart_in_out:uart_memory\"" {  } { { "../src/single_cycle_p2.v" "uart_memory" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_in_out GPIO_in_out:GPIO " "Elaborating entity \"GPIO_in_out\" for hierarchy \"GPIO_in_out:GPIO\"" {  } { { "../src/single_cycle_p2.v" "GPIO" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:RAM_32bit_dataMemory " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:RAM_32bit_dataMemory\"" {  } { { "../src/single_cycle_p2.v" "RAM_32bit_dataMemory" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:RX\"" {  } { { "../src/single_cycle_p2.v" "RX" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_RX:RX\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_RX:RX\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/uart/UART_RX.v" "shift_reg" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_RX:RX\|Reg_Param:rx_Data_Reg_i " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_RX:RX\|Reg_Param:rx_Data_Reg_i\"" {  } { { "../src/uart/UART_RX.v" "rx_Data_Reg_i" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_RX:RX\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_RX:RX\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/uart/UART_RX.v" "BR_pulse" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_RX:RX\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_RX:RX\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/uart/UART_RX.v" "FSM_Rx" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_RX:RX\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_RX:RX\|Counter_Param:Counter_bits\"" {  } { { "../src/uart/UART_RX.v" "Counter_bits" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:TX\"" {  } { { "../src/single_cycle_p2.v" "TX" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/single_cycle_p2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_tx UART_TX:TX\|FSM_UART_tx:FSM_tx " "Elaborating entity \"FSM_UART_tx\" for hierarchy \"UART_TX:TX\|FSM_UART_tx:FSM_tx\"" {  } { { "../src/uart/UART_TX.v" "FSM_tx" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register UART_TX:TX\|shift_register:SR " "Elaborating entity \"shift_register\" for hierarchy \"UART_TX:TX\|shift_register:SR\"" {  } { { "../src/uart/UART_TX.v" "SR" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_TX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_2enable UART_TX:TX\|shift_register:SR\|FF_D_2enable:FF_\[0\].FF " "Elaborating entity \"FF_D_2enable\" for hierarchy \"UART_TX:TX\|shift_register:SR\|FF_D_2enable:FF_\[0\].FF\"" {  } { { "../src/uart/shift_register.v" "FF_\[0\].FF" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/shift_register.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756417273 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "single_port_ram:RAM_32bit_dataMemory\|ram " "RAM logic \"single_port_ram:RAM_32bit_dataMemory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Single_port_RAM/single_port_ram.v" "ram" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/single_port_ram.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1680756418004 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\|rom " "RAM logic \"core_risc_v:core\|memory_ROM:ROM\|single_port_rom:ROM_32bitD_programMemory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/Single_port_ROM/single_port_rom.v" "rom" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_ROM/single_port_rom.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1680756418004 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680756418004 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1680756418006 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/db/single_cycle_p2.ram0_single_port_rom_aa4c3bdd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1680756418007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680756421284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_map:maping\|Sel\[0\] " "Latch Memory_map:maping\|Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE core_risc_v:core\|Register:PCReg\|Q\[8\] " "Ports ENA and PRE on the latch are fed by the same signal core_risc_v:core\|Register:PCReg\|Q\[8\]" {  } { { "../src/RegisterFile/Register.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680756421361 ""}  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680756421361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory_map:maping\|Sel\[1\] " "Latch Memory_map:maping\|Sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH " "Ports D and ENA on the latch are fed by the same signal core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680756421362 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE core_risc_v:core\|Register:PCReg\|Q\[8\] " "Ports ENA and PRE on the latch are fed by the same signal core_risc_v:core\|Register:PCReg\|Q\[8\]" {  } { { "../src/RegisterFile/Register.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680756421362 ""}  } { { "../src/Single_port_RAM/Memory_map.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/Single_port_RAM/Memory_map.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680756421362 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/RegisterFile/Register.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/RegisterFile/Register.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680756421396 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680756421397 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WRITE~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WRITE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.BRANCH~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.BRANCH"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.EXECUTE~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.EXECUTE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.ALU_WR_BACK~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.ALU_WR_BACK"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.I_EXECUTE~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.I_EXECUTE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.JAL_R~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.JAL_R"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.IMM_WR_BACK~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.IMM_WR_BACK"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_WR_BACK~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_WR_BACK"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.FETCH~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.FETCH"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.HALT~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.HALT"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.DECODE~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.DECODE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_ADDR~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_ADDR"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ~_emulated core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ~1 " "Register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ\" is converted into an equivalent circuit using register \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ~_emulated\" and latch \"core_risc_v:core\|Control_unit_riscv:cu_riscV\|riscv_FSM:FSM\|Instr_state.MEM_READ~1\"" {  } { { "../src/FSM/riscv_FSM.v" "" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/FSM/riscv_FSM.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680756421400 "|single_cycle_p2|core_risc_v:core|Control_unit_riscv:cu_riscV|riscv_FSM:FSM|Instr_state.MEM_READ"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680756421400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680756424076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680756427702 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[2\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[2\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[2\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[0\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[0\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[0\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[3\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[3\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[3\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[1\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[1\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[1\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[4\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[4\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[4\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[5\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[5\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[5\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[6\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[6\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[6\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_RX:RX\|Q_SR_w\[7\] " "Logic cell \"UART_RX:RX\|Q_SR_w\[7\]\"" {  } { { "../src/uart/UART_RX.v" "Q_SR_w\[7\]" { Text "C:/desi/D_Procesadores/DM_single_cycle_p2/src/uart/UART_RX.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1680756427734 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1680756427734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/output_files/single_cycle_p2.map.smsg " "Generated suppressed messages file C:/desi/D_Procesadores/DM_single_cycle_p2/proj_quartus/output_files/single_cycle_p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756427910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680756428245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680756428245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7022 " "Implemented 7022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680756428736 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680756428736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7016 " "Implemented 7016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680756428736 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680756428736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680756428736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680756428798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 22:47:08 2023 " "Processing ended: Wed Apr  5 22:47:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680756428798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680756428798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680756428798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680756428798 ""}
