#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 20:40:55 2019
# Process ID: 16440
# Current directory: C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.runs/synth_1
# Command line: vivado.exe -log lab08.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab08.tcl
# Log file: C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.runs/synth_1/lab08.vds
# Journal file: C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab08.tcl -notrace
Command: synth_design -top lab08 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 699.637 ; gain = 177.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab08' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1178]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:63]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:63]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:44]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (2#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:44]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:27]
	Parameter n bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:27]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:27]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (3#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:27]
INFO: [Synth 8-6157] synthesizing module 'player_control' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:76]
	Parameter LEN bound to: 128 - type: integer 
	Parameter _LEN bound to: 512 - type: integer 
	Parameter INITIAL bound to: 2'b00 
	Parameter FIRST bound to: 2'b01 
	Parameter SECOND bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:107]
INFO: [Synth 8-6155] done synthesizing module 'player_control' (4#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:76]
INFO: [Synth 8-6157] synthesizing module 'music_example' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:257]
INFO: [Synth 8-6155] done synthesizing module 'music_example' (5#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:257]
INFO: [Synth 8-6157] synthesizing module 'note_gen' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:171]
INFO: [Synth 8-6155] done synthesizing module 'note_gen' (6#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:171]
INFO: [Synth 8-6157] synthesizing module 'speaker_control' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1085]
INFO: [Synth 8-226] default block is never used [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1140]
INFO: [Synth 8-6155] done synthesizing module 'speaker_control' (7#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1085]
INFO: [Synth 8-226] default block is never used [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1351]
INFO: [Synth 8-6155] done synthesizing module 'lab08' (8#1) [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1178]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 763.703 ; gain = 241.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 763.703 ; gain = 241.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 763.703 ; gain = 241.441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc]
WARNING: [Vivado 12-584] No ports matched '_vol[3]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[2]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[1]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[0]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[0]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[1]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[2]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '_vol[3]'. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/constrs_1/imports/lab08/speaker.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab08_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab08_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 883.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 883.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'player_control'
INFO: [Synth 8-5546] ROM "toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toneR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_toneL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_toneR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'lab08'
INFO: [Synth 8-5544] ROM "DIGIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 INITIAL |                               00 |                               00
                  SECOND |                               01 |                               10
                   FIRST |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'player_control'
WARNING: [Synth 8-327] inferring latch for variable 'play_reg' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'note_reg' [C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.srcs/sources_1/imports/lab08/lab08.v:1052]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	 130 Input     26 Bit        Muxes := 2     
	 514 Input     26 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab08 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module player_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module music_example 
Detailed RTL Component Info : 
+---Muxes : 
	 130 Input     26 Bit        Muxes := 2     
	 514 Input     26 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "DIGIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[3]' (FDC) to 'sc/audio_right_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[4]' (FDC) to 'sc/audio_right_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[5]' (FDC) to 'sc/audio_right_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[6]' (FDC) to 'sc/audio_right_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[7]' (FDC) to 'sc/audio_right_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[8]' (FDC) to 'sc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[9]' (FDC) to 'sc/audio_right_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc/audio_right_reg[10]' (FDC) to 'sc/audio_right_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[3]' (FDC) to 'sc/audio_left_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[4]' (FDC) to 'sc/audio_left_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[5]' (FDC) to 'sc/audio_left_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[6]' (FDC) to 'sc/audio_left_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[7]' (FDC) to 'sc/audio_left_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[8]' (FDC) to 'sc/audio_left_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[9]' (FDC) to 'sc/audio_left_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc/audio_left_reg[10]' (FDC) to 'sc/audio_left_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 883.816 ; gain = 361.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 907.750 ; gain = 385.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   944|
|3     |LUT1   |   131|
|4     |LUT2   |  1261|
|5     |LUT3   |  1651|
|6     |LUT4   |   208|
|7     |LUT5   |   155|
|8     |LUT6   |   242|
|9     |MUXF7  |     1|
|10    |FDCE   |    90|
|11    |FDRE   |    53|
|12    |LD     |     1|
|13    |LDC    |     3|
|14    |IBUF   |     8|
|15    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------------------+------+
|      |Instance        |Module                        |Cells |
+------+----------------+------------------------------+------+
|1     |top             |                              |  4769|
|2     |  clock_13      |clock_divider__parameterized0 |    18|
|3     |  clock_22      |clock_divider                 |    29|
|4     |  de_volDOWN    |debounce                      |     6|
|5     |  de_volUP      |debounce_0                    |     6|
|6     |  music_00      |music_example                 |     6|
|7     |  noteGen_00    |note_gen                      |   556|
|8     |  playerCtrl_00 |player_control                |  3360|
|9     |  pul_volDOWN   |onepulse                      |     3|
|10    |  pul_volUP     |onepulse_1                    |     4|
|11    |  sc            |speaker_control               |    44|
+------+----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 921.301 ; gain = 399.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 921.301 ; gain = 278.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 921.301 ; gain = 399.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 921.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 921.301 ; gain = 620.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 921.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/matt/Documents/45/nthu/LDL/lab08/lab08.runs/synth_1/lab08.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab08_utilization_synth.rpt -pb lab08_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 20:42:16 2019...
