

================================================================
== Vitis HLS Report for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
================================================================
* Date:           Thu May 22 18:55:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179|  0.201 ms|  0.201 ms|  50179|  50179|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |    50177|    50177|         3|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:114]   --->   Operation 6 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 7 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:113]   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:112]   --->   Operation 10 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln112_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln112"   --->   Operation 12 'read' 'sext_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln112_cast = sext i58 %sext_ln112_read"   --->   Operation 13 'sext' 'sext_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 0, i5 %i0" [cnn.cpp:112]   --->   Operation 16 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln113 = store i8 0, i8 %i1" [cnn.cpp:113]   --->   Operation 18 'store' 'store_ln113' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln114 = store i8 0, i8 %i2" [cnn.cpp:114]   --->   Operation 20 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [cnn.cpp:113]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [cnn.cpp:112]   --->   Operation 23 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %indvar_flatten13_load, i16 50176" [cnn.cpp:112]   --->   Operation 24 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln112 = add i16 %indvar_flatten13_load, i16 1" [cnn.cpp:112]   --->   Operation 25 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc144, void %for.end146.exitStub" [cnn.cpp:112]   --->   Operation 26 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:112]   --->   Operation 27 'load' 'i0_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln112_1 = add i5 %i0_load, i5 1" [cnn.cpp:112]   --->   Operation 28 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.74ns)   --->   "%icmp_ln113 = icmp_eq  i12 %indvar_flatten_load, i12 3136" [cnn.cpp:113]   --->   Operation 29 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i5 %add_ln112_1, i5 %i0_load" [cnn.cpp:112]   --->   Operation 30 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.74ns)   --->   "%add_ln113_1 = add i12 %indvar_flatten_load, i12 1" [cnn.cpp:113]   --->   Operation 31 'add' 'add_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.29ns)   --->   "%select_ln113_2 = select i1 %icmp_ln113, i12 1, i12 %add_ln113_1" [cnn.cpp:113]   --->   Operation 32 'select' 'select_ln113_2' <Predicate = (!icmp_ln112)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln112 = store i16 %add_ln112, i16 %indvar_flatten13" [cnn.cpp:112]   --->   Operation 33 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %select_ln112_1, i5 %i0" [cnn.cpp:112]   --->   Operation 34 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln113 = store i12 %select_ln113_2, i12 %indvar_flatten" [cnn.cpp:113]   --->   Operation 35 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_load = load i4 %indvar" [cnn.cpp:114]   --->   Operation 36 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:112]   --->   Operation 37 'load' 'i1_load' <Predicate = (!icmp_ln112 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln112_cast" [cnn.cpp:112]   --->   Operation 38 'getelementptr' 'kernel_output_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i8 0, i8 %i1_load" [cnn.cpp:112]   --->   Operation 39 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %icmp_ln113, i1 1" [cnn.cpp:112]   --->   Operation 40 'xor' 'xor_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln114 = icmp_eq  i4 %indvar_load, i4 14" [cnn.cpp:114]   --->   Operation 41 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %icmp_ln114, i1 %xor_ln112" [cnn.cpp:112]   --->   Operation 42 'and' 'and_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln113 = add i8 %select_ln112, i8 1" [cnn.cpp:113]   --->   Operation 43 'add' 'add_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.12ns)   --->   "%or_ln113 = or i1 %and_ln112, i1 %icmp_ln113" [cnn.cpp:113]   --->   Operation 44 'or' 'or_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.30ns)   --->   "%select_ln113_1 = select i1 %and_ln112, i8 %add_ln113, i8 %select_ln112" [cnn.cpp:113]   --->   Operation 45 'select' 'select_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %select_ln112_1, i6 0" [cnn.cpp:133]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i11 %tmp" [cnn.cpp:133]   --->   Operation 47 'zext' 'zext_ln133' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln112_1, i3 0" [cnn.cpp:133]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i8 %tmp_s" [cnn.cpp:133]   --->   Operation 49 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%sub_ln133 = sub i12 %zext_ln133, i12 %zext_ln133_1" [cnn.cpp:133]   --->   Operation 50 'sub' 'sub_ln133' <Predicate = (!icmp_ln112)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i12 %sub_ln133" [cnn.cpp:113]   --->   Operation 51 'sext' 'sext_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i8 %select_ln113_1" [cnn.cpp:113]   --->   Operation 52 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln113_1, i32 2, i32 7" [cnn.cpp:113]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i6 %lshr_ln" [cnn.cpp:133]   --->   Operation 54 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.74ns)   --->   "%add_ln133 = add i13 %sext_ln113, i13 %zext_ln133_2" [cnn.cpp:133]   --->   Operation 55 'add' 'add_ln133' <Predicate = (!icmp_ln112)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i13 %add_ln133" [cnn.cpp:133]   --->   Operation 56 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln133, i5 0" [cnn.cpp:133]   --->   Operation 57 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln133, i2 0" [cnn.cpp:133]   --->   Operation 58 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.77ns)   --->   "%sub_ln133_1 = sub i15 %tmp_19, i15 %tmp_20" [cnn.cpp:133]   --->   Operation 59 'sub' 'sub_ln133_1' <Predicate = (!icmp_ln112)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.92ns)   --->   "%kernel_output_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %kernel_output_addr" [cnn.cpp:126]   --->   Operation 60 'read' 'kernel_output_addr_read' <Predicate = (!icmp_ln112)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i512 %kernel_output_addr_read" [cnn.cpp:126]   --->   Operation 61 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 32, i32 63" [cnn.cpp:126]   --->   Operation 62 'partselect' 'trunc_ln126_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 64, i32 95" [cnn.cpp:126]   --->   Operation 63 'partselect' 'trunc_ln126_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 96, i32 127" [cnn.cpp:126]   --->   Operation 64 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 128, i32 159" [cnn.cpp:126]   --->   Operation 65 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 160, i32 191" [cnn.cpp:126]   --->   Operation 66 'partselect' 'trunc_ln126_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 192, i32 223" [cnn.cpp:126]   --->   Operation 67 'partselect' 'trunc_ln126_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 224, i32 255" [cnn.cpp:126]   --->   Operation 68 'partselect' 'trunc_ln126_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 256, i32 287" [cnn.cpp:126]   --->   Operation 69 'partselect' 'trunc_ln126_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 288, i32 319" [cnn.cpp:126]   --->   Operation 70 'partselect' 'trunc_ln126_9' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln126_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 320, i32 351" [cnn.cpp:126]   --->   Operation 71 'partselect' 'trunc_ln126_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 352, i32 383" [cnn.cpp:126]   --->   Operation 72 'partselect' 'trunc_ln126_10' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln126_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 384, i32 415" [cnn.cpp:126]   --->   Operation 73 'partselect' 'trunc_ln126_11' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln126_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 416, i32 447" [cnn.cpp:126]   --->   Operation 74 'partselect' 'trunc_ln126_12' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln126_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 448, i32 479" [cnn.cpp:126]   --->   Operation 75 'partselect' 'trunc_ln126_13' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln126_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 480, i32 511" [cnn.cpp:126]   --->   Operation 76 'partselect' 'trunc_ln126_14' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %trunc_ln126" [cnn.cpp:126]   --->   Operation 77 'bitcast' 'bitcast_ln126' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i32 %trunc_ln126_1" [cnn.cpp:126]   --->   Operation 78 'bitcast' 'bitcast_ln126_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln126_2 = bitcast i32 %trunc_ln126_2" [cnn.cpp:126]   --->   Operation 79 'bitcast' 'bitcast_ln126_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln126_3 = bitcast i32 %trunc_ln126_3" [cnn.cpp:126]   --->   Operation 80 'bitcast' 'bitcast_ln126_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln126_4 = bitcast i32 %trunc_ln126_4" [cnn.cpp:126]   --->   Operation 81 'bitcast' 'bitcast_ln126_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln126_5 = bitcast i32 %trunc_ln126_5" [cnn.cpp:126]   --->   Operation 82 'bitcast' 'bitcast_ln126_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln126_6 = bitcast i32 %trunc_ln126_6" [cnn.cpp:126]   --->   Operation 83 'bitcast' 'bitcast_ln126_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln126_7 = bitcast i32 %trunc_ln126_7" [cnn.cpp:126]   --->   Operation 84 'bitcast' 'bitcast_ln126_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln126_8 = bitcast i32 %trunc_ln126_8" [cnn.cpp:126]   --->   Operation 85 'bitcast' 'bitcast_ln126_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln126_9 = bitcast i32 %trunc_ln126_9" [cnn.cpp:126]   --->   Operation 86 'bitcast' 'bitcast_ln126_9' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln126_10 = bitcast i32 %trunc_ln126_s" [cnn.cpp:126]   --->   Operation 87 'bitcast' 'bitcast_ln126_10' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln126_11 = bitcast i32 %trunc_ln126_10" [cnn.cpp:126]   --->   Operation 88 'bitcast' 'bitcast_ln126_11' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln126_12 = bitcast i32 %trunc_ln126_11" [cnn.cpp:126]   --->   Operation 89 'bitcast' 'bitcast_ln126_12' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln126_13 = bitcast i32 %trunc_ln126_12" [cnn.cpp:126]   --->   Operation 90 'bitcast' 'bitcast_ln126_13' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln126_14 = bitcast i32 %trunc_ln126_13" [cnn.cpp:126]   --->   Operation 91 'bitcast' 'bitcast_ln126_14' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln126_15 = bitcast i32 %trunc_ln126_14" [cnn.cpp:126]   --->   Operation 92 'bitcast' 'bitcast_ln126_15' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.66ns)   --->   "%switch_ln133 = switch i2 %trunc_ln113, void %arrayidx1393217.case.3, i2 0, void %arrayidx1393217.case.0, i2 1, void %arrayidx1393217.case.1, i2 2, void %arrayidx1393217.case.2" [cnn.cpp:133]   --->   Operation 93 'switch' 'switch_ln133' <Predicate = (!icmp_ln112)> <Delay = 0.66>
ST_3 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln114_1 = add i4 %indvar_load, i4 1" [cnn.cpp:114]   --->   Operation 94 'add' 'add_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.35ns)   --->   "%select_ln114 = select i1 %or_ln113, i4 1, i4 %add_ln114_1" [cnn.cpp:114]   --->   Operation 95 'select' 'select_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln113 = store i8 %select_ln113_1, i8 %i1" [cnn.cpp:113]   --->   Operation 96 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln114 = store i4 %select_ln114, i4 %indvar" [cnn.cpp:114]   --->   Operation 97 'store' 'store_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:113]   --->   Operation 98 'load' 'i2_load' <Predicate = (!or_ln113)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.30ns)   --->   "%select_ln113 = select i1 %or_ln113, i8 0, i8 %i2_load" [cnn.cpp:113]   --->   Operation 101 'select' 'select_ln113' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:120]   --->   Operation 102 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln113, i32 3, i32 7" [cnn.cpp:114]   --->   Operation 103 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i5 %lshr_ln2" [cnn.cpp:133]   --->   Operation 104 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln133_1 = add i15 %sub_ln133_1, i15 %zext_ln133_3" [cnn.cpp:133]   --->   Operation 105 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i15 %add_ln133_1" [cnn.cpp:133]   --->   Operation 106 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i32 %output_0_0, i64 0, i64 %zext_ln133_4" [cnn.cpp:133]   --->   Operation 107 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i32 %output_0_1, i64 0, i64 %zext_ln133_4" [cnn.cpp:134]   --->   Operation 108 'getelementptr' 'output_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%output_0_2_addr = getelementptr i32 %output_0_2, i64 0, i64 %zext_ln133_4" [cnn.cpp:135]   --->   Operation 109 'getelementptr' 'output_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%output_0_3_addr = getelementptr i32 %output_0_3, i64 0, i64 %zext_ln133_4" [cnn.cpp:136]   --->   Operation 110 'getelementptr' 'output_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%output_0_4_addr = getelementptr i32 %output_0_4, i64 0, i64 %zext_ln133_4" [cnn.cpp:137]   --->   Operation 111 'getelementptr' 'output_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%output_0_5_addr = getelementptr i32 %output_0_5, i64 0, i64 %zext_ln133_4" [cnn.cpp:138]   --->   Operation 112 'getelementptr' 'output_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%output_0_6_addr = getelementptr i32 %output_0_6, i64 0, i64 %zext_ln133_4" [cnn.cpp:139]   --->   Operation 113 'getelementptr' 'output_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%output_0_7_addr = getelementptr i32 %output_0_7, i64 0, i64 %zext_ln133_4" [cnn.cpp:140]   --->   Operation 114 'getelementptr' 'output_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i32 %output_1_0, i64 0, i64 %zext_ln133_4" [cnn.cpp:133]   --->   Operation 115 'getelementptr' 'output_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i32 %output_1_1, i64 0, i64 %zext_ln133_4" [cnn.cpp:134]   --->   Operation 116 'getelementptr' 'output_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%output_1_2_addr = getelementptr i32 %output_1_2, i64 0, i64 %zext_ln133_4" [cnn.cpp:135]   --->   Operation 117 'getelementptr' 'output_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%output_1_3_addr = getelementptr i32 %output_1_3, i64 0, i64 %zext_ln133_4" [cnn.cpp:136]   --->   Operation 118 'getelementptr' 'output_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%output_1_4_addr = getelementptr i32 %output_1_4, i64 0, i64 %zext_ln133_4" [cnn.cpp:137]   --->   Operation 119 'getelementptr' 'output_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%output_1_5_addr = getelementptr i32 %output_1_5, i64 0, i64 %zext_ln133_4" [cnn.cpp:138]   --->   Operation 120 'getelementptr' 'output_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%output_1_6_addr = getelementptr i32 %output_1_6, i64 0, i64 %zext_ln133_4" [cnn.cpp:139]   --->   Operation 121 'getelementptr' 'output_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%output_1_7_addr = getelementptr i32 %output_1_7, i64 0, i64 %zext_ln133_4" [cnn.cpp:140]   --->   Operation 122 'getelementptr' 'output_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%output_2_0_addr = getelementptr i32 %output_2_0, i64 0, i64 %zext_ln133_4" [cnn.cpp:133]   --->   Operation 123 'getelementptr' 'output_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%output_2_1_addr = getelementptr i32 %output_2_1, i64 0, i64 %zext_ln133_4" [cnn.cpp:134]   --->   Operation 124 'getelementptr' 'output_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%output_2_2_addr = getelementptr i32 %output_2_2, i64 0, i64 %zext_ln133_4" [cnn.cpp:135]   --->   Operation 125 'getelementptr' 'output_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%output_2_3_addr = getelementptr i32 %output_2_3, i64 0, i64 %zext_ln133_4" [cnn.cpp:136]   --->   Operation 126 'getelementptr' 'output_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%output_2_4_addr = getelementptr i32 %output_2_4, i64 0, i64 %zext_ln133_4" [cnn.cpp:137]   --->   Operation 127 'getelementptr' 'output_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%output_2_5_addr = getelementptr i32 %output_2_5, i64 0, i64 %zext_ln133_4" [cnn.cpp:138]   --->   Operation 128 'getelementptr' 'output_2_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%output_2_6_addr = getelementptr i32 %output_2_6, i64 0, i64 %zext_ln133_4" [cnn.cpp:139]   --->   Operation 129 'getelementptr' 'output_2_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%output_2_7_addr = getelementptr i32 %output_2_7, i64 0, i64 %zext_ln133_4" [cnn.cpp:140]   --->   Operation 130 'getelementptr' 'output_2_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%output_3_0_addr = getelementptr i32 %output_3_0, i64 0, i64 %zext_ln133_4" [cnn.cpp:133]   --->   Operation 131 'getelementptr' 'output_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%output_3_1_addr = getelementptr i32 %output_3_1, i64 0, i64 %zext_ln133_4" [cnn.cpp:134]   --->   Operation 132 'getelementptr' 'output_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%output_3_2_addr = getelementptr i32 %output_3_2, i64 0, i64 %zext_ln133_4" [cnn.cpp:135]   --->   Operation 133 'getelementptr' 'output_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%output_3_3_addr = getelementptr i32 %output_3_3, i64 0, i64 %zext_ln133_4" [cnn.cpp:136]   --->   Operation 134 'getelementptr' 'output_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%output_3_4_addr = getelementptr i32 %output_3_4, i64 0, i64 %zext_ln133_4" [cnn.cpp:137]   --->   Operation 135 'getelementptr' 'output_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%output_3_5_addr = getelementptr i32 %output_3_5, i64 0, i64 %zext_ln133_4" [cnn.cpp:138]   --->   Operation 136 'getelementptr' 'output_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%output_3_6_addr = getelementptr i32 %output_3_6, i64 0, i64 %zext_ln133_4" [cnn.cpp:139]   --->   Operation 137 'getelementptr' 'output_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%output_3_7_addr = getelementptr i32 %output_3_7, i64 0, i64 %zext_ln133_4" [cnn.cpp:140]   --->   Operation 138 'getelementptr' 'output_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%or_ln141 = or i5 %lshr_ln2, i5 1" [cnn.cpp:141]   --->   Operation 139 'or' 'or_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%zext_ln141 = zext i5 %or_ln141" [cnn.cpp:141]   --->   Operation 140 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln141 = add i15 %sub_ln133_1, i15 %zext_ln141" [cnn.cpp:141]   --->   Operation 141 'add' 'add_ln141' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i15 %add_ln141" [cnn.cpp:141]   --->   Operation 142 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%output_0_0_addr_2 = getelementptr i32 %output_0_0, i64 0, i64 %zext_ln141_1" [cnn.cpp:141]   --->   Operation 143 'getelementptr' 'output_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%output_0_1_addr_2 = getelementptr i32 %output_0_1, i64 0, i64 %zext_ln141_1" [cnn.cpp:142]   --->   Operation 144 'getelementptr' 'output_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%output_0_2_addr_2 = getelementptr i32 %output_0_2, i64 0, i64 %zext_ln141_1" [cnn.cpp:143]   --->   Operation 145 'getelementptr' 'output_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%output_0_3_addr_2 = getelementptr i32 %output_0_3, i64 0, i64 %zext_ln141_1" [cnn.cpp:144]   --->   Operation 146 'getelementptr' 'output_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%output_0_4_addr_2 = getelementptr i32 %output_0_4, i64 0, i64 %zext_ln141_1" [cnn.cpp:145]   --->   Operation 147 'getelementptr' 'output_0_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%output_0_5_addr_2 = getelementptr i32 %output_0_5, i64 0, i64 %zext_ln141_1" [cnn.cpp:146]   --->   Operation 148 'getelementptr' 'output_0_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%output_0_6_addr_2 = getelementptr i32 %output_0_6, i64 0, i64 %zext_ln141_1" [cnn.cpp:147]   --->   Operation 149 'getelementptr' 'output_0_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%output_0_7_addr_2 = getelementptr i32 %output_0_7, i64 0, i64 %zext_ln141_1" [cnn.cpp:148]   --->   Operation 150 'getelementptr' 'output_0_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%output_1_0_addr_2 = getelementptr i32 %output_1_0, i64 0, i64 %zext_ln141_1" [cnn.cpp:141]   --->   Operation 151 'getelementptr' 'output_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%output_1_1_addr_2 = getelementptr i32 %output_1_1, i64 0, i64 %zext_ln141_1" [cnn.cpp:142]   --->   Operation 152 'getelementptr' 'output_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%output_1_2_addr_2 = getelementptr i32 %output_1_2, i64 0, i64 %zext_ln141_1" [cnn.cpp:143]   --->   Operation 153 'getelementptr' 'output_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%output_1_3_addr_2 = getelementptr i32 %output_1_3, i64 0, i64 %zext_ln141_1" [cnn.cpp:144]   --->   Operation 154 'getelementptr' 'output_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%output_1_4_addr_2 = getelementptr i32 %output_1_4, i64 0, i64 %zext_ln141_1" [cnn.cpp:145]   --->   Operation 155 'getelementptr' 'output_1_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%output_1_5_addr_2 = getelementptr i32 %output_1_5, i64 0, i64 %zext_ln141_1" [cnn.cpp:146]   --->   Operation 156 'getelementptr' 'output_1_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%output_1_6_addr_2 = getelementptr i32 %output_1_6, i64 0, i64 %zext_ln141_1" [cnn.cpp:147]   --->   Operation 157 'getelementptr' 'output_1_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%output_1_7_addr_2 = getelementptr i32 %output_1_7, i64 0, i64 %zext_ln141_1" [cnn.cpp:148]   --->   Operation 158 'getelementptr' 'output_1_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%output_2_0_addr_2 = getelementptr i32 %output_2_0, i64 0, i64 %zext_ln141_1" [cnn.cpp:141]   --->   Operation 159 'getelementptr' 'output_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%output_2_1_addr_2 = getelementptr i32 %output_2_1, i64 0, i64 %zext_ln141_1" [cnn.cpp:142]   --->   Operation 160 'getelementptr' 'output_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%output_2_2_addr_2 = getelementptr i32 %output_2_2, i64 0, i64 %zext_ln141_1" [cnn.cpp:143]   --->   Operation 161 'getelementptr' 'output_2_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%output_2_3_addr_2 = getelementptr i32 %output_2_3, i64 0, i64 %zext_ln141_1" [cnn.cpp:144]   --->   Operation 162 'getelementptr' 'output_2_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%output_2_4_addr_2 = getelementptr i32 %output_2_4, i64 0, i64 %zext_ln141_1" [cnn.cpp:145]   --->   Operation 163 'getelementptr' 'output_2_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%output_2_5_addr_2 = getelementptr i32 %output_2_5, i64 0, i64 %zext_ln141_1" [cnn.cpp:146]   --->   Operation 164 'getelementptr' 'output_2_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%output_2_6_addr_2 = getelementptr i32 %output_2_6, i64 0, i64 %zext_ln141_1" [cnn.cpp:147]   --->   Operation 165 'getelementptr' 'output_2_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%output_2_7_addr_2 = getelementptr i32 %output_2_7, i64 0, i64 %zext_ln141_1" [cnn.cpp:148]   --->   Operation 166 'getelementptr' 'output_2_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%output_3_0_addr_2 = getelementptr i32 %output_3_0, i64 0, i64 %zext_ln141_1" [cnn.cpp:141]   --->   Operation 167 'getelementptr' 'output_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%output_3_1_addr_2 = getelementptr i32 %output_3_1, i64 0, i64 %zext_ln141_1" [cnn.cpp:142]   --->   Operation 168 'getelementptr' 'output_3_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%output_3_2_addr_2 = getelementptr i32 %output_3_2, i64 0, i64 %zext_ln141_1" [cnn.cpp:143]   --->   Operation 169 'getelementptr' 'output_3_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%output_3_3_addr_2 = getelementptr i32 %output_3_3, i64 0, i64 %zext_ln141_1" [cnn.cpp:144]   --->   Operation 170 'getelementptr' 'output_3_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%output_3_4_addr_2 = getelementptr i32 %output_3_4, i64 0, i64 %zext_ln141_1" [cnn.cpp:145]   --->   Operation 171 'getelementptr' 'output_3_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%output_3_5_addr_2 = getelementptr i32 %output_3_5, i64 0, i64 %zext_ln141_1" [cnn.cpp:146]   --->   Operation 172 'getelementptr' 'output_3_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%output_3_6_addr_2 = getelementptr i32 %output_3_6, i64 0, i64 %zext_ln141_1" [cnn.cpp:147]   --->   Operation 173 'getelementptr' 'output_3_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%output_3_7_addr_2 = getelementptr i32 %output_3_7, i64 0, i64 %zext_ln141_1" [cnn.cpp:148]   --->   Operation 174 'getelementptr' 'output_3_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.24ns)   --->   "%store_ln133 = store i32 %bitcast_ln126, i15 %output_2_0_addr" [cnn.cpp:133]   --->   Operation 175 'store' 'store_ln133' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 176 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %bitcast_ln126_8, i15 %output_2_0_addr_2" [cnn.cpp:141]   --->   Operation 176 'store' 'store_ln141' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 177 [1/1] (1.24ns)   --->   "%store_ln134 = store i32 %bitcast_ln126_1, i15 %output_2_1_addr" [cnn.cpp:134]   --->   Operation 177 'store' 'store_ln134' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 178 [1/1] (1.24ns)   --->   "%store_ln142 = store i32 %bitcast_ln126_9, i15 %output_2_1_addr_2" [cnn.cpp:142]   --->   Operation 178 'store' 'store_ln142' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 179 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %bitcast_ln126_2, i15 %output_2_2_addr" [cnn.cpp:135]   --->   Operation 179 'store' 'store_ln135' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 180 [1/1] (1.24ns)   --->   "%store_ln143 = store i32 %bitcast_ln126_10, i15 %output_2_2_addr_2" [cnn.cpp:143]   --->   Operation 180 'store' 'store_ln143' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 181 [1/1] (1.24ns)   --->   "%store_ln136 = store i32 %bitcast_ln126_3, i15 %output_2_3_addr" [cnn.cpp:136]   --->   Operation 181 'store' 'store_ln136' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 182 [1/1] (1.24ns)   --->   "%store_ln144 = store i32 %bitcast_ln126_11, i15 %output_2_3_addr_2" [cnn.cpp:144]   --->   Operation 182 'store' 'store_ln144' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 183 [1/1] (1.24ns)   --->   "%store_ln137 = store i32 %bitcast_ln126_4, i15 %output_2_4_addr" [cnn.cpp:137]   --->   Operation 183 'store' 'store_ln137' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 184 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %bitcast_ln126_12, i15 %output_2_4_addr_2" [cnn.cpp:145]   --->   Operation 184 'store' 'store_ln145' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 185 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %bitcast_ln126_5, i15 %output_2_5_addr" [cnn.cpp:138]   --->   Operation 185 'store' 'store_ln138' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 186 [1/1] (1.24ns)   --->   "%store_ln146 = store i32 %bitcast_ln126_13, i15 %output_2_5_addr_2" [cnn.cpp:146]   --->   Operation 186 'store' 'store_ln146' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 187 [1/1] (1.24ns)   --->   "%store_ln139 = store i32 %bitcast_ln126_6, i15 %output_2_6_addr" [cnn.cpp:139]   --->   Operation 187 'store' 'store_ln139' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 188 [1/1] (1.24ns)   --->   "%store_ln147 = store i32 %bitcast_ln126_14, i15 %output_2_6_addr_2" [cnn.cpp:147]   --->   Operation 188 'store' 'store_ln147' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 189 [1/1] (1.24ns)   --->   "%store_ln140 = store i32 %bitcast_ln126_7, i15 %output_2_7_addr" [cnn.cpp:140]   --->   Operation 189 'store' 'store_ln140' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 190 [1/1] (1.24ns)   --->   "%store_ln148 = store i32 %bitcast_ln126_15, i15 %output_2_7_addr_2" [cnn.cpp:148]   --->   Operation 190 'store' 'store_ln148' <Predicate = (trunc_ln113 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx1393217.exit" [cnn.cpp:148]   --->   Operation 191 'br' 'br_ln148' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.24ns)   --->   "%store_ln133 = store i32 %bitcast_ln126, i15 %output_1_0_addr" [cnn.cpp:133]   --->   Operation 192 'store' 'store_ln133' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 193 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %bitcast_ln126_8, i15 %output_1_0_addr_2" [cnn.cpp:141]   --->   Operation 193 'store' 'store_ln141' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 194 [1/1] (1.24ns)   --->   "%store_ln134 = store i32 %bitcast_ln126_1, i15 %output_1_1_addr" [cnn.cpp:134]   --->   Operation 194 'store' 'store_ln134' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 195 [1/1] (1.24ns)   --->   "%store_ln142 = store i32 %bitcast_ln126_9, i15 %output_1_1_addr_2" [cnn.cpp:142]   --->   Operation 195 'store' 'store_ln142' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 196 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %bitcast_ln126_2, i15 %output_1_2_addr" [cnn.cpp:135]   --->   Operation 196 'store' 'store_ln135' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 197 [1/1] (1.24ns)   --->   "%store_ln143 = store i32 %bitcast_ln126_10, i15 %output_1_2_addr_2" [cnn.cpp:143]   --->   Operation 197 'store' 'store_ln143' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 198 [1/1] (1.24ns)   --->   "%store_ln136 = store i32 %bitcast_ln126_3, i15 %output_1_3_addr" [cnn.cpp:136]   --->   Operation 198 'store' 'store_ln136' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 199 [1/1] (1.24ns)   --->   "%store_ln144 = store i32 %bitcast_ln126_11, i15 %output_1_3_addr_2" [cnn.cpp:144]   --->   Operation 199 'store' 'store_ln144' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 200 [1/1] (1.24ns)   --->   "%store_ln137 = store i32 %bitcast_ln126_4, i15 %output_1_4_addr" [cnn.cpp:137]   --->   Operation 200 'store' 'store_ln137' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 201 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %bitcast_ln126_12, i15 %output_1_4_addr_2" [cnn.cpp:145]   --->   Operation 201 'store' 'store_ln145' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 202 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %bitcast_ln126_5, i15 %output_1_5_addr" [cnn.cpp:138]   --->   Operation 202 'store' 'store_ln138' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 203 [1/1] (1.24ns)   --->   "%store_ln146 = store i32 %bitcast_ln126_13, i15 %output_1_5_addr_2" [cnn.cpp:146]   --->   Operation 203 'store' 'store_ln146' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 204 [1/1] (1.24ns)   --->   "%store_ln139 = store i32 %bitcast_ln126_6, i15 %output_1_6_addr" [cnn.cpp:139]   --->   Operation 204 'store' 'store_ln139' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 205 [1/1] (1.24ns)   --->   "%store_ln147 = store i32 %bitcast_ln126_14, i15 %output_1_6_addr_2" [cnn.cpp:147]   --->   Operation 205 'store' 'store_ln147' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 206 [1/1] (1.24ns)   --->   "%store_ln140 = store i32 %bitcast_ln126_7, i15 %output_1_7_addr" [cnn.cpp:140]   --->   Operation 206 'store' 'store_ln140' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 207 [1/1] (1.24ns)   --->   "%store_ln148 = store i32 %bitcast_ln126_15, i15 %output_1_7_addr_2" [cnn.cpp:148]   --->   Operation 207 'store' 'store_ln148' <Predicate = (trunc_ln113 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx1393217.exit" [cnn.cpp:148]   --->   Operation 208 'br' 'br_ln148' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.24ns)   --->   "%store_ln133 = store i32 %bitcast_ln126, i15 %output_0_0_addr" [cnn.cpp:133]   --->   Operation 209 'store' 'store_ln133' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 210 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %bitcast_ln126_8, i15 %output_0_0_addr_2" [cnn.cpp:141]   --->   Operation 210 'store' 'store_ln141' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 211 [1/1] (1.24ns)   --->   "%store_ln134 = store i32 %bitcast_ln126_1, i15 %output_0_1_addr" [cnn.cpp:134]   --->   Operation 211 'store' 'store_ln134' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 212 [1/1] (1.24ns)   --->   "%store_ln142 = store i32 %bitcast_ln126_9, i15 %output_0_1_addr_2" [cnn.cpp:142]   --->   Operation 212 'store' 'store_ln142' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 213 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %bitcast_ln126_2, i15 %output_0_2_addr" [cnn.cpp:135]   --->   Operation 213 'store' 'store_ln135' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 214 [1/1] (1.24ns)   --->   "%store_ln143 = store i32 %bitcast_ln126_10, i15 %output_0_2_addr_2" [cnn.cpp:143]   --->   Operation 214 'store' 'store_ln143' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 215 [1/1] (1.24ns)   --->   "%store_ln136 = store i32 %bitcast_ln126_3, i15 %output_0_3_addr" [cnn.cpp:136]   --->   Operation 215 'store' 'store_ln136' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 216 [1/1] (1.24ns)   --->   "%store_ln144 = store i32 %bitcast_ln126_11, i15 %output_0_3_addr_2" [cnn.cpp:144]   --->   Operation 216 'store' 'store_ln144' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 217 [1/1] (1.24ns)   --->   "%store_ln137 = store i32 %bitcast_ln126_4, i15 %output_0_4_addr" [cnn.cpp:137]   --->   Operation 217 'store' 'store_ln137' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 218 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %bitcast_ln126_12, i15 %output_0_4_addr_2" [cnn.cpp:145]   --->   Operation 218 'store' 'store_ln145' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 219 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %bitcast_ln126_5, i15 %output_0_5_addr" [cnn.cpp:138]   --->   Operation 219 'store' 'store_ln138' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 220 [1/1] (1.24ns)   --->   "%store_ln146 = store i32 %bitcast_ln126_13, i15 %output_0_5_addr_2" [cnn.cpp:146]   --->   Operation 220 'store' 'store_ln146' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 221 [1/1] (1.24ns)   --->   "%store_ln139 = store i32 %bitcast_ln126_6, i15 %output_0_6_addr" [cnn.cpp:139]   --->   Operation 221 'store' 'store_ln139' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 222 [1/1] (1.24ns)   --->   "%store_ln147 = store i32 %bitcast_ln126_14, i15 %output_0_6_addr_2" [cnn.cpp:147]   --->   Operation 222 'store' 'store_ln147' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 223 [1/1] (1.24ns)   --->   "%store_ln140 = store i32 %bitcast_ln126_7, i15 %output_0_7_addr" [cnn.cpp:140]   --->   Operation 223 'store' 'store_ln140' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 224 [1/1] (1.24ns)   --->   "%store_ln148 = store i32 %bitcast_ln126_15, i15 %output_0_7_addr_2" [cnn.cpp:148]   --->   Operation 224 'store' 'store_ln148' <Predicate = (trunc_ln113 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx1393217.exit" [cnn.cpp:148]   --->   Operation 225 'br' 'br_ln148' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.24ns)   --->   "%store_ln133 = store i32 %bitcast_ln126, i15 %output_3_0_addr" [cnn.cpp:133]   --->   Operation 226 'store' 'store_ln133' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 227 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %bitcast_ln126_8, i15 %output_3_0_addr_2" [cnn.cpp:141]   --->   Operation 227 'store' 'store_ln141' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 228 [1/1] (1.24ns)   --->   "%store_ln134 = store i32 %bitcast_ln126_1, i15 %output_3_1_addr" [cnn.cpp:134]   --->   Operation 228 'store' 'store_ln134' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 229 [1/1] (1.24ns)   --->   "%store_ln142 = store i32 %bitcast_ln126_9, i15 %output_3_1_addr_2" [cnn.cpp:142]   --->   Operation 229 'store' 'store_ln142' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 230 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %bitcast_ln126_2, i15 %output_3_2_addr" [cnn.cpp:135]   --->   Operation 230 'store' 'store_ln135' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 231 [1/1] (1.24ns)   --->   "%store_ln143 = store i32 %bitcast_ln126_10, i15 %output_3_2_addr_2" [cnn.cpp:143]   --->   Operation 231 'store' 'store_ln143' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 232 [1/1] (1.24ns)   --->   "%store_ln136 = store i32 %bitcast_ln126_3, i15 %output_3_3_addr" [cnn.cpp:136]   --->   Operation 232 'store' 'store_ln136' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 233 [1/1] (1.24ns)   --->   "%store_ln144 = store i32 %bitcast_ln126_11, i15 %output_3_3_addr_2" [cnn.cpp:144]   --->   Operation 233 'store' 'store_ln144' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 234 [1/1] (1.24ns)   --->   "%store_ln137 = store i32 %bitcast_ln126_4, i15 %output_3_4_addr" [cnn.cpp:137]   --->   Operation 234 'store' 'store_ln137' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 235 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %bitcast_ln126_12, i15 %output_3_4_addr_2" [cnn.cpp:145]   --->   Operation 235 'store' 'store_ln145' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 236 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %bitcast_ln126_5, i15 %output_3_5_addr" [cnn.cpp:138]   --->   Operation 236 'store' 'store_ln138' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 237 [1/1] (1.24ns)   --->   "%store_ln146 = store i32 %bitcast_ln126_13, i15 %output_3_5_addr_2" [cnn.cpp:146]   --->   Operation 237 'store' 'store_ln146' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 238 [1/1] (1.24ns)   --->   "%store_ln139 = store i32 %bitcast_ln126_6, i15 %output_3_6_addr" [cnn.cpp:139]   --->   Operation 238 'store' 'store_ln139' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 239 [1/1] (1.24ns)   --->   "%store_ln147 = store i32 %bitcast_ln126_14, i15 %output_3_6_addr_2" [cnn.cpp:147]   --->   Operation 239 'store' 'store_ln147' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 240 [1/1] (1.24ns)   --->   "%store_ln140 = store i32 %bitcast_ln126_7, i15 %output_3_7_addr" [cnn.cpp:140]   --->   Operation 240 'store' 'store_ln140' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 241 [1/1] (1.24ns)   --->   "%store_ln148 = store i32 %bitcast_ln126_15, i15 %output_3_7_addr_2" [cnn.cpp:148]   --->   Operation 241 'store' 'store_ln148' <Predicate = (trunc_ln113 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25088> <RAM>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx1393217.exit" [cnn.cpp:148]   --->   Operation 242 'br' 'br_ln148' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln114 = add i8 %select_ln113, i8 16" [cnn.cpp:114]   --->   Operation 243 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.38ns)   --->   "%store_ln114 = store i8 %add_ln114, i8 %i2" [cnn.cpp:114]   --->   Operation 244 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [cnn.cpp:114]   --->   Operation 245 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 16 bit ('indvar_flatten13') [40]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [44]  (0.387 ns)

 <State 2>: 1.431ns
The critical path consists of the following:
	'load' operation 12 bit ('indvar_flatten_load', cnn.cpp:113) on local variable 'indvar_flatten' [53]  (0.000 ns)
	'add' operation 12 bit ('add_ln113_1', cnn.cpp:113) [273]  (0.745 ns)
	'select' operation 12 bit ('select_ln113_2', cnn.cpp:113) [274]  (0.299 ns)
	'store' operation 0 bit ('store_ln113', cnn.cpp:113) of variable 'select_ln113_2', cnn.cpp:113 on local variable 'indvar_flatten' [277]  (0.387 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('kernel_output_addr', cnn.cpp:112) [62]  (0.000 ns)
	bus read operation ('kernel_output_addr_read', cnn.cpp:126) on port 'kernel_output' (cnn.cpp:126) [127]  (2.920 ns)

 <State 4>: 2.326ns
The critical path consists of the following:
	'load' operation 8 bit ('i2_load', cnn.cpp:113) on local variable 'i2', cnn.cpp:114 [59]  (0.000 ns)
	'select' operation 8 bit ('select_ln113', cnn.cpp:113) [74]  (0.303 ns)
	'add' operation 15 bit ('add_ln133_1', cnn.cpp:133) [93]  (0.775 ns)
	'getelementptr' operation 15 bit ('output_2_0_addr', cnn.cpp:133) [111]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', cnn.cpp:133) of variable 'bitcast_ln126', cnn.cpp:126 on array 'output_2_0' [198]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
