
blinker01.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d902 	mov	sp, #32768	; 0x8000
    8004:	eb000005 	bl	8020 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <dummy>:
    801c:	e12fff1e 	bx	lr

00008020 <notmain>:
    8020:	e3a00242 	mov	r0, #536870916	; 0x20000004
    8024:	e92d4010 	push	{r4, lr}
    8028:	e2800602 	add	r0, r0, #2097152	; 0x200000
    802c:	ebfffff8 	bl	8014 <GET32>
    8030:	e3c01707 	bic	r1, r0, #1835008	; 0x1c0000
    8034:	e3a00242 	mov	r0, #536870916	; 0x20000004
    8038:	e2800602 	add	r0, r0, #2097152	; 0x200000
    803c:	e3811701 	orr	r1, r1, #262144	; 0x40000
    8040:	ebfffff1 	bl	800c <PUT32>
    8044:	e3a00202 	mov	r0, #536870912	; 0x20000000
    8048:	e2800602 	add	r0, r0, #2097152	; 0x200000
    804c:	e280001c 	add	r0, r0, #28
    8050:	e3a01801 	mov	r1, #65536	; 0x10000
    8054:	ebffffec 	bl	800c <PUT32>
    8058:	e3a00000 	mov	r0, #0
    805c:	ebffffee 	bl	801c <dummy>
    8060:	e3a04001 	mov	r4, #1
    8064:	e1a00004 	mov	r0, r4
    8068:	e2844001 	add	r4, r4, #1
    806c:	ebffffea 	bl	801c <dummy>
    8070:	e3540601 	cmp	r4, #1048576	; 0x100000
    8074:	1afffffa 	bne	8064 <notmain+0x44>
    8078:	e3a00202 	mov	r0, #536870912	; 0x20000000
    807c:	e2800602 	add	r0, r0, #2097152	; 0x200000
    8080:	e2800028 	add	r0, r0, #40	; 0x28
    8084:	e3a01801 	mov	r1, #65536	; 0x10000
    8088:	ebffffdf 	bl	800c <PUT32>
    808c:	e3a00000 	mov	r0, #0
    8090:	ebffffe1 	bl	801c <dummy>
    8094:	e3a04001 	mov	r4, #1
    8098:	e1a00004 	mov	r0, r4
    809c:	e2844001 	add	r4, r4, #1
    80a0:	ebffffdd 	bl	801c <dummy>
    80a4:	e3540601 	cmp	r4, #1048576	; 0x100000
    80a8:	1afffffa 	bne	8098 <notmain+0x78>
    80ac:	eaffffe4 	b	8044 <notmain+0x24>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00000f41 	andeq	r0, r0, r1, asr #30
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000005 	andeq	r0, r0, r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <notmain+0x10c8d04>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	34202955 	strtcc	r2, [r0], #-2389	; 0x955
   c:	332e322e 	teqcc	lr, #-536870910	; 0xe0000002
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 0xffffff48
  18:	0b3a0e03 	bleq	e8382c <notmain+0xe7b80c>
  1c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
  20:	01111349 	tsteq	r1, r9, asr #6
  24:	06400112 	undefined instruction 0x06400112
  28:	00001301 	andeq	r1, r0, r1, lsl #6
  2c:	03003403 	movweq	r3, #1027	; 0x403
  30:	3b0b3a08 	blcc	2ce858 <notmain+0x2c6838>
  34:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  38:	04000006 	streq	r0, [r0], #-6
  3c:	0b0b0024 	bleq	2c00d4 <notmain+0x2b80b4>
  40:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  44:	24050000 	strcs	r0, [r5]
  48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  4c:	000e030b 	andeq	r0, lr, fp, lsl #6
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000005c 	andeq	r0, r0, ip, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	tsteq	r4, r0
   c:	0000004d 	andeq	r0, r0, sp, asr #32
  10:	00000001 	andeq	r0, r0, r1
  14:	00002100 	andeq	r2, r0, r0, lsl #2
  18:	00802000 	addeq	r2, r0, r0
  1c:	0080b000 	addeq	fp, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	19010200 	stmdbne	r1, {r9}
  28:	01000000 	tsteq	r0, r0
  2c:	0051010f 	subseq	r0, r1, pc, lsl #2
  30:	80200000 	eorhi	r0, r0, r0
  34:	80b00000 	adcshi	r0, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00510000 	subseq	r0, r1, r0
  40:	72030000 	andvc	r0, r3, #0
  44:	10010061 	andne	r0, r1, r1, rrx
  48:	00000058 	andeq	r0, r0, r8, asr r0
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	05040400 	streq	r0, [r4, #-1024]	; 0x400
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	0c070405 	cfstrseq	mvf0, [r7], {5}
  5c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000040 	andeq	r0, r0, r0, asr #32
   4:	00220002 	eoreq	r0, r2, r2
   8:	01020000 	tsteq	r2, r0
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	tsteq	r0, r0
  18:	00010000 	andeq	r0, r1, r0
  1c:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
  20:	3072656b 	rsbscc	r6, r2, fp, ror #10
  24:	00632e31 	rsbeq	r2, r3, r1, lsr lr
  28:	00000000 	andeq	r0, r0, r0
  2c:	20020500 	andcs	r0, r2, r0, lsl #10
  30:	03000080 	movweq	r0, #128	; 0x80
  34:	2b15010e 	blcs	540474 <notmain+0x538454>
  38:	86304b31 	undefined instruction 0x86304b31
  3c:	029ff39f 	addseq	pc, pc, #2080374786	; 0x7c000002
  40:	01010012 	tsteq	r1, r2, lsl r0

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 	undefined instruction 0xffffffff
   8:	7c010001 	stcvc	0, cr0, [r1], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00008020 	andeq	r8, r0, r0, lsr #32
  1c:	00000090 	muleq	r0, r0, r0
  20:	8e080e48 	cdphi	14, 0, cr0, cr8, cr8, {2}
  24:	00028401 	andeq	r8, r2, r1, lsl #8

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000008 	andeq	r0, r0, r8
   8:	085d0001 	ldmdaeq	sp, {r0}^
   c:	90000000 	andls	r0, r0, r0
  10:	02000000 	andeq	r0, r0, #0
  14:	00087d00 	andeq	r7, r8, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	14000000 	strne	r0, [r0]
  20:	20000000 	andcs	r0, r0, r0
  24:	01000000 	tsteq	r0, r0
  28:	00245100 	eoreq	r5, r4, r0, lsl #2
  2c:	00900000 	addseq	r0, r0, r0
  30:	00010000 	andeq	r0, r1, r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	0000001a 	andeq	r0, r0, sl, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00600000 	rsbeq	r0, r0, r0
   c:	00250000 	eoreq	r0, r5, r0
  10:	6f6e0000 	svcvs	0x006e0000
  14:	69616d74 	stmdbvs	r1!, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^
  18:	0000006e 	andeq	r0, r0, lr, rrx
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00008020 	andeq	r8, r0, r0, lsr #32
  14:	00000090 	muleq	r0, r0, r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
   4:	3072656b 	rsbscc	r6, r2, fp, ror #10
   8:	00632e31 	rsbeq	r2, r3, r1, lsr lr
   c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  10:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  14:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
  18:	746f6e00 	strbtvc	r6, [pc], #3584	; 20 <_start-0x7fe0>
  1c:	6e69616d 	powvsez	f6, f1, #5.0
  20:	6f682f00 	svcvs	0x00682f00
  24:	752f656d 	strvc	r6, [pc, #-1389]!	; fffffabf <notmain+0xffff7a9f>
  28:	2f726573 	svccs	0x00726573
  2c:	706f7244 	rsbvc	r7, pc, r4, asr #4
  30:	2f786f62 	svccs	0x00786f62
  34:	68746967 	ldmdavs	r4!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^
  38:	522f6275 	eorpl	r6, pc, #1342177287	; 0x50000007
  3c:	62707361 	rsbsvs	r7, r0, #-2080374783	; 0x84000001
  40:	79727265 	ldmdbvc	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^
  44:	622f6950 	eorvs	r6, pc, #1310720	; 0x140000
  48:	6b6e696c 	blvs	1b9a600 <notmain+0x1b925e0>
  4c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  50:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  54:	332e322e 	teqcc	lr, #-536870910	; 0xe0000002
	...
