#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000171940df350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000017194153830_0 .net "PC", 31 0, v0000017194116d50_0;  1 drivers
v0000017194153fb0_0 .var "clk", 0 0;
v0000017194154190_0 .net "clkout", 0 0, L_0000017194155c60;  1 drivers
v00000171941538d0_0 .net "cycles_consumed", 31 0, v0000017194154410_0;  1 drivers
v0000017194153a10_0 .var "rst", 0 0;
S_0000017194085d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000171940df350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000171940f2030 .param/l "RType" 0 4 2, C4<000000>;
P_00000171940f2068 .param/l "add" 0 4 5, C4<100000>;
P_00000171940f20a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000171940f20d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000171940f2110 .param/l "and_" 0 4 5, C4<100100>;
P_00000171940f2148 .param/l "andi" 0 4 8, C4<001100>;
P_00000171940f2180 .param/l "beq" 0 4 10, C4<000100>;
P_00000171940f21b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000171940f21f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000171940f2228 .param/l "j" 0 4 12, C4<000010>;
P_00000171940f2260 .param/l "jal" 0 4 12, C4<000011>;
P_00000171940f2298 .param/l "jr" 0 4 6, C4<001000>;
P_00000171940f22d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000171940f2308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000171940f2340 .param/l "or_" 0 4 5, C4<100101>;
P_00000171940f2378 .param/l "ori" 0 4 8, C4<001101>;
P_00000171940f23b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000171940f23e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000171940f2420 .param/l "slt" 0 4 5, C4<101010>;
P_00000171940f2458 .param/l "slti" 0 4 8, C4<101010>;
P_00000171940f2490 .param/l "srl" 0 4 6, C4<000010>;
P_00000171940f24c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000171940f2500 .param/l "subu" 0 4 5, C4<100011>;
P_00000171940f2538 .param/l "sw" 0 4 8, C4<101011>;
P_00000171940f2570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000171940f25a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000017194155640 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155a30 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155db0 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194154ed0 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155aa0 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155cd0 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155b10 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_00000171941554f0 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155c60 .functor OR 1, v0000017194153fb0_0, v00000171940e9210_0, C4<0>, C4<0>;
L_0000017194155b80 .functor OR 1, L_000001719419f390, L_000001719419e5d0, C4<0>, C4<0>;
L_0000017194154fb0 .functor AND 1, L_000001719419e3f0, L_000001719419ed50, C4<1>, C4<1>;
L_0000017194155d40 .functor NOT 1, v0000017194153a10_0, C4<0>, C4<0>, C4<0>;
L_0000017194155560 .functor OR 1, L_000001719419fcf0, L_000001719419f4d0, C4<0>, C4<0>;
L_0000017194154f40 .functor OR 1, L_0000017194155560, L_000001719419fd90, C4<0>, C4<0>;
L_0000017194155090 .functor OR 1, L_000001719419e170, L_00000171941b4420, C4<0>, C4<0>;
L_0000017194155100 .functor AND 1, L_000001719419e210, L_0000017194155090, C4<1>, C4<1>;
L_00000171941556b0 .functor OR 1, L_00000171941b5500, L_00000171941b5640, C4<0>, C4<0>;
L_0000017194155720 .functor AND 1, L_00000171941b5780, L_00000171941556b0, C4<1>, C4<1>;
L_00000171941551e0 .functor NOT 1, L_0000017194155c60, C4<0>, C4<0>, C4<0>;
v0000017194116f30_0 .net "ALUOp", 3 0, v00000171940ea6b0_0;  1 drivers
v00000171941171b0_0 .net "ALUResult", 31 0, v0000017194117bb0_0;  1 drivers
v0000017194117570_0 .net "ALUSrc", 0 0, v00000171940ea9d0_0;  1 drivers
v000001719411cec0_0 .net "ALUin2", 31 0, L_00000171941b4a60;  1 drivers
v000001719411e4a0_0 .net "MemReadEn", 0 0, v00000171940ea890_0;  1 drivers
v000001719411df00_0 .net "MemWriteEn", 0 0, v00000171940ea930_0;  1 drivers
v000001719411dfa0_0 .net "MemtoReg", 0 0, v00000171940e9530_0;  1 drivers
v000001719411e040_0 .net "PC", 31 0, v0000017194116d50_0;  alias, 1 drivers
v000001719411dc80_0 .net "PCPlus1", 31 0, L_000001719419efd0;  1 drivers
v000001719411ca60_0 .net "PCsrc", 0 0, v0000017194118470_0;  1 drivers
v000001719411e680_0 .net "RegDst", 0 0, v00000171940eab10_0;  1 drivers
v000001719411e0e0_0 .net "RegWriteEn", 0 0, v00000171940e9c10_0;  1 drivers
v000001719411cce0_0 .net "WriteRegister", 4 0, L_000001719419ead0;  1 drivers
v000001719411cc40_0 .net *"_ivl_0", 0 0, L_0000017194155640;  1 drivers
L_0000017194155ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001719411db40_0 .net/2u *"_ivl_10", 4 0, L_0000017194155ee0;  1 drivers
L_00000171941562d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411dd20_0 .net *"_ivl_101", 15 0, L_00000171941562d0;  1 drivers
v000001719411d820_0 .net *"_ivl_102", 31 0, L_000001719419e710;  1 drivers
L_0000017194156318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411e7c0_0 .net *"_ivl_105", 25 0, L_0000017194156318;  1 drivers
L_0000017194156360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411e180_0 .net/2u *"_ivl_106", 31 0, L_0000017194156360;  1 drivers
v000001719411cd80_0 .net *"_ivl_108", 0 0, L_000001719419e3f0;  1 drivers
L_00000171941563a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001719411cf60_0 .net/2u *"_ivl_110", 5 0, L_00000171941563a8;  1 drivers
v000001719411d320_0 .net *"_ivl_112", 0 0, L_000001719419ed50;  1 drivers
v000001719411d5a0_0 .net *"_ivl_115", 0 0, L_0000017194154fb0;  1 drivers
v000001719411ddc0_0 .net *"_ivl_116", 47 0, L_000001719419ef30;  1 drivers
L_00000171941563f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411d8c0_0 .net *"_ivl_119", 15 0, L_00000171941563f0;  1 drivers
L_0000017194155f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001719411cb00_0 .net/2u *"_ivl_12", 5 0, L_0000017194155f28;  1 drivers
v000001719411e220_0 .net *"_ivl_120", 47 0, L_000001719419f110;  1 drivers
L_0000017194156438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411d960_0 .net *"_ivl_123", 15 0, L_0000017194156438;  1 drivers
v000001719411e2c0_0 .net *"_ivl_125", 0 0, L_000001719419f890;  1 drivers
v000001719411ce20_0 .net *"_ivl_126", 31 0, L_000001719419f070;  1 drivers
v000001719411c920_0 .net *"_ivl_128", 47 0, L_000001719419f9d0;  1 drivers
v000001719411d780_0 .net *"_ivl_130", 47 0, L_000001719419fb10;  1 drivers
v000001719411d3c0_0 .net *"_ivl_132", 47 0, L_000001719419f6b0;  1 drivers
v000001719411da00_0 .net *"_ivl_134", 47 0, L_000001719419f610;  1 drivers
v000001719411d1e0_0 .net *"_ivl_14", 0 0, L_00000171941526b0;  1 drivers
v000001719411d000_0 .net *"_ivl_140", 0 0, L_0000017194155d40;  1 drivers
L_00000171941564c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411e720_0 .net/2u *"_ivl_142", 31 0, L_00000171941564c8;  1 drivers
L_00000171941565a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001719411cba0_0 .net/2u *"_ivl_146", 5 0, L_00000171941565a0;  1 drivers
v000001719411d640_0 .net *"_ivl_148", 0 0, L_000001719419fcf0;  1 drivers
L_00000171941565e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001719411e540_0 .net/2u *"_ivl_150", 5 0, L_00000171941565e8;  1 drivers
v000001719411d460_0 .net *"_ivl_152", 0 0, L_000001719419f4d0;  1 drivers
v000001719411d6e0_0 .net *"_ivl_155", 0 0, L_0000017194155560;  1 drivers
L_0000017194156630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001719411c9c0_0 .net/2u *"_ivl_156", 5 0, L_0000017194156630;  1 drivers
v000001719411d0a0_0 .net *"_ivl_158", 0 0, L_000001719419fd90;  1 drivers
L_0000017194155f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001719411d140_0 .net/2u *"_ivl_16", 4 0, L_0000017194155f70;  1 drivers
v000001719411d280_0 .net *"_ivl_161", 0 0, L_0000017194154f40;  1 drivers
L_0000017194156678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411d500_0 .net/2u *"_ivl_162", 15 0, L_0000017194156678;  1 drivers
v000001719411e360_0 .net *"_ivl_164", 31 0, L_000001719419def0;  1 drivers
v000001719411e400_0 .net *"_ivl_167", 0 0, L_000001719419ec10;  1 drivers
v000001719411e5e0_0 .net *"_ivl_168", 15 0, L_000001719419e350;  1 drivers
v000001719411de60_0 .net *"_ivl_170", 31 0, L_000001719419df90;  1 drivers
v000001719411daa0_0 .net *"_ivl_174", 31 0, L_000001719419e0d0;  1 drivers
L_00000171941566c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001719411dbe0_0 .net *"_ivl_177", 25 0, L_00000171941566c0;  1 drivers
L_0000017194156708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194150d80_0 .net/2u *"_ivl_178", 31 0, L_0000017194156708;  1 drivers
v0000017194151d20_0 .net *"_ivl_180", 0 0, L_000001719419e210;  1 drivers
L_0000017194156750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017194150ec0_0 .net/2u *"_ivl_182", 5 0, L_0000017194156750;  1 drivers
v00000171941516e0_0 .net *"_ivl_184", 0 0, L_000001719419e170;  1 drivers
L_0000017194156798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017194150740_0 .net/2u *"_ivl_186", 5 0, L_0000017194156798;  1 drivers
v0000017194150b00_0 .net *"_ivl_188", 0 0, L_00000171941b4420;  1 drivers
v0000017194151460_0 .net *"_ivl_19", 4 0, L_0000017194152930;  1 drivers
v0000017194150e20_0 .net *"_ivl_191", 0 0, L_0000017194155090;  1 drivers
v0000017194151500_0 .net *"_ivl_193", 0 0, L_0000017194155100;  1 drivers
L_00000171941567e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000171941522c0_0 .net/2u *"_ivl_194", 5 0, L_00000171941567e0;  1 drivers
v0000017194152360_0 .net *"_ivl_196", 0 0, L_00000171941b5140;  1 drivers
L_0000017194156828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017194151320_0 .net/2u *"_ivl_198", 31 0, L_0000017194156828;  1 drivers
L_0000017194155e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017194151820_0 .net/2u *"_ivl_2", 5 0, L_0000017194155e98;  1 drivers
v00000171941513c0_0 .net *"_ivl_20", 4 0, L_00000171941529d0;  1 drivers
v0000017194151a00_0 .net *"_ivl_200", 31 0, L_00000171941b50a0;  1 drivers
v00000171941520e0_0 .net *"_ivl_204", 31 0, L_00000171941b5820;  1 drivers
L_0000017194156870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194150880_0 .net *"_ivl_207", 25 0, L_0000017194156870;  1 drivers
L_00000171941568b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194150f60_0 .net/2u *"_ivl_208", 31 0, L_00000171941568b8;  1 drivers
v00000171941515a0_0 .net *"_ivl_210", 0 0, L_00000171941b5780;  1 drivers
L_0000017194156900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017194151dc0_0 .net/2u *"_ivl_212", 5 0, L_0000017194156900;  1 drivers
v0000017194151f00_0 .net *"_ivl_214", 0 0, L_00000171941b5500;  1 drivers
L_0000017194156948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000171941518c0_0 .net/2u *"_ivl_216", 5 0, L_0000017194156948;  1 drivers
v0000017194152180_0 .net *"_ivl_218", 0 0, L_00000171941b5640;  1 drivers
v0000017194151640_0 .net *"_ivl_221", 0 0, L_00000171941556b0;  1 drivers
v0000017194150920_0 .net *"_ivl_223", 0 0, L_0000017194155720;  1 drivers
L_0000017194156990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017194151b40_0 .net/2u *"_ivl_224", 5 0, L_0000017194156990;  1 drivers
v0000017194151e60_0 .net *"_ivl_226", 0 0, L_00000171941b58c0;  1 drivers
v0000017194150c40_0 .net *"_ivl_228", 31 0, L_00000171941b56e0;  1 drivers
v0000017194151fa0_0 .net *"_ivl_24", 0 0, L_0000017194155db0;  1 drivers
L_0000017194155fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017194151960_0 .net/2u *"_ivl_26", 4 0, L_0000017194155fb8;  1 drivers
v00000171941511e0_0 .net *"_ivl_29", 4 0, L_0000017194152cf0;  1 drivers
v0000017194152040_0 .net *"_ivl_32", 0 0, L_0000017194154ed0;  1 drivers
L_0000017194156000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017194152400_0 .net/2u *"_ivl_34", 4 0, L_0000017194156000;  1 drivers
v00000171941524a0_0 .net *"_ivl_37", 4 0, L_0000017194153ab0;  1 drivers
v0000017194150ce0_0 .net *"_ivl_40", 0 0, L_0000017194155aa0;  1 drivers
L_0000017194156048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194151000_0 .net/2u *"_ivl_42", 15 0, L_0000017194156048;  1 drivers
v0000017194151780_0 .net *"_ivl_45", 15 0, L_000001719419ecb0;  1 drivers
v0000017194152540_0 .net *"_ivl_48", 0 0, L_0000017194155cd0;  1 drivers
v00000171941510a0_0 .net *"_ivl_5", 5 0, L_0000017194152f70;  1 drivers
L_0000017194156090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194151140_0 .net/2u *"_ivl_50", 36 0, L_0000017194156090;  1 drivers
L_00000171941560d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194151aa0_0 .net/2u *"_ivl_52", 31 0, L_00000171941560d8;  1 drivers
v0000017194151c80_0 .net *"_ivl_55", 4 0, L_000001719419edf0;  1 drivers
v00000171941506a0_0 .net *"_ivl_56", 36 0, L_000001719419f1b0;  1 drivers
v00000171941507e0_0 .net *"_ivl_58", 36 0, L_000001719419fa70;  1 drivers
v00000171941509c0_0 .net *"_ivl_62", 0 0, L_0000017194155b10;  1 drivers
L_0000017194156120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017194150ba0_0 .net/2u *"_ivl_64", 5 0, L_0000017194156120;  1 drivers
v0000017194151be0_0 .net *"_ivl_67", 5 0, L_000001719419e490;  1 drivers
v0000017194152220_0 .net *"_ivl_70", 0 0, L_00000171941554f0;  1 drivers
L_0000017194156168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194150a60_0 .net/2u *"_ivl_72", 57 0, L_0000017194156168;  1 drivers
L_00000171941561b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194151280_0 .net/2u *"_ivl_74", 31 0, L_00000171941561b0;  1 drivers
v00000171941535b0_0 .net *"_ivl_77", 25 0, L_000001719419f570;  1 drivers
v0000017194153970_0 .net *"_ivl_78", 57 0, L_000001719419e670;  1 drivers
v0000017194153c90_0 .net *"_ivl_8", 0 0, L_0000017194155a30;  1 drivers
v0000017194154230_0 .net *"_ivl_80", 57 0, L_000001719419ee90;  1 drivers
L_00000171941561f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000171941540f0_0 .net/2u *"_ivl_84", 31 0, L_00000171941561f8;  1 drivers
L_0000017194156240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017194153f10_0 .net/2u *"_ivl_88", 5 0, L_0000017194156240;  1 drivers
v0000017194152b10_0 .net *"_ivl_90", 0 0, L_000001719419f390;  1 drivers
L_0000017194156288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017194154370_0 .net/2u *"_ivl_92", 5 0, L_0000017194156288;  1 drivers
v0000017194152bb0_0 .net *"_ivl_94", 0 0, L_000001719419e5d0;  1 drivers
v00000171941542d0_0 .net *"_ivl_97", 0 0, L_0000017194155b80;  1 drivers
v0000017194153010_0 .net *"_ivl_98", 47 0, L_000001719419ea30;  1 drivers
v0000017194153470_0 .net "adderResult", 31 0, L_000001719419e530;  1 drivers
v0000017194152ed0_0 .net "address", 31 0, L_000001719419e2b0;  1 drivers
v0000017194153650_0 .net "clk", 0 0, L_0000017194155c60;  alias, 1 drivers
v0000017194154410_0 .var "cycles_consumed", 31 0;
v0000017194152750_0 .net "extImm", 31 0, L_000001719419e030;  1 drivers
v0000017194153290_0 .net "funct", 5 0, L_000001719419e8f0;  1 drivers
v0000017194154550_0 .net "hlt", 0 0, v00000171940e9210_0;  1 drivers
v00000171941530b0_0 .net "imm", 15 0, L_000001719419f930;  1 drivers
v00000171941533d0_0 .net "immediate", 31 0, L_00000171941b53c0;  1 drivers
v0000017194153b50_0 .net "input_clk", 0 0, v0000017194153fb0_0;  1 drivers
v0000017194153dd0_0 .net "instruction", 31 0, L_000001719419f2f0;  1 drivers
v0000017194153bf0_0 .net "memoryReadData", 31 0, v0000017194117430_0;  1 drivers
v00000171941544b0_0 .net "nextPC", 31 0, L_000001719419e850;  1 drivers
v0000017194152d90_0 .net "opcode", 5 0, L_0000017194153e70;  1 drivers
v0000017194152c50_0 .net "rd", 4 0, L_0000017194152a70;  1 drivers
v0000017194153150_0 .net "readData1", 31 0, L_0000017194155bf0;  1 drivers
v0000017194152890_0 .net "readData1_w", 31 0, L_00000171941b4e20;  1 drivers
v0000017194153330_0 .net "readData2", 31 0, L_0000017194155020;  1 drivers
v00000171941536f0_0 .net "rs", 4 0, L_00000171941531f0;  1 drivers
v00000171941527f0_0 .net "rst", 0 0, v0000017194153a10_0;  1 drivers
v0000017194152e30_0 .net "rt", 4 0, L_000001719419e7b0;  1 drivers
v0000017194153d30_0 .net "shamt", 31 0, L_000001719419f7f0;  1 drivers
v0000017194153510_0 .net "wire_instruction", 31 0, L_0000017194155800;  1 drivers
v0000017194153790_0 .net "writeData", 31 0, L_00000171941b5c80;  1 drivers
v0000017194154050_0 .net "zero", 0 0, L_00000171941b5960;  1 drivers
L_0000017194152f70 .part L_000001719419f2f0, 26, 6;
L_0000017194153e70 .functor MUXZ 6, L_0000017194152f70, L_0000017194155e98, L_0000017194155640, C4<>;
L_00000171941526b0 .cmp/eq 6, L_0000017194153e70, L_0000017194155f28;
L_0000017194152930 .part L_000001719419f2f0, 11, 5;
L_00000171941529d0 .functor MUXZ 5, L_0000017194152930, L_0000017194155f70, L_00000171941526b0, C4<>;
L_0000017194152a70 .functor MUXZ 5, L_00000171941529d0, L_0000017194155ee0, L_0000017194155a30, C4<>;
L_0000017194152cf0 .part L_000001719419f2f0, 21, 5;
L_00000171941531f0 .functor MUXZ 5, L_0000017194152cf0, L_0000017194155fb8, L_0000017194155db0, C4<>;
L_0000017194153ab0 .part L_000001719419f2f0, 16, 5;
L_000001719419e7b0 .functor MUXZ 5, L_0000017194153ab0, L_0000017194156000, L_0000017194154ed0, C4<>;
L_000001719419ecb0 .part L_000001719419f2f0, 0, 16;
L_000001719419f930 .functor MUXZ 16, L_000001719419ecb0, L_0000017194156048, L_0000017194155aa0, C4<>;
L_000001719419edf0 .part L_000001719419f2f0, 6, 5;
L_000001719419f1b0 .concat [ 5 32 0 0], L_000001719419edf0, L_00000171941560d8;
L_000001719419fa70 .functor MUXZ 37, L_000001719419f1b0, L_0000017194156090, L_0000017194155cd0, C4<>;
L_000001719419f7f0 .part L_000001719419fa70, 0, 32;
L_000001719419e490 .part L_000001719419f2f0, 0, 6;
L_000001719419e8f0 .functor MUXZ 6, L_000001719419e490, L_0000017194156120, L_0000017194155b10, C4<>;
L_000001719419f570 .part L_000001719419f2f0, 0, 26;
L_000001719419e670 .concat [ 26 32 0 0], L_000001719419f570, L_00000171941561b0;
L_000001719419ee90 .functor MUXZ 58, L_000001719419e670, L_0000017194156168, L_00000171941554f0, C4<>;
L_000001719419e2b0 .part L_000001719419ee90, 0, 32;
L_000001719419efd0 .arith/sum 32, v0000017194116d50_0, L_00000171941561f8;
L_000001719419f390 .cmp/eq 6, L_0000017194153e70, L_0000017194156240;
L_000001719419e5d0 .cmp/eq 6, L_0000017194153e70, L_0000017194156288;
L_000001719419ea30 .concat [ 32 16 0 0], L_000001719419e2b0, L_00000171941562d0;
L_000001719419e710 .concat [ 6 26 0 0], L_0000017194153e70, L_0000017194156318;
L_000001719419e3f0 .cmp/eq 32, L_000001719419e710, L_0000017194156360;
L_000001719419ed50 .cmp/eq 6, L_000001719419e8f0, L_00000171941563a8;
L_000001719419ef30 .concat [ 32 16 0 0], L_0000017194155bf0, L_00000171941563f0;
L_000001719419f110 .concat [ 32 16 0 0], v0000017194116d50_0, L_0000017194156438;
L_000001719419f890 .part L_000001719419f930, 15, 1;
LS_000001719419f070_0_0 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_4 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_8 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_12 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_16 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_20 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_24 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_0_28 .concat [ 1 1 1 1], L_000001719419f890, L_000001719419f890, L_000001719419f890, L_000001719419f890;
LS_000001719419f070_1_0 .concat [ 4 4 4 4], LS_000001719419f070_0_0, LS_000001719419f070_0_4, LS_000001719419f070_0_8, LS_000001719419f070_0_12;
LS_000001719419f070_1_4 .concat [ 4 4 4 4], LS_000001719419f070_0_16, LS_000001719419f070_0_20, LS_000001719419f070_0_24, LS_000001719419f070_0_28;
L_000001719419f070 .concat [ 16 16 0 0], LS_000001719419f070_1_0, LS_000001719419f070_1_4;
L_000001719419f9d0 .concat [ 16 32 0 0], L_000001719419f930, L_000001719419f070;
L_000001719419fb10 .arith/sum 48, L_000001719419f110, L_000001719419f9d0;
L_000001719419f6b0 .functor MUXZ 48, L_000001719419fb10, L_000001719419ef30, L_0000017194154fb0, C4<>;
L_000001719419f610 .functor MUXZ 48, L_000001719419f6b0, L_000001719419ea30, L_0000017194155b80, C4<>;
L_000001719419e530 .part L_000001719419f610, 0, 32;
L_000001719419e850 .functor MUXZ 32, L_000001719419efd0, L_000001719419e530, v0000017194118470_0, C4<>;
L_000001719419f2f0 .functor MUXZ 32, L_0000017194155800, L_00000171941564c8, L_0000017194155d40, C4<>;
L_000001719419fcf0 .cmp/eq 6, L_0000017194153e70, L_00000171941565a0;
L_000001719419f4d0 .cmp/eq 6, L_0000017194153e70, L_00000171941565e8;
L_000001719419fd90 .cmp/eq 6, L_0000017194153e70, L_0000017194156630;
L_000001719419def0 .concat [ 16 16 0 0], L_000001719419f930, L_0000017194156678;
L_000001719419ec10 .part L_000001719419f930, 15, 1;
LS_000001719419e350_0_0 .concat [ 1 1 1 1], L_000001719419ec10, L_000001719419ec10, L_000001719419ec10, L_000001719419ec10;
LS_000001719419e350_0_4 .concat [ 1 1 1 1], L_000001719419ec10, L_000001719419ec10, L_000001719419ec10, L_000001719419ec10;
LS_000001719419e350_0_8 .concat [ 1 1 1 1], L_000001719419ec10, L_000001719419ec10, L_000001719419ec10, L_000001719419ec10;
LS_000001719419e350_0_12 .concat [ 1 1 1 1], L_000001719419ec10, L_000001719419ec10, L_000001719419ec10, L_000001719419ec10;
L_000001719419e350 .concat [ 4 4 4 4], LS_000001719419e350_0_0, LS_000001719419e350_0_4, LS_000001719419e350_0_8, LS_000001719419e350_0_12;
L_000001719419df90 .concat [ 16 16 0 0], L_000001719419f930, L_000001719419e350;
L_000001719419e030 .functor MUXZ 32, L_000001719419df90, L_000001719419def0, L_0000017194154f40, C4<>;
L_000001719419e0d0 .concat [ 6 26 0 0], L_0000017194153e70, L_00000171941566c0;
L_000001719419e210 .cmp/eq 32, L_000001719419e0d0, L_0000017194156708;
L_000001719419e170 .cmp/eq 6, L_000001719419e8f0, L_0000017194156750;
L_00000171941b4420 .cmp/eq 6, L_000001719419e8f0, L_0000017194156798;
L_00000171941b5140 .cmp/eq 6, L_0000017194153e70, L_00000171941567e0;
L_00000171941b50a0 .functor MUXZ 32, L_000001719419e030, L_0000017194156828, L_00000171941b5140, C4<>;
L_00000171941b53c0 .functor MUXZ 32, L_00000171941b50a0, L_000001719419f7f0, L_0000017194155100, C4<>;
L_00000171941b5820 .concat [ 6 26 0 0], L_0000017194153e70, L_0000017194156870;
L_00000171941b5780 .cmp/eq 32, L_00000171941b5820, L_00000171941568b8;
L_00000171941b5500 .cmp/eq 6, L_000001719419e8f0, L_0000017194156900;
L_00000171941b5640 .cmp/eq 6, L_000001719419e8f0, L_0000017194156948;
L_00000171941b58c0 .cmp/eq 6, L_0000017194153e70, L_0000017194156990;
L_00000171941b56e0 .functor MUXZ 32, L_0000017194155bf0, v0000017194116d50_0, L_00000171941b58c0, C4<>;
L_00000171941b4e20 .functor MUXZ 32, L_00000171941b56e0, L_0000017194155020, L_0000017194155720, C4<>;
S_0000017194085ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000171940d9220 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017194155170 .functor NOT 1, v00000171940ea9d0_0, C4<0>, C4<0>, C4<0>;
v00000171940ea390_0 .net *"_ivl_0", 0 0, L_0000017194155170;  1 drivers
v00000171940ea610_0 .net "in1", 31 0, L_0000017194155020;  alias, 1 drivers
v00000171940eaa70_0 .net "in2", 31 0, L_00000171941b53c0;  alias, 1 drivers
v00000171940e98f0_0 .net "out", 31 0, L_00000171941b4a60;  alias, 1 drivers
v00000171940e9f30_0 .net "s", 0 0, v00000171940ea9d0_0;  alias, 1 drivers
L_00000171941b4a60 .functor MUXZ 32, L_00000171941b53c0, L_0000017194155020, L_0000017194155170, C4<>;
S_00000171940169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000171941152d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000017194115308 .param/l "add" 0 4 5, C4<100000>;
P_0000017194115340 .param/l "addi" 0 4 8, C4<001000>;
P_0000017194115378 .param/l "addu" 0 4 5, C4<100001>;
P_00000171941153b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000171941153e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017194115420 .param/l "beq" 0 4 10, C4<000100>;
P_0000017194115458 .param/l "bne" 0 4 10, C4<000101>;
P_0000017194115490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000171941154c8 .param/l "j" 0 4 12, C4<000010>;
P_0000017194115500 .param/l "jal" 0 4 12, C4<000011>;
P_0000017194115538 .param/l "jr" 0 4 6, C4<001000>;
P_0000017194115570 .param/l "lw" 0 4 8, C4<100011>;
P_00000171941155a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000171941155e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017194115618 .param/l "ori" 0 4 8, C4<001101>;
P_0000017194115650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017194115688 .param/l "sll" 0 4 6, C4<000000>;
P_00000171941156c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000171941156f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017194115730 .param/l "srl" 0 4 6, C4<000010>;
P_0000017194115768 .param/l "sub" 0 4 5, C4<100010>;
P_00000171941157a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000171941157d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000017194115810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017194115848 .param/l "xori" 0 4 8, C4<001110>;
v00000171940ea6b0_0 .var "ALUOp", 3 0;
v00000171940ea9d0_0 .var "ALUSrc", 0 0;
v00000171940ea890_0 .var "MemReadEn", 0 0;
v00000171940ea930_0 .var "MemWriteEn", 0 0;
v00000171940e9530_0 .var "MemtoReg", 0 0;
v00000171940eab10_0 .var "RegDst", 0 0;
v00000171940e9c10_0 .var "RegWriteEn", 0 0;
v00000171940e9170_0 .net "funct", 5 0, L_000001719419e8f0;  alias, 1 drivers
v00000171940e9210_0 .var "hlt", 0 0;
v00000171940e92b0_0 .net "opcode", 5 0, L_0000017194153e70;  alias, 1 drivers
v00000171940e9350_0 .net "rst", 0 0, v0000017194153a10_0;  alias, 1 drivers
E_00000171940d9460 .event anyedge, v00000171940e9350_0, v00000171940e92b0_0, v00000171940e9170_0;
S_0000017194016b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000171940d9c60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017194155800 .functor BUFZ 32, L_000001719419f250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000171940e93f0_0 .net "Data_Out", 31 0, L_0000017194155800;  alias, 1 drivers
v00000171940e9990 .array "InstMem", 0 1023, 31 0;
v00000171940e9cb0_0 .net *"_ivl_0", 31 0, L_000001719419f250;  1 drivers
v00000171940e95d0_0 .net *"_ivl_3", 9 0, L_000001719419e990;  1 drivers
v00000171940e9670_0 .net *"_ivl_4", 11 0, L_000001719419f750;  1 drivers
L_0000017194156480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000171940e97b0_0 .net *"_ivl_7", 1 0, L_0000017194156480;  1 drivers
v00000171940e9850_0 .net "addr", 31 0, v0000017194116d50_0;  alias, 1 drivers
v00000171940e9d50_0 .var/i "i", 31 0;
L_000001719419f250 .array/port v00000171940e9990, L_000001719419f750;
L_000001719419e990 .part v0000017194116d50_0, 0, 10;
L_000001719419f750 .concat [ 10 2 0 0], L_000001719419e990, L_0000017194156480;
S_0000017194085400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017194155bf0 .functor BUFZ 32, L_000001719419eb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017194155020 .functor BUFZ 32, L_000001719419fc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000171940e9fd0_0 .net *"_ivl_0", 31 0, L_000001719419eb70;  1 drivers
v00000171940ea070_0 .net *"_ivl_10", 6 0, L_000001719419f430;  1 drivers
L_0000017194156558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000171940c61a0_0 .net *"_ivl_13", 1 0, L_0000017194156558;  1 drivers
v00000171940c6880_0 .net *"_ivl_2", 6 0, L_000001719419fbb0;  1 drivers
L_0000017194156510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017194118650_0 .net *"_ivl_5", 1 0, L_0000017194156510;  1 drivers
v0000017194117250_0 .net *"_ivl_8", 31 0, L_000001719419fc50;  1 drivers
v0000017194117610_0 .net "clk", 0 0, L_0000017194155c60;  alias, 1 drivers
v00000171941179d0_0 .var/i "i", 31 0;
v0000017194118010_0 .net "readData1", 31 0, L_0000017194155bf0;  alias, 1 drivers
v0000017194117cf0_0 .net "readData2", 31 0, L_0000017194155020;  alias, 1 drivers
v0000017194116fd0_0 .net "readRegister1", 4 0, L_00000171941531f0;  alias, 1 drivers
v0000017194118290_0 .net "readRegister2", 4 0, L_000001719419e7b0;  alias, 1 drivers
v0000017194117750 .array "registers", 31 0, 31 0;
v00000171941172f0_0 .net "rst", 0 0, v0000017194153a10_0;  alias, 1 drivers
v00000171941180b0_0 .net "we", 0 0, v00000171940e9c10_0;  alias, 1 drivers
v0000017194117390_0 .net "writeData", 31 0, L_00000171941b5c80;  alias, 1 drivers
v0000017194117070_0 .net "writeRegister", 4 0, L_000001719419ead0;  alias, 1 drivers
E_00000171940d9260/0 .event negedge, v00000171940e9350_0;
E_00000171940d9260/1 .event posedge, v0000017194117610_0;
E_00000171940d9260 .event/or E_00000171940d9260/0, E_00000171940d9260/1;
L_000001719419eb70 .array/port v0000017194117750, L_000001719419fbb0;
L_000001719419fbb0 .concat [ 5 2 0 0], L_00000171941531f0, L_0000017194156510;
L_000001719419fc50 .array/port v0000017194117750, L_000001719419f430;
L_000001719419f430 .concat [ 5 2 0 0], L_000001719419e7b0, L_0000017194156558;
S_0000017194085590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017194085400;
 .timescale 0 0;
v00000171940e9e90_0 .var/i "i", 31 0;
S_000001719406f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000171940d94a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017194155330 .functor NOT 1, v00000171940eab10_0, C4<0>, C4<0>, C4<0>;
v0000017194117890_0 .net *"_ivl_0", 0 0, L_0000017194155330;  1 drivers
v00000171941177f0_0 .net "in1", 4 0, L_000001719419e7b0;  alias, 1 drivers
v00000171941176b0_0 .net "in2", 4 0, L_0000017194152a70;  alias, 1 drivers
v0000017194117b10_0 .net "out", 4 0, L_000001719419ead0;  alias, 1 drivers
v0000017194117930_0 .net "s", 0 0, v00000171940eab10_0;  alias, 1 drivers
L_000001719419ead0 .functor MUXZ 5, L_0000017194152a70, L_000001719419e7b0, L_0000017194155330, C4<>;
S_000001719406f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000171940d96a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017194155250 .functor NOT 1, v00000171940e9530_0, C4<0>, C4<0>, C4<0>;
v0000017194117a70_0 .net *"_ivl_0", 0 0, L_0000017194155250;  1 drivers
v0000017194118150_0 .net "in1", 31 0, v0000017194117bb0_0;  alias, 1 drivers
v0000017194117d90_0 .net "in2", 31 0, v0000017194117430_0;  alias, 1 drivers
v00000171941183d0_0 .net "out", 31 0, L_00000171941b5c80;  alias, 1 drivers
v0000017194118330_0 .net "s", 0 0, v00000171940e9530_0;  alias, 1 drivers
L_00000171941b5c80 .functor MUXZ 32, v0000017194117430_0, v0000017194117bb0_0, L_0000017194155250, C4<>;
S_00000171940b6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000171940b63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000171940b6408 .param/l "AND" 0 9 12, C4<0010>;
P_00000171940b6440 .param/l "NOR" 0 9 12, C4<0101>;
P_00000171940b6478 .param/l "OR" 0 9 12, C4<0011>;
P_00000171940b64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000171940b64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000171940b6520 .param/l "SLT" 0 9 12, C4<0110>;
P_00000171940b6558 .param/l "SRL" 0 9 12, C4<1001>;
P_00000171940b6590 .param/l "SUB" 0 9 12, C4<0001>;
P_00000171940b65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000171940b6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000171940b6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000171941569d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017194117110_0 .net/2u *"_ivl_0", 31 0, L_00000171941569d8;  1 drivers
v0000017194118510_0 .net "opSel", 3 0, v00000171940ea6b0_0;  alias, 1 drivers
v00000171941168f0_0 .net "operand1", 31 0, L_00000171941b4e20;  alias, 1 drivers
v00000171941185b0_0 .net "operand2", 31 0, L_00000171941b4a60;  alias, 1 drivers
v0000017194117bb0_0 .var "result", 31 0;
v0000017194116b70_0 .net "zero", 0 0, L_00000171941b5960;  alias, 1 drivers
E_00000171940d9da0 .event anyedge, v00000171940ea6b0_0, v00000171941168f0_0, v00000171940e98f0_0;
L_00000171941b5960 .cmp/eq 32, v0000017194117bb0_0, L_00000171941569d8;
S_000001719409d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017194150090 .param/l "RType" 0 4 2, C4<000000>;
P_00000171941500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017194150100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017194150138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017194150170 .param/l "and_" 0 4 5, C4<100100>;
P_00000171941501a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000171941501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017194150218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017194150250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017194150288 .param/l "j" 0 4 12, C4<000010>;
P_00000171941502c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000171941502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017194150330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017194150368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000171941503a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000171941503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017194150410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017194150448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017194150480 .param/l "slt" 0 4 5, C4<101010>;
P_00000171941504b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000171941504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017194150528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017194150560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017194150598 .param/l "sw" 0 4 8, C4<101011>;
P_00000171941505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017194150608 .param/l "xori" 0 4 8, C4<001110>;
v0000017194118470_0 .var "PCsrc", 0 0;
v0000017194116c10_0 .net "funct", 5 0, L_000001719419e8f0;  alias, 1 drivers
v0000017194117c50_0 .net "opcode", 5 0, L_0000017194153e70;  alias, 1 drivers
v00000171941181f0_0 .net "operand1", 31 0, L_0000017194155bf0;  alias, 1 drivers
v00000171941186f0_0 .net "operand2", 31 0, L_00000171941b4a60;  alias, 1 drivers
v0000017194116ad0_0 .net "rst", 0 0, v0000017194153a10_0;  alias, 1 drivers
E_00000171940d94e0/0 .event anyedge, v00000171940e9350_0, v00000171940e92b0_0, v0000017194118010_0, v00000171940e98f0_0;
E_00000171940d94e0/1 .event anyedge, v00000171940e9170_0;
E_00000171940d94e0 .event/or E_00000171940d94e0/0, E_00000171940d94e0/1;
S_000001719409da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017194118790 .array "DataMem", 0 1023, 31 0;
v0000017194117e30_0 .net "address", 31 0, v0000017194117bb0_0;  alias, 1 drivers
v0000017194116990_0 .net "clock", 0 0, L_00000171941551e0;  1 drivers
v0000017194116a30_0 .net "data", 31 0, L_0000017194155020;  alias, 1 drivers
v0000017194117ed0_0 .var/i "i", 31 0;
v0000017194117430_0 .var "q", 31 0;
v00000171941174d0_0 .net "rden", 0 0, v00000171940ea890_0;  alias, 1 drivers
v0000017194117f70_0 .net "wren", 0 0, v00000171940ea930_0;  alias, 1 drivers
E_00000171940d9520 .event posedge, v0000017194116990_0;
S_0000017194066a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017194085d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000171940d9820 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017194116cb0_0 .net "PCin", 31 0, L_000001719419e850;  alias, 1 drivers
v0000017194116d50_0 .var "PCout", 31 0;
v0000017194116df0_0 .net "clk", 0 0, L_0000017194155c60;  alias, 1 drivers
v0000017194116e90_0 .net "rst", 0 0, v0000017194153a10_0;  alias, 1 drivers
    .scope S_000001719409d8d0;
T_0 ;
    %wait E_00000171940d94e0;
    %load/vec4 v0000017194116ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017194118470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017194117c50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000171941181f0_0;
    %load/vec4 v00000171941186f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017194117c50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000171941181f0_0;
    %load/vec4 v00000171941186f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017194117c50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017194117c50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017194117c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000017194116c10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017194118470_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017194066a50;
T_1 ;
    %wait E_00000171940d9260;
    %load/vec4 v0000017194116e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017194116d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017194116cb0_0;
    %assign/vec4 v0000017194116d50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017194016b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000171940e9d50_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000171940e9d50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000171940e9d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %load/vec4 v00000171940e9d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000171940e9d50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000171940e9990, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000171940169c0;
T_3 ;
    %wait E_00000171940d9460;
    %load/vec4 v00000171940e9350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000171940e9210_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000171940ea930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000171940e9530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000171940ea890_0, 0;
    %assign/vec4 v00000171940eab10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000171940e9210_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000171940ea6b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000171940ea9d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000171940e9c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000171940ea930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000171940e9530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000171940ea890_0, 0, 1;
    %store/vec4 v00000171940eab10_0, 0, 1;
    %load/vec4 v00000171940e92b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9210_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940eab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %load/vec4 v00000171940e9170_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940eab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000171940eab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940e9530_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000171940ea9d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000171940ea6b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017194085400;
T_4 ;
    %wait E_00000171940d9260;
    %fork t_1, S_0000017194085590;
    %jmp t_0;
    .scope S_0000017194085590;
t_1 ;
    %load/vec4 v00000171941172f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000171940e9e90_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000171940e9e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000171940e9e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017194117750, 0, 4;
    %load/vec4 v00000171940e9e90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000171940e9e90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000171941180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017194117390_0;
    %load/vec4 v0000017194117070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017194117750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017194117750, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017194085400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017194085400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000171941179d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000171941179d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000171941179d0_0;
    %ix/getv/s 4, v00000171941179d0_0;
    %load/vec4a v0000017194117750, 4;
    %ix/getv/s 4, v00000171941179d0_0;
    %load/vec4a v0000017194117750, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000171941179d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000171941179d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000171940b6240;
T_6 ;
    %wait E_00000171940d9da0;
    %load/vec4 v0000017194118510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %add;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %sub;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %and;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %or;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %xor;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %or;
    %inv;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000171941168f0_0;
    %load/vec4 v00000171941185b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000171941185b0_0;
    %load/vec4 v00000171941168f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000171941168f0_0;
    %ix/getv 4, v00000171941185b0_0;
    %shiftl 4;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000171941168f0_0;
    %ix/getv 4, v00000171941185b0_0;
    %shiftr 4;
    %assign/vec4 v0000017194117bb0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001719409da60;
T_7 ;
    %wait E_00000171940d9520;
    %load/vec4 v00000171941174d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017194117e30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017194118790, 4;
    %assign/vec4 v0000017194117430_0, 0;
T_7.0 ;
    %load/vec4 v0000017194117f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017194116a30_0;
    %ix/getv 3, v0000017194117e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017194118790, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001719409da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017194117ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017194117ed0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017194117ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017194118790, 0, 4;
    %load/vec4 v0000017194117ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017194117ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001719409da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017194117ed0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017194117ed0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017194117ed0_0;
    %load/vec4a v0000017194118790, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017194117ed0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017194117ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017194117ed0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017194085d40;
T_10 ;
    %wait E_00000171940d9260;
    %load/vec4 v00000171941527f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017194154410_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017194154410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017194154410_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000171940df350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017194153fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017194153a10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000171940df350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017194153fb0_0;
    %inv;
    %assign/vec4 v0000017194153fb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000171940df350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017194153a10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017194153a10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000171941538d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
