{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1756218598779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 26 14:29:58 2025 " "Processing started: Tue Aug 26 14:29:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1756218598793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map de1-picorv32-wb-soc_0 " "Command: quartus_map de1-picorv32-wb-soc_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1756218598796 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1756218599127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_clkgen_0/wrapped_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/wrapped_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapped_altpll " "Found entity 1: wrapped_altpll" {  } { { "src/altera_clkgen_0/wrapped_altpll.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altpll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_clkgen_0/altpll_wb_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/altpll_wb_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_wb_clkgen " "Found entity 1: altpll_wb_clkgen" {  } { { "src/altera_clkgen_0/altpll_wb_clkgen.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altpll_wb_clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_clkgen_0/wrapped_altera_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/wrapped_altera_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapped_altera_pll " "Found entity 1: wrapped_altera_pll" {  } { { "src/altera_clkgen_0/wrapped_altera_pll.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_clkgen_0/altera_pll_wb_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/altera_pll_wb_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_wb_clkgen " "Found entity 1: altera_pll_wb_clkgen" {  } { { "src/altera_clkgen_0/altera_pll_wb_clkgen.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altera_pll_wb_clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_0/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gpio_0/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "src/gpio_0/gpio.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/gpio_0/gpio.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or1k_bootloaders_0.9/wb_bootrom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or1k_bootloaders_0.9/wb_bootrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_bootrom " "Found entity 1: wb_bootrom" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axi4_memory.v(149) " "Verilog HDL information at axi4_memory.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32_0/axi4_memory.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/axi4_memory.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1756218599465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32_0/axi4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/picorv32_0/axi4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_memory " "Found entity 1: axi4_memory" {  } { { "src/picorv32_0/axi4_memory.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/axi4_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(284) " "Verilog HDL warning at picorv32.v(284): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599484 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(304) " "Verilog HDL warning at picorv32.v(304): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599484 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(311) " "Verilog HDL warning at picorv32.v(311): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599485 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(315) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(315)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 315 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(370) " "Verilog HDL warning at picorv32.v(370): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(372) " "Verilog HDL warning at picorv32.v(372): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599485 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(386) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(386)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 386 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1020) " "Verilog HDL warning at picorv32.v(1020): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1100) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1100)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1100 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1229) " "Verilog HDL warning at picorv32.v(1229): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1230) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1230)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1230) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1230)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1246) " "Verilog HDL warning at picorv32.v(1246): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1247) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1247)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1247) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1247)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1290) " "Verilog HDL warning at picorv32.v(1290): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1293) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1293)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1293 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1322) " "Verilog HDL warning at picorv32.v(1322): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1378) " "Verilog HDL warning at picorv32.v(1378): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1391) " "Verilog HDL warning at picorv32.v(1391): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1410) " "Verilog HDL warning at picorv32.v(1410): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1434) " "Verilog HDL warning at picorv32.v(1434): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1464) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1464)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1464) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1464)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599488 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1476) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1476)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1560) " "Verilog HDL warning at picorv32.v(1560): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1560 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1562) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1562)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1562 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1606) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1606)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1606) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1606)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1714) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1714)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1714 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1745) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1745)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1815) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1815)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1815) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1815)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1823) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1823)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1823) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1823)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1838) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1838)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1838) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1838)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1863) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1863)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1863) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1863)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32_0/picorv32.v(1880) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32_0/picorv32.v(1880)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32_0/picorv32.v(1880) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32_0/picorv32.v(1880)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1946) " "Verilog HDL warning at picorv32.v(1946): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1946 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1375) " "Verilog HDL information at picorv32.v(1375): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1756218599490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2397) " "Verilog HDL warning at picorv32.v(2397): extended using \"x\" or \"z\"" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218599491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32_0/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file src/picorv32_0/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32_0/picorv32_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/picorv32_0/picorv32_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_top " "Found entity 1: picorv32_top" {  } { { "src/picorv32_0/picorv32_top.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog-arbiter_0-r1/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog-arbiter_0-r1/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "src/verilog-arbiter_0-r1/src/arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/verilog-arbiter_0-r1/src/arbiter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port_arbiter " "Found entity 1: wb_port_arbiter" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ecp5 " "Found entity 1: dpram_ecp5" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218599985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218599985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_spimemio_0/wb_spimemio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_spimemio_0/wb_spimemio.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_spimemio " "Found entity 1: wb_spimemio" {  } { { "src/wb_spimemio_0/wb_spimemio.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_spimemio_0/spiflash.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_spimemio_0/spiflash.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiflash " "Found entity 1: spiflash" {  } { { "src/wb_spimemio_0/spiflash.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/spiflash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_arbiter " "Found entity 1: wb_arbiter" {  } { { "src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_data_resize " "Found entity 1: wb_data_resize" {  } { { "src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_upsizer " "Found entity 1: wb_upsizer" {  } { { "src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_intercon_1.0/rtl/verilog/wb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "src/wb_intercon_1.0/rtl/verilog/wb_mux.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_ram_1.0/rtl/verilog/wb_ram.v 3 3 " "Found 3 design units, including 3 entities, in source file src/wb_ram_1.0/rtl/verilog/wb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600353 ""} { "Info" "ISGN_ENTITY_NAME" "2 wb_ram_generic " "Found entity 2: wb_ram_generic" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600353 ""} { "Info" "ISGN_ENTITY_NAME" "3 wb_ram_altsyncram " "Found entity 3: wb_ram_altsyncram" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_wb_soc " "Found entity 1: picorv32_wb_soc" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v 1 1 " "Found 1 design units, including 1 entities, in source file src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_intercon " "Found entity 1: wb_intercon" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600439 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_picorv32_wb_soc.v(61) " "Verilog HDL warning at de1_picorv32_wb_soc.v(61): extended using \"x\" or \"z\"" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1756218600471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 de1_picorv32_wb_soc " "Found entity 1: de1_picorv32_wb_soc" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218600474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218600474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_picorv32_wb_soc " "Elaborating entity \"de1_picorv32_wb_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1756218600629 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de1_picorv32_wb_soc.v(19) " "Output port \"UART_TXD\" at de1_picorv32_wb_soc.v(19) has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1756218600649 "|de1_picorv32_wb_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_wb_clkgen altpll_wb_clkgen:clkgen " "Elaborating entity \"altpll_wb_clkgen\" for hierarchy \"altpll_wb_clkgen:clkgen\"" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "clkgen" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218600715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapped_altpll altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll " "Elaborating entity \"wrapped_altpll\" for hierarchy \"altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\"" {  } { { "src/altera_clkgen_0/altpll_wb_clkgen.v" "wrapped_altpll" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altpll_wb_clkgen.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218600744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\"" {  } { { "src/altera_clkgen_0/wrapped_altpll.v" "altpll_component" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altpll.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\"" {  } { { "src/altera_clkgen_0/wrapped_altpll.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altpll.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component " "Instantiated megafunction \"altpll_wb_clkgen:clkgen\|wrapped_altpll:wrapped_altpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "device_family Cyclone II " "Parameter \"device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altppl " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altppl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601359 ""}  } { { "src/altera_clkgen_0/wrapped_altpll.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altpll.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218601359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_wb_soc picorv32_wb_soc:soc " "Elaborating entity \"picorv32_wb_soc\" for hierarchy \"picorv32_wb_soc:soc\"" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "soc" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_intercon picorv32_wb_soc:soc\|wb_intercon:wb_intercon0 " "Elaborating entity \"wb_intercon\" for hierarchy \"picorv32_wb_soc:soc\|wb_intercon:wb_intercon0\"" {  } { { "wb_intercon.vh" "wb_intercon0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux picorv32_wb_soc:soc\|wb_intercon:wb_intercon0\|wb_mux:wb_mux_picorv32 " "Elaborating entity \"wb_mux\" for hierarchy \"picorv32_wb_soc:soc\|wb_intercon:wb_intercon0\|wb_mux:wb_mux_picorv32\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v" "wb_mux_picorv32" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_mux.v(109) " "Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (3)" {  } { { "src/wb_intercon_1.0/rtl/verilog/wb_mux.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_mux.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218601486 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "wb_sdram_ctrl0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(192) " "Verilog HDL assignment warning at sdram_ctrl.v(192): truncated value with size 32 to match size of target (4)" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218601577 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(203) " "Verilog HDL assignment warning at sdram_ctrl.v(203): truncated value with size 32 to match size of target (3)" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218601578 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port_arbiter picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter " "Elaborating entity \"wb_port_arbiter\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "wb_port_arbiter" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wb_port_arbiter.v(189) " "Verilog HDL assignment warning at wb_port_arbiter.v(189): truncated value with size 32 to match size of target (2)" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218601684 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "wbports\[0\].wb_port" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(381) " "Verilog HDL assignment warning at wb_port.v(381): truncated value with size 32 to match size of target (3)" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218601729 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "bufram" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "dpram_altera.dpram_altera" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218601817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "altsyncram_component" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602403 ""}  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218602403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_urv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_urv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_urv1 " "Found entity 1: altsyncram_urv1" {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218602747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218602747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_urv1 picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated " "Elaborating entity \"altsyncram_urv1\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "wrfifo" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218602814 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_spimemio picorv32_wb_soc:soc\|wb_spimemio:spi0memio " "Elaborating entity \"wb_spimemio\" for hierarchy \"picorv32_wb_soc:soc\|wb_spimemio:spi0memio\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "spi0memio" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 wb_spimemio.v(41) " "Verilog HDL assignment warning at wb_spimemio.v(41): truncated value with size 33 to match size of target (32)" {  } { { "src/wb_spimemio_0/wb_spimemio.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218602906 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 wb_spimemio.v(42) " "Verilog HDL assignment warning at wb_spimemio.v(42): truncated value with size 32 to match size of target (7)" {  } { { "src/wb_spimemio_0/wb_spimemio.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218602906 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ram picorv32_wb_soc:soc\|wb_ram:sram0 " "Elaborating entity \"wb_ram\" for hierarchy \"picorv32_wb_soc:soc\|wb_ram:sram0\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "sram0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_ram_altsyncram picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0 " "Elaborating entity \"wb_ram_altsyncram\" for hierarchy \"picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\"" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "wb_ram_altsyncram.ram0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218602969 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "wb_is_last wb_is_last wb_common.v(9) " "Verilog HDL warning at wb_common.v(9): variable wb_is_last in static task or function wb_is_last may have unintended latch behavior" {  } { { "wb_common.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v" 9 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1756218602970 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "wb_is_last wb_common.v(9) " "Verilog HDL Function Declaration warning at wb_common.v(9): function \"wb_is_last\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "wb_common.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v" 9 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1756218602976 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 wb_ram.v(201) " "Verilog HDL assignment warning at wb_ram.v(201): truncated value with size 32 to match size of target (14)" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218602977 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wb_is_last 0 wb_common.v(9) " "Net \"wb_is_last\" at wb_common.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "wb_common.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1756218602978 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 14" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "altsyncram0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 267 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1756218603019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0 " "Elaborating entity \"altsyncram\" for hierarchy \"picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0\"" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "altsyncram0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0 " "Elaborated megafunction instantiation \"picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0\"" {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0 " "Instantiated megafunction \"picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603053 ""}  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218603053 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 14 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4096 memory words in side A specified but total number of address lines is 14" {  } { { "db/altsyncram_dsf1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_dsf1.tdf" 753 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1756218603390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsf1 " "Found entity 1: altsyncram_dsf1" {  } { { "db/altsyncram_dsf1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_dsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218603391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218603391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsf1 picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0\|altsyncram_dsf1:auto_generated " "Elaborating entity \"altsyncram_dsf1\" for hierarchy \"picorv32_wb_soc:soc\|wb_ram:sram0\|wb_ram_altsyncram:wb_ram_altsyncram.ram0\|altsyncram:altsyncram0\|altsyncram_dsf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_bootrom picorv32_wb_soc:soc\|wb_bootrom:bootrom " "Elaborating entity \"wb_bootrom\" for hierarchy \"picorv32_wb_soc:soc\|wb_bootrom:bootrom\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "bootrom" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603430 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Preloading boot ROM from nmon_picorv32-wb-soc_24MHz_115200.txt wb_bootrom.v(44) " "Verilog HDL Display System Task info at wb_bootrom.v(44): Preloading boot ROM from nmon_picorv32-wb-soc_24MHz_115200.txt" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1756218603432 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "187 0 255 wb_bootrom.v(45) " "Verilog HDL warning at wb_bootrom.v(45): number of words (187) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1756218603440 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wb_bootrom.v(31) " "Net \"mem.data_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1756218603448 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wb_bootrom.v(31) " "Net \"mem.waddr_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1756218603449 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wb_bootrom.v(31) " "Net \"mem.we_a\" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "src/or1k_bootloaders_0.9/wb_bootrom.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1756218603449 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top picorv32_wb_soc:soc\|uart_top:uart16550 " "Elaborating entity \"uart_top\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "uart16550" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb picorv32_wb_soc:soc\|uart_top:uart16550\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_wb:wb_interface\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" "wb_interface" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" "regs" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "transmitter" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" "fifo_tx" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v" "tfifo" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "i_uart_sync_flops" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "receiver" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v" "fifo_rx" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio picorv32_wb_soc:soc\|gpio:gpio0 " "Elaborating entity \"gpio\" for hierarchy \"picorv32_wb_soc:soc\|gpio:gpio0\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "gpio0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_wb picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb " "Elaborating entity \"picorv32_wb\" for hierarchy \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\"" {  } { { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "picorv32_wb" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\"" {  } { { "src/picorv32_0/picorv32.v" "picorv32_core" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218603825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(165) " "Verilog HDL or VHDL warning at picorv32.v(165): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(167) " "Verilog HDL or VHDL warning at picorv32.v(167): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(168) " "Verilog HDL or VHDL warning at picorv32.v(168): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(169) " "Verilog HDL or VHDL warning at picorv32.v(169): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(170) " "Verilog HDL or VHDL warning at picorv32.v(170): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(171) " "Verilog HDL or VHDL warning at picorv32.v(171): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(172) " "Verilog HDL or VHDL warning at picorv32.v(172): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(173) " "Verilog HDL or VHDL warning at picorv32.v(173): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603828 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(359) " "Verilog HDL or VHDL warning at picorv32.v(359): object \"mem_busy\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603829 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(679) " "Verilog HDL or VHDL warning at picorv32.v(679): object \"dbg_rs1val\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603829 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(680) " "Verilog HDL or VHDL warning at picorv32.v(680): object \"dbg_rs2val\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603829 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(681) " "Verilog HDL or VHDL warning at picorv32.v(681): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603829 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(682) " "Verilog HDL or VHDL warning at picorv32.v(682): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603829 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(751) " "Verilog HDL or VHDL warning at picorv32.v(751): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603830 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1163) " "Verilog HDL or VHDL warning at picorv32.v(1163): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1756218603830 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(316) " "Verilog HDL warning at picorv32.v(316): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 316 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603831 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(316) " "Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 316 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1756218603831 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(601) " "Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603836 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(890) " "Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603858 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(894) " "Verilog HDL assignment warning at picorv32.v(894): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603858 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(895) " "Verilog HDL assignment warning at picorv32.v(895): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603858 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(899) " "Verilog HDL assignment warning at picorv32.v(899): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603858 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(900) " "Verilog HDL assignment warning at picorv32.v(900): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603858 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(936) " "Verilog HDL assignment warning at picorv32.v(936): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603859 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(937) " "Verilog HDL assignment warning at picorv32.v(937): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603859 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(938) " "Verilog HDL assignment warning at picorv32.v(938): truncated value with size 6 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603859 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(942) " "Verilog HDL assignment warning at picorv32.v(942): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603859 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(943) " "Verilog HDL assignment warning at picorv32.v(943): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603859 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(947) " "Verilog HDL assignment warning at picorv32.v(947): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(948) " "Verilog HDL assignment warning at picorv32.v(948): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(949) " "Verilog HDL assignment warning at picorv32.v(949): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(957) " "Verilog HDL assignment warning at picorv32.v(957): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(962) " "Verilog HDL assignment warning at picorv32.v(962): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(974) " "Verilog HDL assignment warning at picorv32.v(974): truncated value with size 6 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603860 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1224) " "Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603867 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1229) " "Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603868 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1231) " "Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1231 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603868 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1231) " "Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1231 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603868 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1248) " "Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1248 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603868 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1248) " "Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1248 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603868 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1294) " "Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1294 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603869 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1294) " "Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1294 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1756218603869 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1322) " "Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603870 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1377) " "Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603870 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1399) " "Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (4)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603870 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1401) " "Verilog HDL assignment warning at picorv32.v(1401): truncated value with size 32 to match size of target (4)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603870 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1477) " "Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1477 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603871 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1573) " "Verilog HDL assignment warning at picorv32.v(1573): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603872 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1607) " "Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1607 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603873 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1607) " "Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1607 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603873 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1710) " "Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603873 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1740) " "Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603874 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1816) " "Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1816 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1816) " "Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1816 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1821) " "Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1824) " "Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1824 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1824) " "Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1824 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1829) " "Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218603875 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1839) " "Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1839 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603876 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1839) " "Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1839 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603876 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1864) " "Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1864 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603876 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1864) " "Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1864 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603876 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1881) " "Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1881 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1756218603877 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1881) " "Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 1881 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1756218603877 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_mul picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_mul\" for hierarchy \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_mul:pcpi_mul\"" {  } { { "src/picorv32_0/picorv32.v" "pcpi_mul" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218604026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2221) " "Verilog HDL assignment warning at picorv32.v(2221): truncated value with size 32 to match size of target (7)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218604030 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2229) " "Verilog HDL assignment warning at picorv32.v(2229): truncated value with size 32 to match size of target (7)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218604030 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.v(2243) " "Verilog HDL assignment warning at picorv32.v(2243): truncated value with size 64 to match size of target (32)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218604031 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\"" {  } { { "src/picorv32_0/picorv32.v" "pcpi_div" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218604067 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.v(2408) " "Verilog HDL error at picorv32.v(2408): constant value overflow" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2408 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1756218604069 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.v(2429) " "Verilog HDL assignment warning at picorv32.v(2429): truncated value with size 63 to match size of target (32)" {  } { { "src/picorv32_0/picorv32.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v" 2429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1756218604069 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram0 12 14 " "Port \"address_a\" on the entity instantiation of \"altsyncram0\" is connected to a signal of width 12. The formal width of the signal in the module is 14.  The extra bits will be driven by GND." {  } { { "src/wb_ram_1.0/rtl/verilog/wb_ram.v" "altsyncram0" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v" 267 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1756218604494 "|de1_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_altsyncram:wb_ram_altsyncram.ram0|altsyncram:altsyncram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[31\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[31\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[31\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[30\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[30\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[30\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[29\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[29\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[29\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[28\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[28\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[28\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[27\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[27\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[27\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[26\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[26\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[26\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[25\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[25\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[25\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[24\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[24\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[24\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[23\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[23\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[23\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[22\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[22\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[22\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[21\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[21\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[21\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[20\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[20\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[20\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[19\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[19\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[19\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[18\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[18\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[18\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[17\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[17\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[17\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[16\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[16\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[16\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[15\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[15\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[15\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[14\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[14\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[14\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[13\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[13\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[13\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[12\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[12\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[12\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[11\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[11\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[11\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[10\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[10\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[10\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[9\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[9\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[9\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[8\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_uart0_dat\[8\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_uart0_dat\[8\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[31\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[31\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[31\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[30\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[30\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[30\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[29\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[29\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[29\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[28\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[28\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[28\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[27\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[27\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[27\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[26\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[26\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[26\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[25\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[25\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[25\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[24\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[24\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[24\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[23\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[23\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[23\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[22\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[22\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[22\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[21\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[21\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[21\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[20\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[20\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[20\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[19\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[19\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[19\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[18\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[18\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[18\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[17\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[17\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[17\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[16\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[16\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[16\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[15\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[15\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[15\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[14\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[14\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[14\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[13\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[13\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[13\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[12\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[12\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[12\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[11\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[11\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[11\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[10\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[10\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[10\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[9\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[9\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[9\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[8\] " "Net \"picorv32_wb_soc:soc\|wb_s2m_gpio0_dat\[8\]\" is missing source, defaulting to GND" {  } { { "wb_intercon.vh" "wb_s2m_gpio0_dat\[8\]" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh" 83 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1756218604527 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1756218605706 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1756218605717 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1756218605719 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1756218605721 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" "row_active" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v" 119 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1756218605721 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "mem" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1756218605721 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" "mem" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1756218605721 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1756218605721 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_wb_soc:soc\|wb_bootrom:bootrom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_wb_soc:soc\|wb_bootrom:bootrom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif " "Parameter INIT_FILE set to db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1756218607991 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1756218607991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32_wb_soc:soc\|picorv32_wb:picorv32_wb\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218608235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8h1 " "Found entity 1: altsyncram_v8h1" {  } { { "db/altsyncram_v8h1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_v8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218608613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218608613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_wb_soc:soc\|wb_bootrom:bootrom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"picorv32_wb_soc:soc\|wb_bootrom:bootrom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218608745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_wb_soc:soc\|wb_bootrom:bootrom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"picorv32_wb_soc:soc\|wb_bootrom:bootrom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218608746 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218608746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnb1 " "Found entity 1: altsyncram_pnb1" {  } { { "db/altsyncram_pnb1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_pnb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218609074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218609074 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1756218609089 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/de1-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1756218609092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"picorv32_wb_soc:soc\|uart_top:uart16550\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756218609181 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1756218609181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nf1 " "Found entity 1: altsyncram_0nf1" {  } { { "db/altsyncram_0nf1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_0nf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756218609509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756218609509 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1756218610292 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1756218610611 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1756218610611 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1756218610611 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1756218610611 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v" 170 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v" 179 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 457 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 857 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 673 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 662 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 289 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 493 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 665 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v" 654 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" 111 -1 0 } } { "src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1756218610748 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1756218610748 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 4 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218612873 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1756218612873 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n_pad_o GND " "Pin \"sdram_cs_n_pad_o\" is stuck at GND" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756218612873 "|de1_picorv32_wb_soc|sdram_cs_n_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke_pad_o VCC " "Pin \"sdram_cke_pad_o\" is stuck at VCC" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756218612873 "|de1_picorv32_wb_soc|sdram_cke_pad_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756218612873 "|de1_picorv32_wb_soc|UART_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1756218612873 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1756218625638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/output_files/de1-picorv32-wb-soc_0.map.smsg " "Generated suppressed messages file /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/output_files/de1-picorv32-wb-soc_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1756218626198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1756218627060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218627060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756218627949 "|de1_picorv32_wb_soc|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1756218627949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7332 " "Implemented 7332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1756218627949 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1756218627949 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1756218627949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7074 " "Implemented 7074 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1756218627949 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1756218627949 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1756218627949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1756218627949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2047 " "Peak virtual memory: 2047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1756218628024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 26 14:30:28 2025 " "Processing ended: Tue Aug 26 14:30:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1756218628024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1756218628024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1756218628024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1756218628024 ""}
