$comment
	File created using the following command:
		vcd file Lab1.msim.vcd -direction
$end
$date
	Sun Sep 17 20:40:03 2017
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module Lab1_vlg_vec_tst $end
$var reg 6 ! SW [5:0] $end
$var wire 1 " LEDR [1] $end
$var wire 1 # LEDR [0] $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + SW[4]~input_o $end
$var wire 1 , SW[3]~input_o $end
$var wire 1 - SW[5]~input_o $end
$var wire 1 . inst7~0_combout $end
$var wire 1 / SW[2]~input_o $end
$var wire 1 0 SW[0]~input_o $end
$var wire 1 1 SW[1]~input_o $end
$var wire 1 2 inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0#
0"
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
01
02
$end
#10000
b1 !
b1001 !
10
1,
12
1#
#30000
b1011 !
b11011 !
11
1+
02
0#
#50000
b11111 !
b111111 !
b111110 !
b110110 !
00
1/
0,
1-
1.
12
1#
1"
#70000
b110100 !
b100100 !
01
0+
02
0#
#90000
b100000 !
b0 !
0/
0-
0.
0"
#200000
