# CPU RISC-V pipeline

The aim of a project is to create RISCV-like (RV64) in-order CPU pipeline in `System Verilog` language, using [Verilator](https://github.com/verilator). Also cosimulation with functional RISC-V simulator (authored by me) is supposed to be.

![CPU RISCV pipeline](docs/RISC-V%20pipeline.png)
