Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 26 16:34:27 2022
| Host         : TrimlessPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PingPong_timing_summary_routed.rpt -pb PingPong_timing_summary_routed.pb -rpx PingPong_timing_summary_routed.rpx -warn_on_violation
| Design       : PingPong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       93          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
SYNTH-13   Warning           combinational multiplier                                          1           
TIMING-16  Warning           Large setup violation                                             31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_2/game_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.562      -39.966                     31                  213        0.129        0.000                      0                  213        3.000        0.000                       0                   108  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.562      -39.966                     31                  213        0.129        0.000                      0                  213        4.196        0.000                       0                   104  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst/inst/clk_in1
  To Clock:  inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack       -1.562ns,  Total Violation      -39.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.426     6.330    inst_2/CrazySpinCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[28]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.426     6.330    inst_2/CrazySpinCNT_reg[28]
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[29]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.426     6.330    inst_2/CrazySpinCNT_reg[29]
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[30]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X58Y78         FDRE (Setup_fdre_C_R)       -0.426     6.330    inst_2/CrazySpinCNT_reg[30]
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[21]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.335     6.421    inst_2/CrazySpinCNT_reg[21]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[22]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.335     6.421    inst_2/CrazySpinCNT_reg[22]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[23]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.335     6.421    inst_2/CrazySpinCNT_reg[23]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.471ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 6.659ns (64.633%)  route 3.644ns (35.367%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.458 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          1.027     7.891    inst_2/clear
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497     6.458    inst_2/clk_out1
    SLICE_X59Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[4]/C
                         clock pessimism              0.506     6.964    
                         clock uncertainty           -0.208     6.756    
    SLICE_X59Y78         FDRE (Setup_fdre_C_R)       -0.335     6.421    inst_2/CrazySpinCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 -1.471    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.100ns  (logic 6.659ns (65.928%)  route 3.441ns (34.072%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.456 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          0.824     7.689    inst_2/clear
    SLICE_X61Y77         FDRE                                         r  inst_2/CrazySpinCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.495     6.456    inst_2/clk_out1
    SLICE_X61Y77         FDRE                                         r  inst_2/CrazySpinCNT_reg[5]/C
                         clock pessimism              0.506     6.962    
                         clock uncertainty           -0.208     6.754    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.335     6.419    inst_2/CrazySpinCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 inst_2/MovTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/CrazySpinCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.100ns  (logic 6.659ns (65.928%)  route 3.441ns (34.072%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.456 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.610    -2.411    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  inst_2/MovTemp_reg[1]/Q
                         net (fo=7, routed)           0.479    -1.415    inst_2/MovTemp_reg_n_0_[1]
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    -1.291 r  inst_2/CrazySpinCNT2_i_1/O
                         net (fo=1, routed)           0.555    -0.736    inst_2/B[4]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656     2.920 r  inst_2/CrazySpinCNT2/P[3]
                         net (fo=3, routed)           0.864     3.785    inst_2/CrazySpinCNT2_n_102
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.422 r  inst_2/CrazySpinCNT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.422    inst_2/CrazySpinCNT0_carry_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  inst_2/CrazySpinCNT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.539    inst_2/CrazySpinCNT0_carry_i_9_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.656 r  inst_2/CrazySpinCNT0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.656    inst_2/CrazySpinCNT0_carry__0_i_10_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.773 r  inst_2/CrazySpinCNT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.773    inst_2/CrazySpinCNT0_carry__0_i_9_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.890 r  inst_2/CrazySpinCNT0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.890    inst_2/CrazySpinCNT0_carry__1_i_10_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.007 r  inst_2/CrazySpinCNT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.007    inst_2/CrazySpinCNT0_carry__1_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.124 r  inst_2/CrazySpinCNT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.124    inst_2/CrazySpinCNT0_carry__2_i_10_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.378 f  inst_2/CrazySpinCNT0_carry__2_i_9/CO[0]
                         net (fo=2, routed)           0.719     6.097    inst_2/CrazySpinCNT0_carry__2_i_9_n_3
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.367     6.464 r  inst_2/CrazySpinCNT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.464    inst_2/CrazySpinCNT0_carry__2_i_5_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.865 r  inst_2/CrazySpinCNT0_carry__2/CO[3]
                         net (fo=31, routed)          0.824     7.689    inst_2/clear
    SLICE_X61Y77         FDRE                                         r  inst_2/CrazySpinCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.495     6.456    inst_2/clk_out1
    SLICE_X61Y77         FDRE                                         r  inst_2/CrazySpinCNT_reg[6]/C
                         clock pessimism              0.506     6.962    
                         clock uncertainty           -0.208     6.754    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.335     6.419    inst_2/CrazySpinCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 -1.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.853    inst_1/clk_out1
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  inst_1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.077    -0.635    inst_1/vcount_reg[0]
    SLICE_X34Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.590 r  inst_1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.590    inst_1/p_0_in__2[5]
    SLICE_X34Y70         FDRE                                         r  inst_1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -1.281    inst_1/clk_out1
    SLICE_X34Y70         FDRE                                         r  inst_1/vcount_reg[5]/C
                         clock pessimism              0.441    -0.840    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.121    -0.719    inst_1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.566    -0.848    inst_1/clk_out1
    SLICE_X36Y85         FDRE                                         r  inst_1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  inst_1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.110    -0.597    inst_1/hcount_reg[1]
    SLICE_X37Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.552 r  inst_1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.552    inst_1/p_0_in__1[4]
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.836    -1.275    inst_1/clk_out1
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[4]/C
                         clock pessimism              0.440    -0.835    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.743    inst_1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.864%)  route 0.187ns (50.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.562    -0.852    inst_1/clk_out1
    SLICE_X32Y70         FDRE                                         r  inst_1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  inst_1/vcount_reg[4]/Q
                         net (fo=7, routed)           0.187    -0.524    inst_1/vcount_reg[4]
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.479 r  inst_1/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    inst_1/p_0_in__2[6]
    SLICE_X34Y70         FDRE                                         r  inst_1/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -1.281    inst_1/clk_out1
    SLICE_X34Y70         FDRE                                         r  inst_1/vcount_reg[6]/C
                         clock pessimism              0.463    -0.818    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.120    -0.698    inst_1/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.773%)  route 0.147ns (44.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.566    -0.848    inst_1/clk_out1
    SLICE_X35Y85         FDRE                                         r  inst_1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  inst_1/hcount_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.559    inst_1/hcount_reg[2]
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.514 r  inst_1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    inst_1/hcount[5]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.836    -1.275    inst_1/clk_out1
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[5]/C
                         clock pessimism              0.442    -0.833    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.741    inst_1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.564    -0.850    inst_1/clk_out1
    SLICE_X38Y85         FDRE                                         r  inst_1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  inst_1/hcount_reg[8]/Q
                         net (fo=8, routed)           0.150    -0.536    inst_1/hcount_reg[8]
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.045    -0.491 r  inst_1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    inst_1/p_0_in__1[9]
    SLICE_X38Y85         FDRE                                         r  inst_1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.835    -1.276    inst_1/clk_out1
    SLICE_X38Y85         FDRE                                         r  inst_1/hcount_reg[9]/C
                         clock pessimism              0.426    -0.850    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.121    -0.729    inst_1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_1/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/curr_y_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.888%)  route 0.175ns (48.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.564    -0.850    inst_1/clk_out1
    SLICE_X36Y82         FDRE                                         r  inst_1/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  inst_1/curr_y_r_reg[0]/Q
                         net (fo=20, routed)          0.175    -0.534    inst_1/curr_y_r_reg[10]_1[0]
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.048    -0.486 r  inst_1/curr_y_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    inst_1/curr_y_r[2]_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  inst_1/curr_y_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.834    -1.277    inst_1/clk_out1
    SLICE_X35Y83         FDRE                                         r  inst_1/curr_y_r_reg[2]/C
                         clock pessimism              0.442    -0.835    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)         0.105    -0.730    inst_1/curr_y_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.284%)  route 0.157ns (45.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.853    inst_1/clk_out1
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.712 f  inst_1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.157    -0.555    inst_1/vcount_reg[0]
    SLICE_X35Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.510 r  inst_1/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.510    inst_1/vcount[0]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -1.281    inst_1/clk_out1
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[0]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.092    -0.761    inst_1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.126%)  route 0.158ns (45.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.561    -0.853    inst_1/clk_out1
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  inst_1/vcount_reg[0]/Q
                         net (fo=10, routed)          0.158    -0.554    inst_1/vcount_reg[0]
    SLICE_X35Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.509 r  inst_1/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.509    inst_1/vcount[1]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.830    -1.281    inst_1/clk_out1
    SLICE_X35Y70         FDRE                                         r  inst_1/vcount_reg[1]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.091    -0.762    inst_1/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 inst_1/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.566    -0.848    inst_1/clk_out1
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  inst_1/hcount_reg[10]/Q
                         net (fo=6, routed)           0.179    -0.527    inst_1/hcount_reg[10]
    SLICE_X37Y85         LUT4 (Prop_lut4_I0_O)        0.042    -0.485 r  inst_1/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.485    inst_1/p_0_in__1[10]
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.836    -1.275    inst_1/clk_out1
    SLICE_X37Y85         FDRE                                         r  inst_1/hcount_reg[10]/C
                         clock pessimism              0.427    -0.848    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.105    -0.743    inst_1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_2/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.562    -0.852    inst_2/clk_out1
    SLICE_X53Y89         FDRE                                         r  inst_2/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  inst_2/clk_div_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.594    inst_2/clk_div_reg_n_0_[12]
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.486 r  inst_2/clk_div0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.486    inst_2/data0[12]
    SLICE_X53Y89         FDRE                                         r  inst_2/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -1.279    inst_2/clk_out1
    SLICE_X53Y89         FDRE                                         r  inst_2/clk_div_reg[12]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.105    -0.747    inst_2/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X30Y81     inst_1/curr_x_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X31Y82     inst_1/curr_x_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X31Y81     inst_1/curr_x_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y81     inst_1/curr_x_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y81     inst_1/curr_x_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X30Y81     inst_1/curr_x_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y81     inst_1/curr_x_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y82     inst_1/curr_x_r_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y81     inst_1/curr_x_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y81     inst_1/curr_x_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y82     inst_1/curr_x_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y82     inst_1/curr_x_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y81     inst_1/curr_x_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y81     inst_1/curr_x_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y81     inst_1/curr_x_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y81     inst_1/curr_x_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y82     inst_1/curr_x_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y82     inst_1/curr_x_r_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y81     inst_1/curr_x_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X31Y81     inst_1/curr_x_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y81     inst_1/curr_x_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.402ns  (logic 5.854ns (33.641%)  route 11.548ns (66.359%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.118     7.942 r  inst_1/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.723    13.665    pix_b_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.737    17.402 r  pix_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.402    pix_r[2]
    C5                                                                r  pix_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.078ns  (logic 5.871ns (34.374%)  route 11.208ns (65.626%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.118     7.942 r  inst_1/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.383    13.325    pix_b_OBUF[2]
    D8                   OBUF (Prop_obuf_I_O)         3.754    17.078 r  pix_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.078    pix_b[3]
    D8                                                                r  pix_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.944ns  (logic 5.661ns (33.411%)  route 11.283ns (66.589%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 r  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 r  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 r  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 r  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 r  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.909     7.994    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.118 r  inst_1/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.288    13.406    pix_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    16.944 r  pix_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.944    pix_g[0]
    C6                                                                r  pix_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.921ns  (logic 5.670ns (33.509%)  route 11.251ns (66.491%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.948 r  inst_1/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           5.426    13.374    pix_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    16.921 r  pix_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.921    pix_b[0]
    B7                                                                r  pix_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.788ns  (logic 5.669ns (33.770%)  route 11.119ns (66.230%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 r  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 r  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 r  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 r  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 r  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.909     7.994    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.118 r  inst_1/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.124    13.242    pix_g_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.788 r  pix_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.788    pix_g[3]
    A6                                                                r  pix_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.732ns  (logic 5.674ns (33.914%)  route 11.057ns (66.086%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.948 r  inst_1/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           5.232    13.180    pix_b_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    16.732 r  pix_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.732    pix_b[1]
    C7                                                                r  pix_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.698ns  (logic 5.842ns (34.989%)  route 10.856ns (65.011%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.118     7.942 r  inst_1/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.031    12.973    pix_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.725    16.698 r  pix_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.698    pix_b[2]
    D7                                                                r  pix_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.669ns  (logic 5.669ns (34.011%)  route 11.000ns (65.989%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 r  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 r  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 r  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 r  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 r  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.909     7.994    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.118 r  inst_1/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.005    13.123    pix_g_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.669 r  pix_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.669    pix_g[2]
    B6                                                                r  pix_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.661ns  (logic 5.668ns (34.017%)  route 10.994ns (65.983%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 r  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 r  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 r  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 r  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 r  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.909     7.994    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.118 r  inst_1/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.999    13.117    pix_g_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    16.661 r  pix_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.661    pix_g[1]
    A5                                                                r  pix_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pix_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.519ns  (logic 5.671ns (34.332%)  route 10.848ns (65.668%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[5]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blkpos_y_reg[5]/Q
                         net (fo=12, routed)          1.688     2.144    inst_1/blk_r3_inferred__1/i__carry__1_0[5]
    SLICE_X30Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.268 r  inst_1/i__carry__0_i_3__6/O
                         net (fo=1, routed)           0.000     2.268    inst_2/pix_r_OBUF[3]_inst_i_30_1[1]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.801 r  inst_2/blk_r4_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.801    inst_2/blk_r4_inferred__2/i__carry__0_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.020 f  inst_2/blk_r4_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.975     3.995    inst_2/blk_r4_inferred__2/i__carry__1_n_7
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.295     4.290 f  inst_2/pix_r_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.025     5.315    inst_2/pix_r_OBUF[3]_inst_i_31_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I4_O)        0.124     5.439 f  inst_2/pix_r_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.444     5.883    inst_2/pix_r_OBUF[3]_inst_i_22_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.007 f  inst_2/pix_r_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.954     6.961    inst_1/pix_r_OBUF[1]_inst_i_1_2
    SLICE_X33Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.085 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     7.824    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.948 r  inst_1/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           5.023    12.971    pix_b_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    16.519 r  pix_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.519    pix_r[1]
    B4                                                                r  pix_r[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_2/BallCurr_x_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            inst_2/BallCurr_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.151%)  route 0.164ns (46.849%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDSE                         0.000     0.000 r  inst_2/BallCurr_x_reg[9]/C
    SLICE_X36Y75         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  inst_2/BallCurr_x_reg[9]/Q
                         net (fo=11, routed)          0.164     0.305    inst_2/BallCurr_x_reg[10]_0[9]
    SLICE_X36Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.350 r  inst_2/BallCurr_x[10]_i_1/O
                         net (fo=1, routed)           0.000     0.350    inst_2/BallCurr_x[10]_i_1_n_0
    SLICE_X36Y76         FDRE                                         r  inst_2/BallCurr_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE                         0.000     0.000 r  clk_div_reg[0]/C
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_div_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    clk_div_reg_n_0_[0]
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  clk_div[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    clk_div[0]
    SLICE_X47Y78         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/LScore_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/LScore_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.227ns (64.503%)  route 0.125ns (35.497%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  inst_2/LScore_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_2/LScore_reg[4]/Q
                         net (fo=9, routed)           0.125     0.253    inst_2/LScore_reg[4]
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.099     0.352 r  inst_2/LScore[5]_i_2/O
                         net (fo=1, routed)           0.000     0.352    inst_2/p_0_in__0[5]
    SLICE_X31Y85         FDRE                                         r  inst_2/LScore_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/BallCurr_x_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.968%)  route 0.212ns (60.032%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE                         0.000     0.000 r  reset_reg/C
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_reg/Q
                         net (fo=39, routed)          0.212     0.353    inst_2/reset
    SLICE_X36Y76         FDRE                                         r  inst_2/BallCurr_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/BallCurr_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/BallCurr_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE                         0.000     0.000 r  inst_2/BallCurr_x_reg[8]/C
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_2/BallCurr_x_reg[8]/Q
                         net (fo=11, routed)          0.170     0.311    inst_2/BallCurr_x_reg[10]_0[8]
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.045     0.356 r  inst_2/BallCurr_x[8]_i_1/O
                         net (fo=1, routed)           0.000     0.356    inst_2/BallCurr_x[8]_i_1_n_0
    SLICE_X37Y73         FDRE                                         r  inst_2/BallCurr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blkpos_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.182%)  route 0.170ns (47.818%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE                         0.000     0.000 r  blkpos_x_reg[1]/C
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blkpos_x_reg[1]/Q
                         net (fo=14, routed)          0.170     0.311    blkpos_x[1]
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.356 r  blkpos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    blkpos_x[2]_i_1_n_0
    SLICE_X28Y72         FDRE                                         r  blkpos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blkpos_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE                         0.000     0.000 r  blkpos_y_reg[7]/C
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blkpos_y_reg[7]/Q
                         net (fo=8, routed)           0.173     0.314    blkpos_y[7]
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.045     0.359 r  blkpos_y[7]_i_1/O
                         net (fo=1, routed)           0.000     0.359    blkpos_y[7]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  blkpos_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/BallCurr_x_reg[6]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.716%)  route 0.223ns (61.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE                         0.000     0.000 r  reset_reg/C
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_reg/Q
                         net (fo=39, routed)          0.223     0.364    inst_2/reset
    SLICE_X36Y75         FDSE                                         r  inst_2/BallCurr_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/BallCurr_x_reg[9]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.716%)  route 0.223ns (61.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE                         0.000     0.000 r  reset_reg/C
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_reg/Q
                         net (fo=39, routed)          0.223     0.364    inst_2/reset
    SLICE_X36Y75         FDSE                                         r  inst_2/BallCurr_x_reg[9]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blkpos_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blkpos_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE                         0.000     0.000 r  blkpos_y_reg[2]/C
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blkpos_y_reg[2]/Q
                         net (fo=12, routed)          0.180     0.321    blkpos_y[2]
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.366 r  blkpos_y[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    blkpos_y[2]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  blkpos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.686ns  (logic 6.833ns (38.635%)  route 10.853ns (61.365%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.652    15.281    inst_2/OppPosY
    SLICE_X41Y77         FDRE                                         r  inst_2/OppPosY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.686ns  (logic 6.833ns (38.635%)  route 10.853ns (61.365%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.652    15.281    inst_2/OppPosY
    SLICE_X41Y77         FDRE                                         r  inst_2/OppPosY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.686ns  (logic 6.833ns (38.635%)  route 10.853ns (61.365%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.652    15.281    inst_2/OppPosY
    SLICE_X41Y77         FDRE                                         r  inst_2/OppPosY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.686ns  (logic 6.833ns (38.635%)  route 10.853ns (61.365%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.652    15.281    inst_2/OppPosY
    SLICE_X41Y77         FDSE                                         r  inst_2/OppPosY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.545ns  (logic 6.833ns (38.946%)  route 10.712ns (61.054%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.512    15.141    inst_2/OppPosY
    SLICE_X41Y78         FDRE                                         r  inst_2/OppPosY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.545ns  (logic 6.833ns (38.946%)  route 10.712ns (61.054%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.512    15.141    inst_2/OppPosY
    SLICE_X41Y78         FDRE                                         r  inst_2/OppPosY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.545ns  (logic 6.833ns (38.946%)  route 10.712ns (61.054%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.512    15.141    inst_2/OppPosY
    SLICE_X41Y78         FDSE                                         r  inst_2/OppPosY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.545ns  (logic 6.833ns (38.946%)  route 10.712ns (61.054%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.336    14.327    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.302    14.629 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.512    15.141    inst_2/OppPosY
    SLICE_X41Y78         FDSE                                         r  inst_2/OppPosY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.509ns  (logic 6.833ns (39.025%)  route 10.676ns (60.975%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT2=1 LUT3=3 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.617    -2.404    inst_2/clk_out1
    SLICE_X61Y79         FDRE                                         r  inst_2/CrazySpinCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.419    -1.985 r  inst_2/CrazySpinCNT_reg[1]/Q
                         net (fo=33, routed)          1.997     0.012    inst_2/CrazySpinCNT_reg[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.325     0.337 r  inst_2/OppPosY2_carry__0_i_3/O
                         net (fo=10, routed)          1.472     1.809    inst_2/OppPosY2_carry__0_i_3_n_0
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.326     2.135 r  inst_2/OppPosY2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.135    inst_2/OppPosY2_carry__0_i_7_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.668 r  inst_2/OppPosY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.668    inst_2/OppPosY2_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  inst_2/OppPosY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.785    inst_2/OppPosY2_carry__1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  inst_2/OppPosY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.902    inst_2/OppPosY2_carry__2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  inst_2/OppPosY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.019    inst_2/OppPosY2_carry__3_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.342 r  inst_2/OppPosY2_carry__4/O[1]
                         net (fo=2, routed)           1.126     4.468    inst_2/OppPosY2_carry__4_n_6
    SLICE_X56Y78         LUT3 (Prop_lut3_I1_O)        0.339     4.807 r  inst_2/OppPosY2__220_carry__3_i_4/O
                         net (fo=2, routed)           1.002     5.809    inst_2/OppPosY2__220_carry__3_i_4_n_0
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.355     6.164 r  inst_2/OppPosY2__220_carry__3_i_8/O
                         net (fo=1, routed)           0.000     6.164    inst_2/OppPosY2__220_carry__3_i_8_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.677 r  inst_2/OppPosY2__220_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.677    inst_2/OppPosY2__220_carry__3_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.896 r  inst_2/OppPosY2__220_carry__4/O[0]
                         net (fo=2, routed)           0.727     7.623    inst_2/OppPosY2__220_carry__4_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.321     7.944 r  inst_2/OppPosY2__285_carry__1_i_3/O
                         net (fo=2, routed)           1.082     9.026    inst_2/OppPosY2__285_carry__1_i_3_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.326     9.352 r  inst_2/OppPosY2__285_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.352    inst_2/OppPosY2__285_carry__1_i_7_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.902 r  inst_2/OppPosY2__285_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.902    inst_2/OppPosY2__285_carry__1_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.124 f  inst_2/OppPosY2__285_carry__2/O[0]
                         net (fo=1, routed)           0.642    10.766    inst_2/OppPosY2__285_carry__2_n_7
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.299    11.065 r  inst_2/OppPosY2__314_carry_i_2/O
                         net (fo=1, routed)           0.000    11.065    inst_2/OppPosY2__314_carry_i_2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.292 r  inst_2/OppPosY2__314_carry/O[1]
                         net (fo=1, routed)           0.816    12.108    inst_2/OppPosY2__314_carry_n_6
    SLICE_X52Y80         LUT2 (Prop_lut2_I1_O)        0.303    12.411 r  inst_2/OppPosY2__319_carry_i_2/O
                         net (fo=1, routed)           0.000    12.411    inst_2/OppPosY2__319_carry_i_2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.991 r  inst_2/OppPosY2__319_carry/O[2]
                         net (fo=2, routed)           1.144    14.135    inst_2/OppPosY2__319_carry_n_5
    SLICE_X42Y79         LUT6 (Prop_lut6_I4_O)        0.302    14.437 r  inst_2/OppPosY[10]_i_1/O
                         net (fo=11, routed)          0.667    15.105    inst_2/OppPosY[10]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  inst_2/OppPosY_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_1/curr_y_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.468ns  (logic 5.942ns (34.018%)  route 11.526ns (65.982%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.631    -2.390    inst_1/clk_out1
    SLICE_X36Y82         FDRE                                         r  inst_1/curr_y_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.934 r  inst_1/curr_y_r_reg[0]/Q
                         net (fo=20, routed)          1.532    -0.403    inst_1/curr_y_r_reg[10]_1[0]
    SLICE_X34Y78         LUT2 (Prop_lut2_I0_O)        0.124    -0.279 r  inst_1/blk_r3_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.279    inst_2/pix_r_OBUF[3]_inst_i_27_1[0]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.234 r  inst_2/blk_r3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.234    inst_2/blk_r3_carry_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.549 r  inst_2/blk_r3_carry__0/O[3]
                         net (fo=1, routed)           1.007     1.556    inst_1/pix_r_OBUF[3]_inst_i_27_1[0]
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.307     1.863 r  inst_1/pix_r_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           0.930     2.793    inst_2/pix_r_OBUF[3]_inst_i_12_0
    SLICE_X35Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.917 f  inst_2/pix_r_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.582     3.499    inst_1/pix_r_OBUF[3]_inst_i_4_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.623 f  inst_1/pix_r_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           1.014     4.637    inst_1/pix_r_OBUF[3]_inst_i_12_n_0
    SLICE_X33Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.761 f  inst_1/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.739     5.499    inst_1/pix_r_OBUF[3]_inst_i_4_n_0
    SLICE_X35Y84         LUT3 (Prop_lut3_I2_O)        0.118     5.617 r  inst_1/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.723    11.340    pix_b_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.737    15.077 r  pix_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.077    pix_r[2]
    C5                                                                r  pix_r[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_2/MovTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/moveUP_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.391ns  (logic 0.518ns (37.234%)  route 0.873ns (62.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.492    -2.939    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.418    -2.521 f  inst_2/MovTemp_reg[2]/Q
                         net (fo=8, routed)           0.873    -1.648    inst_2/MovTemp_reg_n_0_[2]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.100    -1.548 r  inst_2/moveUP[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.548    inst_2/moveUP[0]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  inst_2/moveUP_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/MovTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/moveLEFT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.552ns  (logic 0.467ns (30.096%)  route 1.085ns (69.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.492    -2.939    inst_2/clk_out1
    SLICE_X59Y75         FDRE                                         r  inst_2/MovTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.367    -2.572 f  inst_2/MovTemp_reg[3]/Q
                         net (fo=7, routed)           1.085    -1.488    inst_2/p_0_in0
    SLICE_X42Y75         LUT5 (Prop_lut5_I0_O)        0.100    -1.388 r  inst_2/moveLEFT[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.388    inst_2/moveLEFT[0]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  inst_2/moveLEFT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/MovTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/moveDOWN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.574ns  (logic 0.518ns (32.903%)  route 1.056ns (67.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.492    -2.939    inst_2/clk_out1
    SLICE_X58Y75         FDRE                                         r  inst_2/MovTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.418    -2.521 f  inst_2/MovTemp_reg[2]/Q
                         net (fo=8, routed)           1.056    -1.465    inst_2/MovTemp_reg_n_0_[2]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.100    -1.365 r  inst_2/moveDOWN[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.365    inst_2/moveDOWN[0]_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  inst_2/moveDOWN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/MovTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/moveRIGHT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.649ns  (logic 0.752ns (28.391%)  route 1.897ns (71.609%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.494    -2.937    inst_2/clk_out1
    SLICE_X59Y76         FDRE                                         r  inst_2/MovTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.367    -2.570 f  inst_2/MovTemp_reg[0]/Q
                         net (fo=9, routed)           1.168    -1.403    inst_2/MovTemp_reg_n_0_[0]
    SLICE_X42Y75         LUT4 (Prop_lut4_I0_O)        0.121    -1.282 f  inst_2/moveRIGHT[0]_i_2/O
                         net (fo=1, routed)           0.729    -0.553    inst_2/moveRIGHT[0]_i_2_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.264    -0.289 r  inst_2/moveRIGHT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    inst_2/moveRIGHT[0]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  inst_2/moveRIGHT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.948ns  (logic 1.085ns (36.805%)  route 1.863ns (63.195%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.183     0.014    inst_2/OppPosY
    SLICE_X42Y79         FDRE                                         r  inst_2/OppPosY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.085ns (35.293%)  route 1.989ns (64.707%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.309     0.140    inst_2/OppPosY
    SLICE_X41Y79         FDRE                                         r  inst_2/OppPosY_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.085ns (35.293%)  route 1.989ns (64.707%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.309     0.140    inst_2/OppPosY
    SLICE_X41Y79         FDRE                                         r  inst_2/OppPosY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.202ns  (logic 1.085ns (33.885%)  route 2.117ns (66.115%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.437     0.268    inst_2/OppPosY
    SLICE_X41Y78         FDRE                                         r  inst_2/OppPosY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.202ns  (logic 1.085ns (33.885%)  route 2.117ns (66.115%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.437     0.268    inst_2/OppPosY
    SLICE_X41Y78         FDRE                                         r  inst_2/OppPosY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_2/CrazySpinCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            inst_2/OppPosY_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.202ns  (logic 1.085ns (33.885%)  route 2.117ns (66.115%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    -2.934    inst_2/clk_out1
    SLICE_X58Y78         FDRE                                         r  inst_2/CrazySpinCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.418    -2.516 r  inst_2/CrazySpinCNT_reg[0]/Q
                         net (fo=28, routed)          1.127    -1.390    inst_2/CrazySpinCNT_reg[0]
    SLICE_X52Y80         LUT2 (Prop_lut2_I0_O)        0.100    -1.290 r  inst_2/OppPosY2__319_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.290    inst_2/OppPosY2__319_carry_i_3_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.323    -0.967 r  inst_2/OppPosY2__319_carry/O[1]
                         net (fo=2, routed)           0.554    -0.413    inst_2/OppPosY2__319_carry_n_6
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.244    -0.169 r  inst_2/OppPosY[10]_i_2/O
                         net (fo=11, routed)          0.437     0.268    inst_2/OppPosY
    SLICE_X41Y78         FDSE                                         r  inst_2/OppPosY_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     35.000    35.000 f  
    E3                   IBUF                         0.000    35.000 f  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480    35.480    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    32.317 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    32.861    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    32.890 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    33.713    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_2/LScore_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/bg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 1.444ns (30.895%)  route 3.230ns (69.105%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  inst_2/LScore_reg[4]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  inst_2/LScore_reg[4]/Q
                         net (fo=9, routed)           0.967     1.386    inst_2/LScore_reg[4]
    SLICE_X30Y85         LUT5 (Prop_lut5_I1_O)        0.325     1.711 r  inst_2/bg_r[1]_i_53/O
                         net (fo=2, routed)           0.620     2.331    inst_2/bg_r[1]_i_53_n_0
    SLICE_X30Y84         LUT6 (Prop_lut6_I5_O)        0.328     2.659 r  inst_2/bg_r[1]_i_30/O
                         net (fo=1, routed)           0.680     3.339    inst_2/bg_r[1]_i_30_n_0
    SLICE_X30Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.463 f  inst_2/bg_r[1]_i_13/O
                         net (fo=1, routed)           0.296     3.759    inst_1/bg_r_reg[1]_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  inst_1/bg_r[1]_i_4/O
                         net (fo=1, routed)           0.667     4.550    inst_1/bg_r[1]_i_4_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I3_O)        0.124     4.674 r  inst_1/bg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     4.674    inst_2/bg_r_reg[1]_0
    SLICE_X32Y84         FDRE                                         r  inst_2/bg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         1.514    -2.917    inst_2/clk_out1
    SLICE_X32Y84         FDRE                                         r  inst_2/bg_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_2/RScore_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_2/bg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.337ns (42.764%)  route 0.451ns (57.236%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE                         0.000     0.000 r  inst_2/RScore_reg[4]/C
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  inst_2/RScore_reg[4]/Q
                         net (fo=9, routed)           0.175     0.323    inst_2/RScore_reg[4]
    SLICE_X33Y84         LUT6 (Prop_lut6_I2_O)        0.099     0.422 f  inst_2/bg_r[1]_i_20/O
                         net (fo=1, routed)           0.174     0.596    inst_2/bg_r[1]_i_20_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.641 r  inst_2/bg_r[1]_i_6/O
                         net (fo=1, routed)           0.102     0.743    inst_1/bg_r_reg[1]
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.788 r  inst_1/bg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.788    inst_2/bg_r_reg[1]_0
    SLICE_X32Y84         FDRE                                         r  inst_2/bg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=102, routed)         0.836    -1.275    inst_2/clk_out1
    SLICE_X32Y84         FDRE                                         r  inst_2/bg_r_reg[1]/C





