#Start recording tcl command: 6/6/2025 15:27:03
#Project Location: D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2; Project name: media_aritmetica
prj_project open "D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex2/media_aritmetica.ldf"
prj_project close
#Stop recording: 6/6/2025 15:32:11
