# compile vhdl design source files
vhdl xil_defaultlib  "../../../prova.srcs/sources_1/new/cmp.vhd"
vhdl xil_defaultlib  "../../../prova.srcs/sources_1/new/contador8.vhd"
vhdl xil_defaultlib  "../../../prova.srcs/sources_1/new/fsm.vhd"
vhdl xil_defaultlib  "../../../prova.srcs/sources_1/new/operacional.vhd"
vhdl xil_defaultlib  "../../../prova.srcs/sources_1/new/toplevel.vhd"
vhdl xil_defaultlib  "../../../prova.srcs/sim_1/new/toplevel_tb.vhd"

# Do not sort compile order
nosort
