Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Projetos_Altera/Topicos_II/Caldeira/ --output-directory=C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/ --report-file=bsf:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.qsys
Progress: Loading Caldeira/CPU_NIOS.qsys
Progress: Reading input file
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_NIOS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_NIOS.sysid: Time stamp will be automatically updated when this component is generated.
Info: CPU_NIOS.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Projetos_Altera/Topicos_II/Caldeira/ --output-directory=C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.html --report-file=sopcinfo:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.sopcinfo --report-file=cmp:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.cmp --report-file=qip:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/CPU_NIOS.qip --report-file=svd --report-file=regmap:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/CPU_NIOS.regmap --report-file=debuginfo:C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/CPU_NIOS.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS.qsys --language=VHDL
Progress: Loading Caldeira/CPU_NIOS.qsys
Progress: Reading input file
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_NIOS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_NIOS.sysid: Time stamp will be automatically updated when this component is generated.
Info: CPU_NIOS.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU_NIOS: Generating CPU_NIOS "CPU_NIOS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_traffic_limiter_transform: After transform: 40 modules, 200 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 240 connections
Info: limiter_update_transform: After transform: 55 modules, 242 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 57 modules, 298 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 30 connections
Info: merlin_mm_transform: After transform: 8 modules, 30 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 34 connections
Info: reset_adaptation_transform: After transform: 11 modules, 36 connections
Info: cpu: Starting RTL generation for module 'CPU_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CPU_NIOS_cpu --dir=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0001_cpu_gen//CPU_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.10.26 13:46:59 (*) Starting Nios II generation
Info: cpu: # 2016.10.26 13:46:59 (*)   Checking for plaintext license.
Info: cpu: # 2016.10.26 13:47:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2016.10.26 13:47:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.10.26 13:47:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.10.26 13:47:01 (*)   Plaintext license not found.
Info: cpu: # 2016.10.26 13:47:01 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.10.26 13:47:02 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2016.10.26 13:47:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.10.26 13:47:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.10.26 13:47:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.10.26 13:47:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.10.26 13:47:02 (*)   Creating all objects for CPU
Info: cpu: # 2016.10.26 13:47:02 (*)     Testbench
Info: cpu: # 2016.10.26 13:47:03 (*)     Instruction decoding
Info: cpu: # 2016.10.26 13:47:03 (*)       Instruction fields
Info: cpu: # 2016.10.26 13:47:03 (*)       Instruction decodes
Info: cpu: # 2016.10.26 13:47:03 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.10.26 13:47:03 (*)       Instruction controls
Info: cpu: # 2016.10.26 13:47:03 (*)     Pipeline frontend
Info: cpu: # 2016.10.26 13:47:04 (*)     Pipeline backend
Info: cpu: # 2016.10.26 13:47:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.10.26 13:47:08 (*)   Creating encrypted RTL
Info: cpu: # 2016.10.26 13:47:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU_NIOS_cpu'
Info: cpu: "CPU_NIOS" instantiated altera_nios2_qsys "cpu"
Info: onchip_memory: Starting RTL generation for module 'CPU_NIOS_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_NIOS_onchip_memory --dir=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0002_onchip_memory_gen//CPU_NIOS_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'CPU_NIOS_onchip_memory'
Info: onchip_memory: "CPU_NIOS" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid: "CPU_NIOS" instantiated altera_avalon_sysid_qsys "sysid"
Info: jtag_uart: Starting RTL generation for module 'CPU_NIOS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_NIOS_jtag_uart --dir=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0004_jtag_uart_gen//CPU_NIOS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'CPU_NIOS_jtag_uart'
Info: jtag_uart: "CPU_NIOS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: switch: Starting RTL generation for module 'CPU_NIOS_switch'
Info: switch:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_NIOS_switch --dir=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0005_switch_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0005_switch_gen//CPU_NIOS_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'CPU_NIOS_switch'
Info: switch: "CPU_NIOS" instantiated altera_avalon_pio "switch"
Info: led: Starting RTL generation for module 'CPU_NIOS_led'
Info: led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_NIOS_led --dir=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0006_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Berejuck/AppData/Local/Temp/alt7100_642526338581580000.dir/0006_led_gen//CPU_NIOS_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'CPU_NIOS_led'
Info: led: "CPU_NIOS" instantiated altera_avalon_pio "led"
Info: pipeline_bridge_swap_transform: After transform: 50 modules, 169 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 169 connections
Info: mm_interconnect_0: "CPU_NIOS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "CPU_NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU_NIOS" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Projetos_Altera/Topicos_II/Caldeira/CPU_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: CPU_NIOS: Done "CPU_NIOS" with 28 modules, 49 files, 1343784 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
