m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Normal/Homework 2/simulation/modelsim
vhw2
Z1 !s110 1649692196
!i10b 1
!s100 ITUbXM2>Q13VheXJ`<5Jn1
I<[Jjcljh`VGXE6=ZgoPTg3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649691536
8D:/Digital_Logic_Design/Normal/Homework 2/hw2.v
FD:/Digital_Logic_Design/Normal/Homework 2/hw2.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1649692196.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 2/hw2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 2|D:/Digital_Logic_Design/Normal/Homework 2/hw2.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Normal/Homework 2}
Z7 tCvgOpt 0
vhw2_tb
R1
!i10b 1
!s100 FG5SaMPIXQH>n]lU;CE<e3
I3_:1mZ7]26RVM`cSEkLUe1
R2
R0
w1649691190
8D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v
FD:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 2|D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v|
!i113 1
R5
R6
R7
vM25AA010A
R1
!i10b 1
!s100 fD>g_OWamZh6KTADO?Xch0
IbV>fOg`m7VNdEm2`XGg@M3
R2
R0
w1649691195
8D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v
FD:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v
L0 81
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 2|D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v|
!i113 1
R5
R6
R7
n@m25@a@a010@a
