
---------- Begin Simulation Statistics ----------
final_tick                                85188336500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308288                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680976                       # Number of bytes of host memory used
host_op_rate                                   308893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.37                       # Real time elapsed on the host
host_tick_rate                              262625531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085188                       # Number of seconds simulated
sim_ticks                                 85188336500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.703767                       # CPI: cycles per instruction
system.cpu.discardedOps                        189519                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37432696                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586935                       # IPC: instructions per cycle
system.cpu.numCycles                        170376673                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132943977                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750876                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            469                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              65729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111032                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57674                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20022016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20022016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201812                       # Request fanout histogram
system.membus.reqLayer0.occupancy           852373000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1079404574                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2624911                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626790                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106951232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              107022016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169175                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1045089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028524                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1044238     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    851      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1045089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1671743000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1312714494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               673994                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              673994                       # number of overall hits
system.l2.overall_hits::total                  674096                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            201147                       # number of overall misses
system.l2.overall_misses::total                201818                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16663880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16716464500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52584000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16663880500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16716464500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230408                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230408                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78366.616990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82844.290494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82829.403225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78366.616990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82844.290494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82829.403225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111032                       # number of writebacks
system.l2.writebacks::total                    111032                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201812                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201812                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45874000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14652099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14697973000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45874000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14652099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14697973000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68366.616990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72844.914761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72830.024974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68366.616990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72844.914761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72830.024974                       # average overall mshr miss latency
system.l2.replacements                         169175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       795972                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           795972                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       795972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       795972                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11526978000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11526978000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84705.495911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84705.495911                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10166148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10166148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74705.495911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74705.495911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52584000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78366.616990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78366.616990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68366.616990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68366.616990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        468873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            468873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5136902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5136902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78951.532337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78951.532337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4485951000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4485951000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68953.103385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68953.103385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31940.704823                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.668233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.138796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.981462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31806.584565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15907                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14205903                       # Number of tag accesses
system.l2.tags.data_accesses                 14205903                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006827327652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111032                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201812                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111032                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   6606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.535725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.044702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.181717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6327     95.78%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          112      1.70%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           31      0.47%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.14%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          125      1.89%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2623            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.799273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.769512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4006     60.64%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.21%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2362     35.76%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.36%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12915968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    151.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85177706000                       # Total gap between requests
system.mem_ctrls.avgGap                     272268.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12867712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7102464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 504106.568626328313                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 151050161.661508679390                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83373667.004285261035                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111032                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18265916                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6313709812                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4738036702940                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27221.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31389.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  42672713.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12915968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201812                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111032                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111032                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       504107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    151112518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        151616624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       504107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       504107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83415738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83415738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83415738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       504107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    151112518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       235032363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201729                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              110976                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         6234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         6472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         6628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         6511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         6473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         3369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         3121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         3575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3552                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2803332060                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             672161028                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6331975728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13896.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31388.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140218                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72693                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        99794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   200.544321                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.372847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.476046                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        60644     60.77%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16332     16.37%     77.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3221      3.23%     80.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2083      2.09%     82.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10955     10.98%     93.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          768      0.77%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          382      0.38%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          434      0.43%     95.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4975      4.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        99794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12910656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7102464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              151.554268                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.373667                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    78179315.759996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    138016561.284005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   277162058.812790                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  131109255.312000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7394535568.172205                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 22528467415.036812                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12252825596.524542                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  42800295770.902855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.419668                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37278196956                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3829350000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44080789544                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    77437052.783997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    136706181.645605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   276160899.436788                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  130689343.344001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7394535568.172205                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23212331026.129887                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11780716707.647736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  43008576779.160698                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.864616                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35827391198                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3829350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45531595302                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10278107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278107                       # number of overall hits
system.cpu.icache.overall_hits::total        10278107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55607000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55607000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55607000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55607000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278880                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71936.610608                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71936.610608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71936.610608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71936.610608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54834000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54834000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70936.610608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70936.610608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70936.610608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70936.610608                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55607000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55607000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71936.610608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71936.610608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70936.610608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70936.610608                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.946525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.386805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.946525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558533                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51138917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51138917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51139389                       # number of overall hits
system.cpu.dcache.overall_hits::total        51139389                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       926633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         926633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       934580                       # number of overall misses
system.cpu.dcache.overall_misses::total        934580                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26800692500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26800692500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26800692500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26800692500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017947                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28922.661399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28922.661399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28676.723769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28676.723769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       202533                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3872                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.307076                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       795972                       # number of writebacks
system.cpu.dcache.writebacks::total            795972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59435                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59435                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24401085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24401085000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25061794999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25061794999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28137.847412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28137.847412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28637.436709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28637.436709                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874629                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40589917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40589917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10753735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10753735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20422.970425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20422.970425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10206871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10206871500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19404.920018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19404.920018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10549000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10549000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       400082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       400082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16046957000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16046957000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40109.170120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40109.170120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58878                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58878                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14194213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14194213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031163                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41600.372504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41600.372504                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    660709999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    660709999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83181.417475                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83181.417475                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.788488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.435686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.788488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105023231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105023231                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485772                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735455                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103831                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101827                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904745                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685906                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024950                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85188336500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
