Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 71efd79c03bc4b3f87d326e92e3b0a89 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIMUTEST_behav xil_defaultlib.SIMUTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port DataB [E:/CPU/CPU.srcs/sim_1/new/SIMUTEST.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Select_32
Compiling module xil_defaultlib.PC_Control
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.Select_5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.SIMUTEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIMUTEST_behav
