# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"decoder_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../xilinx_proj_1.srcs/sim_1/imports/examples/decoder_tb.sv" \

# Do not sort compile order
nosort
