#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 24 20:32:27 2022
# Process ID: 26220
# Current directory: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18800 D:\FPGA_ZYNQ_7000\4_SourceCode\2_Embedded_System\ZYNQ_7010_SDK1\ZYNQ_7010_SDK\32_dual_ov5640_hdmi\dual_ov5640_hdmi.xpr
# Log file: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/vivado.log
# Journal file: D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi'
INFO: [Project 1-313] Project file moved from 'E:/ZYNQ/BoardCode/ZYNQ_7010/2_Embedded_System/dual_ov5640_hdmi' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 806.113 ; gain = 181.887
update_compile_order -fileset sources_1
launch_sdk -workspace D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.sdk -hwspec D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.sdk -hwspec D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.785 ; gain = 356.574
set_property PROGRAM.FILE {D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_ZYNQ_7000/4_SourceCode/2_Embedded_System/ZYNQ_7010_SDK1/ZYNQ_7010_SDK/32_dual_ov5640_hdmi/dual_ov5640_hdmi.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 20:38:16 2022...
