Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 14 10:14:53 2021
| Host         : Andrea-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_1_RCA_timing_summary_routed.rpt -rpx TOP_1_RCA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1_RCA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.678        0.000                      0                   33        0.152        0.000                      0                   33        9.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.678        0.000                      0                   33        0.152        0.000                      0                   33        9.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        12.328ns  (logic 3.082ns (24.999%)  route 9.246ns (75.001%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.507    16.357    Z[26]_i_2_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.124    16.481 r  Z[28]_i_2/O
                         net (fo=2, routed)           0.449    16.930    Z[28]_i_2_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.124    17.054 r  Z[29]_i_2/O
                         net (fo=1, routed)           0.298    17.352    Z[29]_i_2_n_0
    SLICE_X112Y68        LUT6 (Prop_lut6_I0_O)        0.124    17.476 r  Z[29]_i_1/O
                         net (fo=1, routed)           0.000    17.476    G1[29]
    SLICE_X112Y68        FDRE                                         r  Z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.679    24.615    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  Z_reg[29]/C
                         clock pessimism              0.497    25.113    
                         clock uncertainty           -0.035    25.077    
    SLICE_X112Y68        FDRE (Setup_fdre_C_D)        0.077    25.154    Z_reg[29]
  -------------------------------------------------------------------
                         required time                         25.154    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 3.082ns (25.093%)  route 9.200ns (74.907%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.319    16.170    Z[26]_i_2_n_0
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.294 r  Z[32]_i_11/O
                         net (fo=2, routed)           0.456    16.750    Z[32]_i_11_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I5_O)        0.124    16.874 r  Z[30]_i_2/O
                         net (fo=1, routed)           0.432    17.306    Z[30]_i_2_n_0
    SLICE_X112Y66        LUT6 (Prop_lut6_I0_O)        0.124    17.430 r  Z[30]_i_1/O
                         net (fo=1, routed)           0.000    17.430    G1[30]
    SLICE_X112Y66        FDRE                                         r  Z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.682    24.618    clk_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Z_reg[30]/C
                         clock pessimism              0.497    25.116    
                         clock uncertainty           -0.035    25.080    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.079    25.159    Z_reg[30]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        12.215ns  (logic 3.082ns (25.231%)  route 9.133ns (74.769%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 f  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 f  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 f  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 f  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 f  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 f  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 f  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 f  Z[26]_i_2/O
                         net (fo=4, routed)           0.319    16.170    Z[26]_i_2_n_0
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.294 f  Z[32]_i_11/O
                         net (fo=2, routed)           0.466    16.760    Z[32]_i_11_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I5_O)        0.124    16.884 r  Z[32]_i_3/O
                         net (fo=2, routed)           0.355    17.239    Z[32]_i_3_n_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.363 r  Z[31]_i_1/O
                         net (fo=1, routed)           0.000    17.363    G1[31]
    SLICE_X113Y67        FDRE                                         r  Z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.681    24.617    clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  Z_reg[31]/C
                         clock pessimism              0.497    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X113Y67        FDRE (Setup_fdre_C_D)        0.029    25.108    Z_reg[31]
  -------------------------------------------------------------------
                         required time                         25.108    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        12.212ns  (logic 3.082ns (25.238%)  route 9.130ns (74.762%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 24.617 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.319    16.170    Z[26]_i_2_n_0
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.294 r  Z[32]_i_11/O
                         net (fo=2, routed)           0.466    16.760    Z[32]_i_11_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  Z[32]_i_3/O
                         net (fo=2, routed)           0.352    17.236    Z[32]_i_3_n_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.124    17.360 r  Z[32]_i_1/O
                         net (fo=1, routed)           0.000    17.360    G1[32]
    SLICE_X113Y67        FDRE                                         r  Z_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.681    24.617    clk_IBUF_BUFG
    SLICE_X113Y67        FDRE                                         r  Z_reg[32]/C
                         clock pessimism              0.497    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X113Y67        FDRE (Setup_fdre_C_D)        0.031    25.110    Z_reg[32]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.908ns  (logic 2.958ns (24.840%)  route 8.950ns (75.160%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 24.615 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.507    16.357    Z[26]_i_2_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.124    16.481 r  Z[28]_i_2/O
                         net (fo=2, routed)           0.451    16.932    Z[28]_i_2_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I0_O)        0.124    17.056 r  Z[28]_i_1/O
                         net (fo=1, routed)           0.000    17.056    G1[28]
    SLICE_X111Y68        FDRE                                         r  Z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.679    24.615    clk_IBUF_BUFG
    SLICE_X111Y68        FDRE                                         r  Z_reg[28]/C
                         clock pessimism              0.497    25.113    
                         clock uncertainty           -0.035    25.077    
    SLICE_X111Y68        FDRE (Setup_fdre_C_D)        0.029    25.106    Z_reg[28]
  -------------------------------------------------------------------
                         required time                         25.106    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 2.958ns (24.943%)  route 8.901ns (75.057%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.341    16.192    Z[26]_i_2_n_0
    SLICE_X112Y65        LUT6 (Prop_lut6_I5_O)        0.124    16.316 r  Z[27]_i_2/O
                         net (fo=1, routed)           0.567    16.883    Z[27]_i_2_n_0
    SLICE_X112Y65        LUT6 (Prop_lut6_I0_O)        0.124    17.007 r  Z[27]_i_1/O
                         net (fo=1, routed)           0.000    17.007    G1[27]
    SLICE_X112Y65        FDRE                                         r  Z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    24.619    clk_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Z_reg[27]/C
                         clock pessimism              0.497    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.081    25.162    Z_reg[27]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -17.007    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.709ns  (logic 2.834ns (24.203%)  route 8.875ns (75.797%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 24.616 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.598    15.297    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  Z[23]_i_2/O
                         net (fo=2, routed)           0.608    16.030    Z[23]_i_2_n_0
    SLICE_X112Y66        LUT6 (Prop_lut6_I5_O)        0.124    16.154 r  Z[24]_i_2/O
                         net (fo=1, routed)           0.579    16.733    Z[24]_i_2_n_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.857 r  Z[24]_i_1/O
                         net (fo=1, routed)           0.000    16.857    G1[24]
    SLICE_X108Y65        FDRE                                         r  Z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.680    24.616    clk_IBUF_BUFG
    SLICE_X108Y65        FDRE                                         r  Z_reg[24]/C
                         clock pessimism              0.457    25.074    
                         clock uncertainty           -0.035    25.038    
    SLICE_X108Y65        FDRE (Setup_fdre_C_D)        0.081    25.119    Z_reg[24]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -16.857    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.449ns  (logic 2.834ns (24.753%)  route 8.615ns (75.247%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.304    15.726    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.850 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.622    16.473    Z[26]_i_2_n_0
    SLICE_X112Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.597 r  Z[26]_i_1/O
                         net (fo=1, routed)           0.000    16.597    G1[26]
    SLICE_X112Y65        FDRE                                         r  Z_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.683    24.619    clk_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  Z_reg[26]/C
                         clock pessimism              0.497    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.077    25.158    Z_reg[26]
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.834ns (25.351%)  route 8.345ns (74.649%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 24.616 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.599    15.298    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT6 (Prop_lut6_I0_O)        0.124    15.422 r  Z[26]_i_8/O
                         net (fo=2, routed)           0.307    15.729    Z[26]_i_8_n_0
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124    15.853 r  Z[25]_i_2/O
                         net (fo=1, routed)           0.350    16.203    Z[25]_i_2_n_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I0_O)        0.124    16.327 r  Z[25]_i_1/O
                         net (fo=1, routed)           0.000    16.327    G1[25]
    SLICE_X108Y65        FDRE                                         r  Z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.680    24.616    clk_IBUF_BUFG
    SLICE_X108Y65        FDRE                                         r  Z_reg[25]/C
                         clock pessimism              0.457    25.074    
                         clock uncertainty           -0.035    25.038    
    SLICE_X108Y65        FDRE (Setup_fdre_C_D)        0.079    25.117    Z_reg[25]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             9.010ns  (required time - arrival time)
  Source:                 sel1_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 2.710ns (24.636%)  route 8.290ns (75.364%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.868     5.148    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  sel1_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     5.666 r  sel1_1_reg[3]/Q
                         net (fo=4, routed)           0.970     6.636    sel1_1[3]
    SLICE_X112Y55        LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  Z[32]_i_20/O
                         net (fo=1, routed)           0.593     7.353    Z[32]_i_20_n_0
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  Z[32]_i_14/O
                         net (fo=2, routed)           0.834     8.311    Z[32]_i_14_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.150     8.461 r  Z[32]_i_4/O
                         net (fo=1, routed)           0.154     8.615    Z[32]_i_4_n_0
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.326     8.941 r  Z[32]_i_2/O
                         net (fo=108, routed)         1.113    10.054    Z[32]_i_2_n_0
    SLICE_X110Y64        LUT3 (Prop_lut3_I1_O)        0.150    10.204 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.656    10.860    Z[6]_i_4_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I2_O)        0.326    11.186 r  Z[11]_i_9/O
                         net (fo=2, routed)           0.422    11.608    Z[11]_i_9_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  Z[11]_i_8/O
                         net (fo=2, routed)           0.436    12.168    Z[11]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I5_O)        0.124    12.292 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.476    12.768    Z[11]_i_2_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.124    12.892 r  Z[16]_i_8/O
                         net (fo=2, routed)           0.446    13.338    Z[16]_i_8_n_0
    SLICE_X108Y66        LUT6 (Prop_lut6_I5_O)        0.124    13.462 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.655    14.118    Z[16]_i_2_n_0
    SLICE_X109Y66        LUT6 (Prop_lut6_I0_O)        0.124    14.242 r  Z[21]_i_8/O
                         net (fo=2, routed)           0.333    14.575    Z[21]_i_8_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.124    14.699 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.598    15.297    Z[21]_i_2_n_0
    SLICE_X109Y63        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  Z[23]_i_2/O
                         net (fo=2, routed)           0.602    16.024    Z[23]_i_2_n_0
    SLICE_X112Y66        LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  Z[23]_i_1/O
                         net (fo=1, routed)           0.000    16.148    G1[23]
    SLICE_X112Y66        FDRE                                         r  Z_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.682    24.618    clk_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Z_reg[23]/C
                         clock pessimism              0.497    25.116    
                         clock uncertainty           -0.035    25.080    
    SLICE_X112Y66        FDRE (Setup_fdre_C_D)        0.077    25.157    Z_reg[23]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                  9.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 A1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.631     1.556    clk_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  A1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  A1_reg[29]/Q
                         net (fo=2, routed)           0.099     1.796    A1_reg_n_0_[29]
    SLICE_X112Y68        LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  Z[29]_i_1/O
                         net (fo=1, routed)           0.000     1.841    G1[29]
    SLICE_X112Y68        FDRE                                         r  Z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.901     2.074    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  Z_reg[29]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.120     1.689    Z_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 B1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.630     1.555    clk_IBUF_BUFG
    SLICE_X109Y68        FDRE                                         r  B1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  B1_reg[15]/Q
                         net (fo=2, routed)           0.114     1.810    B1[15]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  Z[15]_i_1/O
                         net (fo=1, routed)           0.000     1.855    G1[15]
    SLICE_X109Y67        FDRE                                         r  Z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.899     2.072    clk_IBUF_BUFG
    SLICE_X109Y67        FDRE                                         r  Z_reg[15]/C
                         clock pessimism             -0.502     1.570    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.091     1.661    Z_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 B1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.632     1.557    clk_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  B1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  B1_reg[30]/Q
                         net (fo=2, routed)           0.121     1.842    B1[30]
    SLICE_X112Y66        LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  Z[30]_i_1/O
                         net (fo=1, routed)           0.000     1.887    G1[30]
    SLICE_X112Y66        FDRE                                         r  Z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    clk_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  Z_reg[30]/C
                         clock pessimism             -0.504     1.572    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.121     1.693    Z_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 A1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.633     1.558    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  A1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.128     1.686 r  A1_reg[16]/Q
                         net (fo=3, routed)           0.085     1.770    A1_reg_n_0_[16]
    SLICE_X111Y66        LUT6 (Prop_lut6_I5_O)        0.099     1.869 r  Z[16]_i_1/O
                         net (fo=1, routed)           0.000     1.869    G1[16]
    SLICE_X111Y66        FDRE                                         r  Z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  Z_reg[16]/C
                         clock pessimism             -0.518     1.558    
    SLICE_X111Y66        FDRE (Hold_fdre_C_D)         0.091     1.649    Z_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 C1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.632     1.557    clk_IBUF_BUFG
    SLICE_X106Y66        FDRE                                         r  C1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.128     1.685 r  C1_reg[13]/Q
                         net (fo=4, routed)           0.092     1.777    C1[13]
    SLICE_X106Y66        LUT6 (Prop_lut6_I3_O)        0.099     1.876 r  Z[13]_i_1/O
                         net (fo=1, routed)           0.000     1.876    G1[13]
    SLICE_X106Y66        FDRE                                         r  Z_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.900     2.073    clk_IBUF_BUFG
    SLICE_X106Y66        FDRE                                         r  Z_reg[13]/C
                         clock pessimism             -0.516     1.557    
    SLICE_X106Y66        FDRE (Hold_fdre_C_D)         0.091     1.648    Z_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 A1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.368%)  route 0.156ns (45.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.633     1.558    clk_IBUF_BUFG
    SLICE_X106Y63        FDRE                                         r  A1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  A1_reg[12]/Q
                         net (fo=2, routed)           0.156     1.855    A1_reg_n_0_[12]
    SLICE_X107Y65        LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  Z[12]_i_1/O
                         net (fo=1, routed)           0.000     1.900    G1[12]
    SLICE_X107Y65        FDRE                                         r  Z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.901     2.074    clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  Z_reg[12]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X107Y65        FDRE (Hold_fdre_C_D)         0.091     1.663    Z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 A1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.626%)  route 0.161ns (46.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.629     1.554    clk_IBUF_BUFG
    SLICE_X111Y70        FDRE                                         r  A1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  A1_reg[28]/Q
                         net (fo=4, routed)           0.161     1.856    A1_reg_n_0_[28]
    SLICE_X111Y68        LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  Z[28]_i_1/O
                         net (fo=1, routed)           0.000     1.901    G1[28]
    SLICE_X111Y68        FDRE                                         r  Z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.901     2.074    clk_IBUF_BUFG
    SLICE_X111Y68        FDRE                                         r  Z_reg[28]/C
                         clock pessimism             -0.504     1.570    
    SLICE_X111Y68        FDRE (Hold_fdre_C_D)         0.091     1.661    Z_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 C1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.637     1.562    clk_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  C1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  C1_reg[0]/Q
                         net (fo=3, routed)           0.164     1.866    C1[0]
    SLICE_X111Y59        LUT5 (Prop_lut5_I0_O)        0.045     1.911 r  Z[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    Adder32EF/FA0/W_sum
    SLICE_X111Y59        FDRE                                         r  Z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.909     2.082    clk_IBUF_BUFG
    SLICE_X111Y59        FDRE                                         r  Z_reg[0]/C
                         clock pessimism             -0.504     1.578    
    SLICE_X111Y59        FDRE (Hold_fdre_C_D)         0.092     1.670    Z_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    clk_IBUF_BUFG
    SLICE_X108Y62        FDRE                                         r  B1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDRE (Prop_fdre_C_Q)         0.164     1.723 r  B1_reg[22]/Q
                         net (fo=2, routed)           0.174     1.897    B1[22]
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.045     1.942 r  Z[22]_i_1/O
                         net (fo=1, routed)           0.000     1.942    G1[22]
    SLICE_X108Y62        FDRE                                         r  Z_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.903     2.076    clk_IBUF_BUFG
    SLICE_X108Y62        FDRE                                         r  Z_reg[22]/C
                         clock pessimism             -0.517     1.559    
    SLICE_X108Y62        FDRE (Hold_fdre_C_D)         0.121     1.680    Z_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.247ns (59.010%)  route 0.172ns (40.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.634     1.559    clk_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.148     1.707 r  D1_reg[25]/Q
                         net (fo=2, routed)           0.172     1.878    D1[25]
    SLICE_X108Y65        LUT6 (Prop_lut6_I2_O)        0.099     1.977 r  Z[25]_i_1/O
                         net (fo=1, routed)           0.000     1.977    G1[25]
    SLICE_X108Y65        FDRE                                         r  Z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.901     2.074    clk_IBUF_BUFG
    SLICE_X108Y65        FDRE                                         r  Z_reg[25]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.121     1.713    Z_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y55  A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y60  A1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y62  A1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X106Y63  A1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X107Y65  A1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y64  A1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y65  A1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X111Y66  A1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y67  A1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X108Y67  A1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y70  A1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70  A1_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X107Y67  B1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X109Y67  B1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70  B1_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X107Y67  B1_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X109Y67  D1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y70  D1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70  D1_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X106Y63  A1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y64  A1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y65  A1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y66  A1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y67  A1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  A1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y65  A1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  A1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  A1_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y67  B1_reg[16]/C



