
---------- Begin Simulation Statistics ----------
simSeconds                                   0.096185                       # Number of seconds simulated (Second)
simTicks                                  96184807750                       # Number of ticks simulated (Tick)
finalTick                                 96184807750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    307.83                       # Real time elapsed on the host (Second)
hostTickRate                                312463200                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     665588                       # Number of bytes of host memory used (Byte)
simInsts                                     41897907                       # Number of instructions simulated (Count)
simOps                                       62838257                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   136108                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     204134                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        384739232                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        65049892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       65382769                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     49                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2211632                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           4993185                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           384675413                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.169969                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.603341                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 346355469     90.04%     90.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  23184857      6.03%     96.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6659219      1.73%     97.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5276138      1.37%     99.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3062913      0.80%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     74229      0.02%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     27275      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     17891      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     17422      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             384675413                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     231     18.61%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     10      0.81%     19.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.16%     19.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.08%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    929     74.86%     94.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    29      2.34%     96.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                22      1.77%     98.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               17      1.37%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          801      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      24555031     37.56%     37.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            7      0.00%     37.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            28      0.00%     37.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      9853039     15.07%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        99146      0.15%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          217      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     52.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1600835      2.45%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      1576195      2.41%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14838279     22.69%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1676760      2.56%     82.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7955689     12.17%     95.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3226696      4.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       65382769                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.169940                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1241                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000019                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                466818177                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                43364073                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        41012537                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  48624064                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 23898127                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         22685685                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41071154                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     24312055                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          65331704                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22768900                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     51065                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           27672177                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1652884                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4903277                       # Number of stores executed (Count)
system.cpu.numRate                           0.169808                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             369                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           63819                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    41897907                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      62838257                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.182779                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.182779                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.108899                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.108899                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   63410302                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  36055975                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    12956633                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   19459053                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     8138677                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16164838                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  31028935                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       21652595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5054016                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     11593223                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4959047                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1729827                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1703547                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             25457                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1727256                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  731                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1726518                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999573                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     271                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             313                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              299                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         2211482                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             25473                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    384382048                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.163479                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.771017                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       354044786     92.11%     92.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        19042130      4.95%     97.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3184213      0.83%     97.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4767816      1.24%     99.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           91485      0.02%     99.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           39147      0.01%     99.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1551719      0.40%     99.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           33752      0.01%     99.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1627000      0.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    384382048                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             41897907                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               62838257                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25811590                       # Number of memory references committed (Count)
system.cpu.commit.loads                      20909411                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1651598                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   22362291                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    50056188                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   149                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          189      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24244642     38.58%     38.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     38.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     38.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      9506253     15.13%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        98398      0.16%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     53.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1600737      2.55%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      1576161      2.51%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14555573     23.16%     82.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1675675      2.67%     84.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6353838     10.11%     94.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3226504      5.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     62838257                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1627000                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19840290                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19840290                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19840290                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19840290                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1315138                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1315138                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1315138                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1315138                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  86485592248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  86485592248                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  86485592248                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  86485592248                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21155428                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21155428                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21155428                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21155428                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.062166                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.062166                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.062166                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.062166                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65761.609997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65761.609997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65761.609997                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65761.609997                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3705549                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        33231                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     111.508802                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3255                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3255                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1314                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1314                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1314                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1313824                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1313824                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1313824                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      2657520                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3971344                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  85761796749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  85761796749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  85761796749                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 143305376411                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 229067173160                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062103                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.187722                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65276.472913                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65276.472913                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65276.472913                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 53924.477111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57680.012902                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3970319                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      2657520                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      2657520                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 143305376411                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 143305376411                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 53924.477111                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 53924.477111                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     14938227                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14938227                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1315021                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1315021                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  86480149500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  86480149500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     16253248                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16253248                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.080908                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.080908                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65763.322031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65763.322031                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1257                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1257                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1313764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1313764                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  85758140750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  85758140750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.080831                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.080831                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65276.671267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65276.671267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4902063                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4902063                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          117                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          117                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5442748                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5442748                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4902180                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4902180                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000024                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000024                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46519.213675                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46519.213675                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           57                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           57                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           60                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           60                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      3655999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      3655999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000012                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000012                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60933.316667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60933.316667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1313824                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         3384867                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused         2334170                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          322279                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.095212                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.196980                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       726902                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR            4                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB            441                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            727347                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      3856162                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        68617                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        28146                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull       365739                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        507859                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.610828                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             23811637                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3971343                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.995865                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              143000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   348.275825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   675.335003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.340113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.659507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          684                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          340                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          455                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          227                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.667969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           46282199                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          46282199                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2564034                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             373857505                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    864693                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7363082                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  26099                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1701648                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   237                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               65245344                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1102                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            5170780                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       44228698                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1729827                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1726803                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     379476530                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   52650                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  253                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1507                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5128961                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   874                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          384675413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.172125                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.044010                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                372304210     96.78%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1010177      0.26%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1200746      0.31%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   984601      0.26%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2093890      0.54%     98.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   863754      0.22%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   913748      0.24%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   764221      0.20%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4540066      1.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            384675413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004496                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.114958                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5128335                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5128335                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5128335                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5128335                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          626                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             626                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          626                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            626                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36436500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36436500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36436500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36436500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5128961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5128961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5128961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5128961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58205.271565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58205.271565                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58205.271565                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58205.271565                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          523                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     130.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           24                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                24                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          134                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          134                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          492                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          492                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     28872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     28872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     28872500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     28872500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58683.943089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58683.943089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58683.943089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58683.943089                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     24                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5128335                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5128335                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          626                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           626                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36436500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36436500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5128961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5128961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58205.271565                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58205.271565                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          134                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          492                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          492                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     28872500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     28872500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58683.943089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58683.943089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           427.950650                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5128827                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                492                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10424.445122                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   427.950650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.417921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.417921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          467                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          423                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.456055                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10258414                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10258414                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     26099                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  318063260                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3357115                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               65049895                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   75                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 21652595                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5054016                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    262808                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1881439                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            675                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          24658                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          945                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25603                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 63699344                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                63698222                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43835962                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53620861                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.165562                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.817517                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4908580                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  743184                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 675                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 151837                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              1576173                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  15241                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           20909411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.718785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            69.576642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19564750     93.57%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2008      0.01%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  488      0.00%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4047      0.02%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  426      0.00%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1062      0.01%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  147      0.00%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  681      0.00%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3515      0.02%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  314      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                269      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3809      0.02%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                408      0.00%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                355      0.00%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11814      0.06%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1140      0.01%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                152      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                836      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                114      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                155      0.00%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             592718      2.83%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              34466      0.16%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              19016      0.09%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               4801      0.02%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               8840      0.04%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             135124      0.65%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               4191      0.02%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               4551      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1655      0.01%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9988      0.05%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           497571      2.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             20909411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22738141                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4903279                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    161501                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       146                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 5129219                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       304                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  26099                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4496141                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               339025807                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            639                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5429007                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              35697720                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               65126594                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   373                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               26990711                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               14693292                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   7120                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           100027997                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   188804994                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 63580805                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  13356325                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              96439267                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3588721                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      22                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  44580586                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        447804540                       # The number of ROB reads (Count)
system.cpu.rob.writes                       130392936                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 41897907                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62838257                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      1734.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       492.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1312243.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples   2657518.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008589786250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          107                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          107                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7933348                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1606                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3971835                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3279                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3971835                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3279                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1582                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1545                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3971835                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3279                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1445469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1829481                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  678109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   17183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          107                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean   37095.196262                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean  26711.032747                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  11436.751265                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047            9      8.41%      8.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            3      2.80%     11.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-36863            7      6.54%     17.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-38911           17     15.89%     33.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-40959           24     22.43%     56.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-43007           32     29.91%     85.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::43008-45055           12     11.21%     97.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::45056-47103            3      2.80%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           107                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              107    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  101248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               254197440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               209856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2642802392.04408026                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2181799.85913628                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   96184805000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24196.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        31488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     83983552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher    170081152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       109568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 327369.786732250359                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 873147786.688797473907                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 1768274595.319342374802                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1139140.396108968649                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          492                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1313823                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher      2657520                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3279                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     13418013                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  44415251924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher  60155616770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2352540749724                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27272.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33806.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     22636.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 717456770.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        31488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     84084672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher    170081280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      254197440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        31488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       208320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       208320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1313823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher      2657520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3971835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3255                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3255                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         327370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      874199096                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher   1768275926                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2642802392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       327370                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        327370                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      2165831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          2165831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      2165831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        327370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     874199096                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher   1768275926                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2644968223                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3970253                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1712                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       248469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       249901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       249573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       249908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       253971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       243984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       249347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       245095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       248606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       249371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       251122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       250028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       247003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       244880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       245823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       243172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30142042957                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           19851265000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       104584286707                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7591.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26341.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3206243                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1544                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       764174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   332.653286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   239.175896                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   259.824886                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       142979     18.71%     18.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       201221     26.33%     45.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       137660     18.01%     63.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        93993     12.30%     75.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        67514      8.83%     84.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        45891      6.01%     90.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        29996      3.93%     94.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        18930      2.48%     96.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        25990      3.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       764174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             254096192                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             109568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2641.749752                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                1.139140                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   20.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2807133840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1492019430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    14210370720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1247580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7592647920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  43276448010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    491641920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   69871509420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   726.429787                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    928604087                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3211780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  92044423663                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2649097080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1408020900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    14137235700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       7689060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7592647920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  43284441120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    484910880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   69564042660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   723.233162                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    912413197                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3211780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  92060614553                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3971754                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3255                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean            24                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3967064                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 81                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                81                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             492                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3971262                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1008                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         1008                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     11913006                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     11913006                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11914014                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        33024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        33024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    254374272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    254374272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                254407296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3971836                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000001                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.000710                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3971834    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3971836                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  96184807750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         11827010176                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2615237                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        21146281380                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7942179                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3970344                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
