Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 21 07:21:23 2021
| Host         : LAPTOP-0B5K97VH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Req2_wrapper_control_sets_placed.rpt
| Design       : Req2_wrapper
| Device       : xc7z007s
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              26 |            8 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |              Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Req2_i/Req2Div_0/inst/clk_1hz |                                        | rst_IBUF                            |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                 |                                        |                                     |                1 |              2 |         2.00 |
|  Req2_i/Req2Div_0/inst/clk_1hz | Req2_i/Req2Counter_1/inst/Y[3]_i_1_n_0 | rst_IBUF                            |                1 |              4 |         4.00 |
|  Req2_i/Req2Div_0/inst/clk_1hz | Req2_i/Req2Counter_0/inst/Y[3]_i_1_n_0 | rst_IBUF                            |                1 |              4 |         4.00 |
|  Req2_i/Req2Div_0/inst/clk_1hz | Req2_i/Req2Counter_2/inst/Y[3]_i_1_n_0 | rst_IBUF                            |                1 |              4 |         4.00 |
|  Req2_i/Req2Div_0/inst/clk_1hz | Req2_i/Req2Counter_3/inst/Y[3]_i_1_n_0 | rst_IBUF                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                 |                                        | Req2_i/Req2DispCounter_0/inst/clear |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                 |                                        | rst_IBUF                            |                7 |             24 |         3.43 |
+--------------------------------+----------------------------------------+-------------------------------------+------------------+----------------+--------------+


