/home/ykhuang/research/Stimulator_IMP/Digital_Stimulus_ST/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile0.log
/home/ykhuang/research/Stimulator_IMP/Control_Logic_ST/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile1.log
/home/ykhuang/research/Stimulator_IMP/Decoder3_8/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile2.log
/home/ykhuang/research/Stimulator_IMP/Decoder8/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile3.log
/home/ykhuang/research/Stimulator_IMP/Digital_Stimulus_V2_ST/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile4.log
/home/ykhuang/research/Stimulator_IMP/Digital_Stimulus_ChSel_ST/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/Stimulator_IMP/functional/compile5.log
