#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun 14 15:00:02 2018
# Process ID: 21244
# Current directory: C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj
# Command line: vivado.exe -mode batch -source hydrophones_fixpt_Xilinx_Vivado_run.tcl
# Log file: C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/vivado.log
# Journal file: C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj\vivado.jou
#-----------------------------------------------------------
source hydrophones_fixpt_Xilinx_Vivado_run.tcl
# set myTool "Xilinx Vivado 2017.4"
# set myProject "hydrophones_fixpt_vivado"
# set myProjectFile "hydrophones_fixpt_vivado.xpr"
# set myTopLevelEntity "hydrophones_fixpt"
# set Family "Artix7"
# set Device "xa7a100t"
# set Package "csg324"
# set Speed "-1I"
# set MapTimePathNumber "3"
# set MapTimeAdvAnalysis "True"
# set PARTimePathNumber "3"
# set PARTimeAdvAnalysis "True"
# puts "### Open existing $myTool project C:\\Users\\Daniel Yang\\Desktop\\Good Hphones\\codegen\\hydrophones\\hdlsrc\\vivado_prj\\hydrophones_fixpt_vivado.xpr"
### Open existing Xilinx Vivado 2017.4 project C:\Users\Daniel Yang\Desktop\Good Hphones\codegen\hydrophones\hdlsrc\vivado_prj\hydrophones_fixpt_vivado.xpr
# open_project ${myProject}
Scanning sources...
Finished scanning sources
# puts "### Running Implementation in $myTool ..."
### Running Implementation in Xilinx Vivado 2017.4 ...
# if { [llength [get_runs impl_1] ] > 0 } { reset_run impl_1}
# launch_runs impl_1 -force
[Thu Jun 14 15:00:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Jun 14 15:00:10 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hydrophones_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hydrophones_fixpt.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hydrophones_fixpt.tcl -notrace
Command: link_design -top hydrophones_fixpt -part xa7a100tcsg324-1I
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hydrophones_fixpt' is not ideal for floorplanning, since the cellview 'hydrophones_fixpt' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 589.105 ; gain = 344.789
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 595.328 ; gain = 6.223
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157b37b6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.621 ; gain = 0.125
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 90 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b668a83e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1070.621 ; gain = 0.125
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10852b2ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1070.621 ; gain = 0.125
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10852b2ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.621 ; gain = 0.125
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10852b2ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.621 ; gain = 0.125
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1070.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10852b2ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.621 ; gain = 0.125

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f0c32a93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1070.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1070.621 ; gain = 481.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hydrophones_fixpt_drc_opted.rpt -pb hydrophones_fixpt_drc_opted.pb -rpx hydrophones_fixpt_drc_opted.rpx
Command: report_drc -file hydrophones_fixpt_drc_opted.rpt -pb hydrophones_fixpt_drc_opted.pb -rpx hydrophones_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1070.621 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3b5a66b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1070.621 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a8d7906

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 200b460d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 200b460d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.621 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 200b460d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 142e5f40b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142e5f40b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ee6f1f1d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d3004a34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d3004a34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1070.621 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 126c7ff9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621
Phase 3 Detail Placement | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126c7ff9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14cf4787f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14cf4787f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621
Ending Placer Task | Checksum: b9466da3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1083.242 ; gain = 12.621
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1083.242 ; gain = 12.621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1083.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hydrophones_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1085.180 ; gain = 1.938
INFO: [runtcl-4] Executing : report_utilization -file hydrophones_fixpt_utilization_placed.rpt -pb hydrophones_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1085.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hydrophones_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1085.180 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 357046e3 ConstDB: 0 ShapeSum: 83d626c0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d7bc0f39

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1257.590 ; gain = 155.789
Post Restoration Checksum: NetGraph: 777265a6 NumContArr: 6049a993 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d7bc0f39

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1265.203 ; gain = 163.402

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d7bc0f39

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1265.203 ; gain = 163.402
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: c7bb7fe7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 102a8073d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 891
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148
Phase 4 Rip-up And Reroute | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148
Phase 6 Post Hold Fix | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.81595 %
  Global Horizontal Routing Utilization  = 2.4968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
Phase 7 Route finalize | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: be69b13b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1294.949 ; gain = 193.148

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 659a85ef

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1294.949 ; gain = 193.148
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:45 . Memory (MB): peak = 1294.949 ; gain = 193.148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 1294.949 ; gain = 209.770
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1294.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hydrophones_fixpt_drc_routed.rpt -pb hydrophones_fixpt_drc_routed.pb -rpx hydrophones_fixpt_drc_routed.rpx
Command: report_drc -file hydrophones_fixpt_drc_routed.rpt -pb hydrophones_fixpt_drc_routed.pb -rpx hydrophones_fixpt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hydrophones_fixpt_methodology_drc_routed.rpt -pb hydrophones_fixpt_methodology_drc_routed.pb -rpx hydrophones_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file hydrophones_fixpt_methodology_drc_routed.rpt -pb hydrophones_fixpt_methodology_drc_routed.pb -rpx hydrophones_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Daniel Yang/Desktop/Good Hphones/codegen/hydrophones/hdlsrc/vivado_prj/hydrophones_fixpt_vivado.runs/impl_1/hydrophones_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.977 ; gain = 8.027
INFO: [runtcl-4] Executing : report_power -file hydrophones_fixpt_power_routed.rpt -pb hydrophones_fixpt_power_summary_routed.pb -rpx hydrophones_fixpt_power_routed.rpx
Command: report_power -file hydrophones_fixpt_power_routed.rpt -pb hydrophones_fixpt_power_summary_routed.pb -rpx hydrophones_fixpt_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.801 ; gain = 47.824
INFO: [runtcl-4] Executing : report_route_status -file hydrophones_fixpt_route_status.rpt -pb hydrophones_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hydrophones_fixpt_timing_summary_routed.rpt -rpx hydrophones_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hydrophones_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hydrophones_fixpt_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 15:02:33 2018...
[Thu Jun 14 15:02:36 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:26 . Memory (MB): peak = 251.641 ; gain = 0.000
# puts "### Implementation Complete."
### Implementation Complete.
# puts "### Running PostPARTiming in $myTool ..."
### Running PostPARTiming in Xilinx Vivado 2017.4 ...
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 2198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hydrophones_fixpt' is not ideal for floorplanning, since the cellview 'hydrophones_fixpt' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 607.215 ; gain = 20.508
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 607.215 ; gain = 20.508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 607.215 ; gain = 355.574
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths $PARTimePathNumber -nworst $PARTimePathNumber -name timing_post_route -file timing_post_route.rpt
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1113.895 ; gain = 506.680
# source -quiet "C:\\Program Files\\MATLAB\\R2017b\\toolbox\\hdlcoder\\hdlcommon\\+downstreamtools\\extractVivadoTiming.tcl"
# extracTimingReport ${myTopLevelEntity}_postroute.tvr
# puts "### PostPARTiming Complete."
### PostPARTiming Complete.
# puts "### Close $myTool project."
### Close Xilinx Vivado 2017.4 project.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 15:04:06 2018...
