// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="latnrm_latnrm,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=166.000438,HLS_SYN_LAT=174,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=15259,HLS_SYN_LUT=42321,HLS_VERSION=2022_2_2}" *)

module latnrm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_q0,
        outa_address0,
        outa_ce0,
        outa_we0,
        outa_d0,
        coefficient_0,
        coefficient_1,
        coefficient_2,
        coefficient_3,
        coefficient_4,
        coefficient_5,
        coefficient_6,
        coefficient_7,
        coefficient_8,
        coefficient_9,
        coefficient_10,
        coefficient_11,
        coefficient_12,
        coefficient_13,
        coefficient_14,
        coefficient_15,
        coefficient_16,
        coefficient_17,
        coefficient_18,
        coefficient_19,
        coefficient_20,
        coefficient_21,
        coefficient_22,
        coefficient_23,
        coefficient_24,
        coefficient_25,
        coefficient_26,
        coefficient_27,
        coefficient_28,
        coefficient_29,
        coefficient_30,
        coefficient_31,
        coefficient_32,
        coefficient_33,
        coefficient_34,
        coefficient_35,
        coefficient_36,
        coefficient_37,
        coefficient_38,
        coefficient_39,
        coefficient_40,
        coefficient_41,
        coefficient_42,
        coefficient_43,
        coefficient_44,
        coefficient_45,
        coefficient_46,
        coefficient_47,
        coefficient_48,
        coefficient_49,
        coefficient_50,
        coefficient_51,
        coefficient_52,
        coefficient_53,
        coefficient_54,
        coefficient_55,
        coefficient_56,
        coefficient_57,
        coefficient_58,
        coefficient_59,
        coefficient_60,
        coefficient_61,
        coefficient_62,
        coefficient_63,
        internal_state_0_i,
        internal_state_0_o,
        internal_state_0_o_ap_vld,
        internal_state_1_i,
        internal_state_1_o,
        internal_state_1_o_ap_vld,
        internal_state_2_i,
        internal_state_2_o,
        internal_state_2_o_ap_vld,
        internal_state_3_i,
        internal_state_3_o,
        internal_state_3_o_ap_vld,
        internal_state_4_i,
        internal_state_4_o,
        internal_state_4_o_ap_vld,
        internal_state_5_i,
        internal_state_5_o,
        internal_state_5_o_ap_vld,
        internal_state_6_i,
        internal_state_6_o,
        internal_state_6_o_ap_vld,
        internal_state_7_i,
        internal_state_7_o,
        internal_state_7_o_ap_vld,
        internal_state_8_i,
        internal_state_8_o,
        internal_state_8_o_ap_vld,
        internal_state_9_i,
        internal_state_9_o,
        internal_state_9_o_ap_vld,
        internal_state_10_i,
        internal_state_10_o,
        internal_state_10_o_ap_vld,
        internal_state_11_i,
        internal_state_11_o,
        internal_state_11_o_ap_vld,
        internal_state_12_i,
        internal_state_12_o,
        internal_state_12_o_ap_vld,
        internal_state_13_i,
        internal_state_13_o,
        internal_state_13_o_ap_vld,
        internal_state_14_i,
        internal_state_14_o,
        internal_state_14_o_ap_vld,
        internal_state_15_i,
        internal_state_15_o,
        internal_state_15_o_ap_vld,
        internal_state_16_i,
        internal_state_16_o,
        internal_state_16_o_ap_vld,
        internal_state_17_i,
        internal_state_17_o,
        internal_state_17_o_ap_vld,
        internal_state_18_i,
        internal_state_18_o,
        internal_state_18_o_ap_vld,
        internal_state_19_i,
        internal_state_19_o,
        internal_state_19_o_ap_vld,
        internal_state_20_i,
        internal_state_20_o,
        internal_state_20_o_ap_vld,
        internal_state_21_i,
        internal_state_21_o,
        internal_state_21_o_ap_vld,
        internal_state_22_i,
        internal_state_22_o,
        internal_state_22_o_ap_vld,
        internal_state_23_i,
        internal_state_23_o,
        internal_state_23_o_ap_vld,
        internal_state_24_i,
        internal_state_24_o,
        internal_state_24_o_ap_vld,
        internal_state_25_i,
        internal_state_25_o,
        internal_state_25_o_ap_vld,
        internal_state_26_i,
        internal_state_26_o,
        internal_state_26_o_ap_vld,
        internal_state_27_i,
        internal_state_27_o,
        internal_state_27_o_ap_vld,
        internal_state_28_i,
        internal_state_28_o,
        internal_state_28_o_ap_vld,
        internal_state_29_i,
        internal_state_29_o,
        internal_state_29_o_ap_vld,
        internal_state_30_i,
        internal_state_30_o,
        internal_state_30_o_ap_vld,
        internal_state_31_i,
        internal_state_31_o,
        internal_state_31_o_ap_vld,
        internal_state_32_i,
        internal_state_32_o,
        internal_state_32_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 55'd1;
parameter    ap_ST_fsm_state2 = 55'd2;
parameter    ap_ST_fsm_state3 = 55'd4;
parameter    ap_ST_fsm_state4 = 55'd8;
parameter    ap_ST_fsm_state5 = 55'd16;
parameter    ap_ST_fsm_state6 = 55'd32;
parameter    ap_ST_fsm_state7 = 55'd64;
parameter    ap_ST_fsm_state8 = 55'd128;
parameter    ap_ST_fsm_state9 = 55'd256;
parameter    ap_ST_fsm_state10 = 55'd512;
parameter    ap_ST_fsm_state11 = 55'd1024;
parameter    ap_ST_fsm_state12 = 55'd2048;
parameter    ap_ST_fsm_state13 = 55'd4096;
parameter    ap_ST_fsm_state14 = 55'd8192;
parameter    ap_ST_fsm_state15 = 55'd16384;
parameter    ap_ST_fsm_state16 = 55'd32768;
parameter    ap_ST_fsm_state17 = 55'd65536;
parameter    ap_ST_fsm_state18 = 55'd131072;
parameter    ap_ST_fsm_state19 = 55'd262144;
parameter    ap_ST_fsm_state20 = 55'd524288;
parameter    ap_ST_fsm_state21 = 55'd1048576;
parameter    ap_ST_fsm_state22 = 55'd2097152;
parameter    ap_ST_fsm_state23 = 55'd4194304;
parameter    ap_ST_fsm_state24 = 55'd8388608;
parameter    ap_ST_fsm_state25 = 55'd16777216;
parameter    ap_ST_fsm_state26 = 55'd33554432;
parameter    ap_ST_fsm_state27 = 55'd67108864;
parameter    ap_ST_fsm_state28 = 55'd134217728;
parameter    ap_ST_fsm_state29 = 55'd268435456;
parameter    ap_ST_fsm_state30 = 55'd536870912;
parameter    ap_ST_fsm_state31 = 55'd1073741824;
parameter    ap_ST_fsm_state32 = 55'd2147483648;
parameter    ap_ST_fsm_state33 = 55'd4294967296;
parameter    ap_ST_fsm_state34 = 55'd8589934592;
parameter    ap_ST_fsm_state35 = 55'd17179869184;
parameter    ap_ST_fsm_state36 = 55'd34359738368;
parameter    ap_ST_fsm_state37 = 55'd68719476736;
parameter    ap_ST_fsm_state38 = 55'd137438953472;
parameter    ap_ST_fsm_state39 = 55'd274877906944;
parameter    ap_ST_fsm_state40 = 55'd549755813888;
parameter    ap_ST_fsm_state41 = 55'd1099511627776;
parameter    ap_ST_fsm_state42 = 55'd2199023255552;
parameter    ap_ST_fsm_state43 = 55'd4398046511104;
parameter    ap_ST_fsm_state44 = 55'd8796093022208;
parameter    ap_ST_fsm_state45 = 55'd17592186044416;
parameter    ap_ST_fsm_state46 = 55'd35184372088832;
parameter    ap_ST_fsm_state47 = 55'd70368744177664;
parameter    ap_ST_fsm_state48 = 55'd140737488355328;
parameter    ap_ST_fsm_state49 = 55'd281474976710656;
parameter    ap_ST_fsm_state50 = 55'd562949953421312;
parameter    ap_ST_fsm_state51 = 55'd1125899906842624;
parameter    ap_ST_fsm_state52 = 55'd2251799813685248;
parameter    ap_ST_fsm_state53 = 55'd4503599627370496;
parameter    ap_ST_fsm_state54 = 55'd9007199254740992;
parameter    ap_ST_fsm_state55 = 55'd18014398509481984;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [5:0] outa_address0;
output   outa_ce0;
output   outa_we0;
output  [31:0] outa_d0;
input  [31:0] coefficient_0;
input  [31:0] coefficient_1;
input  [31:0] coefficient_2;
input  [31:0] coefficient_3;
input  [31:0] coefficient_4;
input  [31:0] coefficient_5;
input  [31:0] coefficient_6;
input  [31:0] coefficient_7;
input  [31:0] coefficient_8;
input  [31:0] coefficient_9;
input  [31:0] coefficient_10;
input  [31:0] coefficient_11;
input  [31:0] coefficient_12;
input  [31:0] coefficient_13;
input  [31:0] coefficient_14;
input  [31:0] coefficient_15;
input  [31:0] coefficient_16;
input  [31:0] coefficient_17;
input  [31:0] coefficient_18;
input  [31:0] coefficient_19;
input  [31:0] coefficient_20;
input  [31:0] coefficient_21;
input  [31:0] coefficient_22;
input  [31:0] coefficient_23;
input  [31:0] coefficient_24;
input  [31:0] coefficient_25;
input  [31:0] coefficient_26;
input  [31:0] coefficient_27;
input  [31:0] coefficient_28;
input  [31:0] coefficient_29;
input  [31:0] coefficient_30;
input  [31:0] coefficient_31;
input  [31:0] coefficient_32;
input  [31:0] coefficient_33;
input  [31:0] coefficient_34;
input  [31:0] coefficient_35;
input  [31:0] coefficient_36;
input  [31:0] coefficient_37;
input  [31:0] coefficient_38;
input  [31:0] coefficient_39;
input  [31:0] coefficient_40;
input  [31:0] coefficient_41;
input  [31:0] coefficient_42;
input  [31:0] coefficient_43;
input  [31:0] coefficient_44;
input  [31:0] coefficient_45;
input  [31:0] coefficient_46;
input  [31:0] coefficient_47;
input  [31:0] coefficient_48;
input  [31:0] coefficient_49;
input  [31:0] coefficient_50;
input  [31:0] coefficient_51;
input  [31:0] coefficient_52;
input  [31:0] coefficient_53;
input  [31:0] coefficient_54;
input  [31:0] coefficient_55;
input  [31:0] coefficient_56;
input  [31:0] coefficient_57;
input  [31:0] coefficient_58;
input  [31:0] coefficient_59;
input  [31:0] coefficient_60;
input  [31:0] coefficient_61;
input  [31:0] coefficient_62;
input  [31:0] coefficient_63;
input  [31:0] internal_state_0_i;
output  [31:0] internal_state_0_o;
output   internal_state_0_o_ap_vld;
input  [31:0] internal_state_1_i;
output  [31:0] internal_state_1_o;
output   internal_state_1_o_ap_vld;
input  [31:0] internal_state_2_i;
output  [31:0] internal_state_2_o;
output   internal_state_2_o_ap_vld;
input  [31:0] internal_state_3_i;
output  [31:0] internal_state_3_o;
output   internal_state_3_o_ap_vld;
input  [31:0] internal_state_4_i;
output  [31:0] internal_state_4_o;
output   internal_state_4_o_ap_vld;
input  [31:0] internal_state_5_i;
output  [31:0] internal_state_5_o;
output   internal_state_5_o_ap_vld;
input  [31:0] internal_state_6_i;
output  [31:0] internal_state_6_o;
output   internal_state_6_o_ap_vld;
input  [31:0] internal_state_7_i;
output  [31:0] internal_state_7_o;
output   internal_state_7_o_ap_vld;
input  [31:0] internal_state_8_i;
output  [31:0] internal_state_8_o;
output   internal_state_8_o_ap_vld;
input  [31:0] internal_state_9_i;
output  [31:0] internal_state_9_o;
output   internal_state_9_o_ap_vld;
input  [31:0] internal_state_10_i;
output  [31:0] internal_state_10_o;
output   internal_state_10_o_ap_vld;
input  [31:0] internal_state_11_i;
output  [31:0] internal_state_11_o;
output   internal_state_11_o_ap_vld;
input  [31:0] internal_state_12_i;
output  [31:0] internal_state_12_o;
output   internal_state_12_o_ap_vld;
input  [31:0] internal_state_13_i;
output  [31:0] internal_state_13_o;
output   internal_state_13_o_ap_vld;
input  [31:0] internal_state_14_i;
output  [31:0] internal_state_14_o;
output   internal_state_14_o_ap_vld;
input  [31:0] internal_state_15_i;
output  [31:0] internal_state_15_o;
output   internal_state_15_o_ap_vld;
input  [31:0] internal_state_16_i;
output  [31:0] internal_state_16_o;
output   internal_state_16_o_ap_vld;
input  [31:0] internal_state_17_i;
output  [31:0] internal_state_17_o;
output   internal_state_17_o_ap_vld;
input  [31:0] internal_state_18_i;
output  [31:0] internal_state_18_o;
output   internal_state_18_o_ap_vld;
input  [31:0] internal_state_19_i;
output  [31:0] internal_state_19_o;
output   internal_state_19_o_ap_vld;
input  [31:0] internal_state_20_i;
output  [31:0] internal_state_20_o;
output   internal_state_20_o_ap_vld;
input  [31:0] internal_state_21_i;
output  [31:0] internal_state_21_o;
output   internal_state_21_o_ap_vld;
input  [31:0] internal_state_22_i;
output  [31:0] internal_state_22_o;
output   internal_state_22_o_ap_vld;
input  [31:0] internal_state_23_i;
output  [31:0] internal_state_23_o;
output   internal_state_23_o_ap_vld;
input  [31:0] internal_state_24_i;
output  [31:0] internal_state_24_o;
output   internal_state_24_o_ap_vld;
input  [31:0] internal_state_25_i;
output  [31:0] internal_state_25_o;
output   internal_state_25_o_ap_vld;
input  [31:0] internal_state_26_i;
output  [31:0] internal_state_26_o;
output   internal_state_26_o_ap_vld;
input  [31:0] internal_state_27_i;
output  [31:0] internal_state_27_o;
output   internal_state_27_o_ap_vld;
input  [31:0] internal_state_28_i;
output  [31:0] internal_state_28_o;
output   internal_state_28_o_ap_vld;
input  [31:0] internal_state_29_i;
output  [31:0] internal_state_29_o;
output   internal_state_29_o_ap_vld;
input  [31:0] internal_state_30_i;
output  [31:0] internal_state_30_o;
output   internal_state_30_o_ap_vld;
input  [31:0] internal_state_31_i;
output  [31:0] internal_state_31_o;
output   internal_state_31_o_ap_vld;
input  [31:0] internal_state_32_i;
output  [31:0] internal_state_32_o;
output   internal_state_32_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] internal_state_0_o;
reg internal_state_0_o_ap_vld;
reg[31:0] internal_state_1_o;
reg internal_state_1_o_ap_vld;
reg[31:0] internal_state_2_o;
reg internal_state_2_o_ap_vld;
reg[31:0] internal_state_3_o;
reg internal_state_3_o_ap_vld;
reg[31:0] internal_state_4_o;
reg internal_state_4_o_ap_vld;
reg[31:0] internal_state_5_o;
reg internal_state_5_o_ap_vld;
reg[31:0] internal_state_6_o;
reg internal_state_6_o_ap_vld;
reg[31:0] internal_state_7_o;
reg internal_state_7_o_ap_vld;
reg[31:0] internal_state_8_o;
reg internal_state_8_o_ap_vld;
reg[31:0] internal_state_9_o;
reg internal_state_9_o_ap_vld;
reg[31:0] internal_state_10_o;
reg internal_state_10_o_ap_vld;
reg[31:0] internal_state_11_o;
reg internal_state_11_o_ap_vld;
reg[31:0] internal_state_12_o;
reg internal_state_12_o_ap_vld;
reg[31:0] internal_state_13_o;
reg internal_state_13_o_ap_vld;
reg[31:0] internal_state_14_o;
reg internal_state_14_o_ap_vld;
reg[31:0] internal_state_15_o;
reg internal_state_15_o_ap_vld;
reg[31:0] internal_state_16_o;
reg internal_state_16_o_ap_vld;
reg[31:0] internal_state_17_o;
reg internal_state_17_o_ap_vld;
reg[31:0] internal_state_18_o;
reg internal_state_18_o_ap_vld;
reg[31:0] internal_state_19_o;
reg internal_state_19_o_ap_vld;
reg[31:0] internal_state_20_o;
reg internal_state_20_o_ap_vld;
reg[31:0] internal_state_21_o;
reg internal_state_21_o_ap_vld;
reg[31:0] internal_state_22_o;
reg internal_state_22_o_ap_vld;
reg[31:0] internal_state_23_o;
reg internal_state_23_o_ap_vld;
reg[31:0] internal_state_24_o;
reg internal_state_24_o_ap_vld;
reg[31:0] internal_state_25_o;
reg internal_state_25_o_ap_vld;
reg[31:0] internal_state_26_o;
reg internal_state_26_o_ap_vld;
reg[31:0] internal_state_27_o;
reg internal_state_27_o_ap_vld;
reg[31:0] internal_state_28_o;
reg internal_state_28_o_ap_vld;
reg[31:0] internal_state_29_o;
reg internal_state_29_o_ap_vld;
reg[31:0] internal_state_30_o;
reg internal_state_30_o_ap_vld;
reg[31:0] internal_state_31_o;
reg internal_state_31_o_ap_vld;
reg[31:0] internal_state_32_o;
reg internal_state_32_o_ap_vld;

(* fsm_encoding = "none" *) reg   [54:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] int_state_V_q1;
reg   [31:0] reg_2229;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire   [31:0] coeff_V_q1;
reg   [31:0] reg_2234;
wire   [31:0] empty_fu_2239_p1;
reg   [31:0] empty_reg_3319;
wire   [31:0] empty_122_fu_2244_p1;
reg   [31:0] empty_122_reg_3324;
wire   [31:0] empty_123_fu_2249_p1;
reg   [31:0] empty_123_reg_3329;
wire   [31:0] empty_124_fu_2254_p1;
reg   [31:0] empty_124_reg_3334;
wire   [31:0] empty_125_fu_2259_p1;
reg   [31:0] empty_125_reg_3339;
wire   [31:0] empty_126_fu_2264_p1;
reg   [31:0] empty_126_reg_3344;
wire   [31:0] empty_127_fu_2269_p1;
reg   [31:0] empty_127_reg_3349;
wire   [31:0] empty_128_fu_2274_p1;
reg   [31:0] empty_128_reg_3354;
wire   [31:0] empty_129_fu_2279_p1;
reg   [31:0] empty_129_reg_3359;
wire   [31:0] empty_130_fu_2284_p1;
reg   [31:0] empty_130_reg_3364;
wire   [31:0] empty_131_fu_2289_p1;
reg   [31:0] empty_131_reg_3369;
wire   [31:0] empty_132_fu_2294_p1;
reg   [31:0] empty_132_reg_3374;
wire   [31:0] empty_133_fu_2299_p1;
reg   [31:0] empty_133_reg_3379;
wire   [31:0] empty_134_fu_2304_p1;
reg   [31:0] empty_134_reg_3384;
wire   [31:0] empty_135_fu_2309_p1;
reg   [31:0] empty_135_reg_3389;
wire   [31:0] empty_136_fu_2314_p1;
reg   [31:0] empty_136_reg_3394;
wire   [31:0] empty_137_fu_2319_p1;
reg   [31:0] empty_137_reg_3399;
wire   [31:0] empty_138_fu_2324_p1;
reg   [31:0] empty_138_reg_3404;
wire   [31:0] empty_139_fu_2329_p1;
reg   [31:0] empty_139_reg_3409;
wire   [31:0] empty_140_fu_2334_p1;
reg   [31:0] empty_140_reg_3414;
wire   [31:0] empty_141_fu_2339_p1;
reg   [31:0] empty_141_reg_3419;
wire   [31:0] empty_142_fu_2344_p1;
reg   [31:0] empty_142_reg_3424;
wire   [31:0] empty_143_fu_2349_p1;
reg   [31:0] empty_143_reg_3429;
wire   [31:0] empty_144_fu_2354_p1;
reg   [31:0] empty_144_reg_3434;
wire   [31:0] empty_145_fu_2359_p1;
reg   [31:0] empty_145_reg_3439;
wire   [31:0] empty_146_fu_2364_p1;
reg   [31:0] empty_146_reg_3444;
wire   [31:0] empty_147_fu_2369_p1;
reg   [31:0] empty_147_reg_3449;
wire   [31:0] empty_148_fu_2374_p1;
reg   [31:0] empty_148_reg_3454;
wire   [31:0] empty_149_fu_2379_p1;
reg   [31:0] empty_149_reg_3459;
wire   [31:0] empty_150_fu_2384_p1;
reg   [31:0] empty_150_reg_3464;
wire   [31:0] empty_151_fu_2389_p1;
reg   [31:0] empty_151_reg_3469;
wire   [31:0] empty_152_fu_2394_p1;
reg   [31:0] empty_152_reg_3474;
wire   [31:0] empty_153_fu_2399_p1;
reg   [31:0] empty_153_reg_3479;
wire   [31:0] empty_154_fu_2404_p1;
reg   [31:0] empty_154_reg_3484;
wire   [31:0] empty_155_fu_2409_p1;
reg   [31:0] empty_155_reg_3489;
wire   [31:0] empty_156_fu_2414_p1;
reg   [31:0] empty_156_reg_3494;
wire   [31:0] empty_157_fu_2419_p1;
reg   [31:0] empty_157_reg_3499;
wire   [31:0] empty_158_fu_2424_p1;
reg   [31:0] empty_158_reg_3504;
wire   [31:0] empty_159_fu_2429_p1;
reg   [31:0] empty_159_reg_3509;
wire   [31:0] empty_160_fu_2434_p1;
reg   [31:0] empty_160_reg_3514;
wire   [31:0] empty_161_fu_2439_p1;
reg   [31:0] empty_161_reg_3519;
wire   [31:0] empty_162_fu_2444_p1;
reg   [31:0] empty_162_reg_3524;
wire   [31:0] empty_163_fu_2449_p1;
reg   [31:0] empty_163_reg_3529;
wire   [31:0] empty_164_fu_2454_p1;
reg   [31:0] empty_164_reg_3534;
wire   [31:0] empty_165_fu_2459_p1;
reg   [31:0] empty_165_reg_3539;
wire   [31:0] empty_166_fu_2464_p1;
reg   [31:0] empty_166_reg_3544;
wire   [31:0] empty_167_fu_2469_p1;
reg   [31:0] empty_167_reg_3549;
wire   [31:0] empty_168_fu_2474_p1;
reg   [31:0] empty_168_reg_3554;
wire   [31:0] empty_169_fu_2479_p1;
reg   [31:0] empty_169_reg_3559;
wire   [31:0] empty_170_fu_2484_p1;
reg   [31:0] empty_170_reg_3564;
wire   [31:0] empty_171_fu_2489_p1;
reg   [31:0] empty_171_reg_3569;
wire   [31:0] empty_172_fu_2494_p1;
reg   [31:0] empty_172_reg_3574;
wire   [31:0] empty_173_fu_2499_p1;
reg   [31:0] empty_173_reg_3579;
wire   [31:0] empty_174_fu_2504_p1;
reg   [31:0] empty_174_reg_3584;
wire   [31:0] empty_175_fu_2509_p1;
reg   [31:0] empty_175_reg_3589;
wire   [31:0] empty_176_fu_2514_p1;
reg   [31:0] empty_176_reg_3594;
wire   [31:0] empty_177_fu_2519_p1;
reg   [31:0] empty_177_reg_3599;
wire   [31:0] empty_178_fu_2524_p1;
reg   [31:0] empty_178_reg_3604;
wire   [31:0] empty_179_fu_2529_p1;
reg   [31:0] empty_179_reg_3609;
wire   [31:0] empty_180_fu_2534_p1;
reg   [31:0] empty_180_reg_3614;
wire   [31:0] empty_181_fu_2539_p1;
reg   [31:0] empty_181_reg_3619;
wire   [31:0] empty_182_fu_2544_p1;
reg   [31:0] empty_182_reg_3624;
wire   [31:0] empty_183_fu_2549_p1;
reg   [31:0] empty_183_reg_3629;
wire   [31:0] empty_184_fu_2554_p1;
reg   [31:0] empty_184_reg_3634;
wire   [31:0] empty_185_fu_2559_p1;
reg   [31:0] empty_185_reg_3639;
wire   [31:0] empty_186_fu_2564_p1;
reg   [31:0] empty_186_reg_3644;
wire   [31:0] empty_187_fu_2569_p1;
reg   [31:0] empty_187_reg_3649;
wire   [31:0] empty_188_fu_2574_p1;
reg   [31:0] empty_188_reg_3654;
wire   [31:0] empty_189_fu_2579_p1;
reg   [31:0] empty_189_reg_3659;
wire   [31:0] empty_190_fu_2584_p1;
reg   [31:0] empty_190_reg_3664;
wire   [31:0] empty_191_fu_2589_p1;
reg   [31:0] empty_191_reg_3669;
wire   [31:0] empty_192_fu_2594_p1;
reg   [31:0] empty_192_reg_3674;
wire   [31:0] empty_193_fu_2599_p1;
reg   [31:0] empty_193_reg_3679;
wire   [31:0] empty_194_fu_2604_p1;
reg   [31:0] empty_194_reg_3684;
wire   [31:0] empty_195_fu_2609_p1;
reg   [31:0] empty_195_reg_3689;
wire   [31:0] empty_196_fu_2614_p1;
reg   [31:0] empty_196_reg_3694;
wire   [31:0] empty_197_fu_2619_p1;
reg   [31:0] empty_197_reg_3699;
wire   [31:0] empty_198_fu_2624_p1;
reg   [31:0] empty_198_reg_3704;
wire   [31:0] empty_199_fu_2629_p1;
reg   [31:0] empty_199_reg_3709;
wire   [31:0] empty_200_fu_2634_p1;
reg   [31:0] empty_200_reg_3714;
wire   [31:0] empty_201_fu_2639_p1;
reg   [31:0] empty_201_reg_3719;
wire   [31:0] empty_202_fu_2644_p1;
reg   [31:0] empty_202_reg_3724;
wire   [31:0] empty_203_fu_2649_p1;
reg   [31:0] empty_203_reg_3729;
wire   [31:0] empty_204_fu_2654_p1;
reg   [31:0] empty_204_reg_3734;
wire   [31:0] empty_205_fu_2659_p1;
reg   [31:0] empty_205_reg_3739;
wire   [31:0] empty_206_fu_2664_p1;
reg   [31:0] empty_206_reg_3744;
wire   [31:0] empty_207_fu_2669_p1;
reg   [31:0] empty_207_reg_3749;
wire   [31:0] empty_208_fu_2674_p1;
reg   [31:0] empty_208_reg_3754;
wire   [31:0] empty_209_fu_2679_p1;
reg   [31:0] empty_209_reg_3759;
wire   [31:0] empty_210_fu_2684_p1;
reg   [31:0] empty_210_reg_3764;
wire   [31:0] empty_211_fu_2689_p1;
reg   [31:0] empty_211_reg_3769;
wire   [31:0] empty_212_fu_2694_p1;
reg   [31:0] empty_212_reg_3774;
wire   [31:0] empty_213_fu_2699_p1;
reg   [31:0] empty_213_reg_3779;
wire   [31:0] empty_214_fu_2704_p1;
reg   [31:0] empty_214_reg_3784;
wire   [31:0] empty_215_fu_2709_p1;
reg   [31:0] empty_215_reg_3789;
wire   [31:0] empty_216_fu_2714_p1;
reg   [31:0] empty_216_reg_3794;
wire   [31:0] empty_217_fu_2719_p1;
reg   [31:0] empty_217_reg_3799;
wire    ap_CS_fsm_state3;
reg   [31:0] coeff_V_load_reg_3814;
wire    ap_CS_fsm_state4;
wire   [31:0] coeff_V_q0;
reg   [31:0] coeff_V_load_1_reg_3819;
reg   [31:0] coeff_V_load_2_reg_3834;
wire    ap_CS_fsm_state5;
reg   [31:0] coeff_V_load_3_reg_3839;
reg   [31:0] coeff_V_load_4_reg_3854;
wire    ap_CS_fsm_state6;
reg   [31:0] coeff_V_load_5_reg_3859;
reg   [31:0] coeff_V_load_6_reg_3874;
wire    ap_CS_fsm_state7;
reg   [31:0] coeff_V_load_7_reg_3879;
reg   [31:0] coeff_V_load_8_reg_3894;
wire    ap_CS_fsm_state8;
reg   [31:0] coeff_V_load_9_reg_3899;
reg   [31:0] coeff_V_load_10_reg_3914;
wire    ap_CS_fsm_state9;
reg   [31:0] coeff_V_load_11_reg_3919;
reg   [31:0] coeff_V_load_12_reg_3934;
wire    ap_CS_fsm_state10;
reg   [31:0] coeff_V_load_13_reg_3939;
reg   [31:0] coeff_V_load_14_reg_3954;
wire    ap_CS_fsm_state11;
reg   [31:0] coeff_V_load_15_reg_3959;
reg   [31:0] coeff_V_load_16_reg_3974;
wire    ap_CS_fsm_state12;
reg   [31:0] coeff_V_load_17_reg_3979;
reg   [31:0] coeff_V_load_18_reg_3994;
wire    ap_CS_fsm_state13;
reg   [31:0] coeff_V_load_19_reg_3999;
reg   [31:0] coeff_V_load_20_reg_4014;
wire    ap_CS_fsm_state14;
reg   [31:0] coeff_V_load_21_reg_4019;
reg   [31:0] coeff_V_load_22_reg_4034;
wire    ap_CS_fsm_state15;
reg   [31:0] coeff_V_load_23_reg_4039;
reg   [31:0] coeff_V_load_24_reg_4054;
wire    ap_CS_fsm_state16;
reg   [31:0] coeff_V_load_25_reg_4059;
reg   [31:0] coeff_V_load_26_reg_4074;
wire    ap_CS_fsm_state17;
reg   [31:0] coeff_V_load_27_reg_4079;
reg   [31:0] coeff_V_load_28_reg_4094;
wire    ap_CS_fsm_state18;
reg   [31:0] coeff_V_load_29_reg_4099;
wire    ap_CS_fsm_state19;
reg   [31:0] coeff_V_load_30_reg_4120;
reg   [31:0] coeff_V_load_31_reg_4126;
reg   [31:0] coeff_V_load_33_reg_4159;
wire   [31:0] int_state_V_q0;
reg   [31:0] int_state_V_load_1_reg_4174;
wire   [63:0] r_V_160_fu_2732_p2;
reg   [63:0] r_V_160_reg_4191;
reg   [31:0] coeff_V_load_35_reg_4196;
reg   [31:0] int_state_V_load_3_reg_4211;
reg   [0:0] tmp_reg_4216;
reg   [0:0] tmp_429_reg_4222;
reg   [15:0] tmp_2_reg_4228;
wire    ap_CS_fsm_state22;
reg   [31:0] coeff_V_load_36_reg_4246;
reg   [31:0] coeff_V_load_37_reg_4251;
reg   [31:0] int_state_V_load_4_reg_4266;
reg   [31:0] int_state_V_load_5_reg_4271;
wire   [31:0] empty_220_fu_2829_p3;
reg   [31:0] empty_220_reg_4276;
wire    ap_CS_fsm_state23;
reg   [31:0] coeff_V_load_38_reg_4293;
reg   [31:0] coeff_V_load_39_reg_4298;
reg   [31:0] int_state_V_load_6_reg_4313;
reg   [31:0] int_state_V_load_7_reg_4318;
wire    ap_CS_fsm_state24;
reg   [31:0] coeff_V_load_40_reg_4335;
reg   [31:0] coeff_V_load_41_reg_4340;
reg   [31:0] int_state_V_load_8_reg_4355;
reg   [31:0] int_state_V_load_9_reg_4360;
wire    ap_CS_fsm_state25;
reg   [31:0] coeff_V_load_42_reg_4377;
reg   [31:0] coeff_V_load_43_reg_4382;
reg   [31:0] int_state_V_load_10_reg_4397;
reg   [31:0] int_state_V_load_11_reg_4402;
wire    ap_CS_fsm_state26;
reg   [31:0] coeff_V_load_44_reg_4419;
reg   [31:0] coeff_V_load_45_reg_4424;
reg   [31:0] int_state_V_load_12_reg_4439;
reg   [31:0] int_state_V_load_13_reg_4444;
wire    ap_CS_fsm_state27;
reg   [31:0] coeff_V_load_46_reg_4461;
reg   [31:0] coeff_V_load_47_reg_4466;
reg   [31:0] int_state_V_load_14_reg_4481;
reg   [31:0] int_state_V_load_15_reg_4486;
wire    ap_CS_fsm_state28;
reg   [31:0] coeff_V_load_48_reg_4503;
reg   [31:0] coeff_V_load_49_reg_4508;
reg   [31:0] int_state_V_load_16_reg_4523;
reg   [31:0] int_state_V_load_17_reg_4528;
wire    ap_CS_fsm_state29;
reg   [31:0] coeff_V_load_50_reg_4545;
reg   [31:0] coeff_V_load_51_reg_4550;
reg   [31:0] int_state_V_load_18_reg_4565;
reg   [31:0] int_state_V_load_19_reg_4570;
wire    ap_CS_fsm_state30;
reg   [31:0] coeff_V_load_52_reg_4587;
reg   [31:0] coeff_V_load_53_reg_4592;
reg   [31:0] int_state_V_load_20_reg_4607;
reg   [31:0] int_state_V_load_21_reg_4612;
wire    ap_CS_fsm_state31;
reg   [31:0] coeff_V_load_54_reg_4629;
reg   [31:0] coeff_V_load_55_reg_4634;
reg   [31:0] int_state_V_load_22_reg_4649;
reg   [31:0] int_state_V_load_23_reg_4654;
wire    ap_CS_fsm_state32;
reg   [31:0] coeff_V_load_56_reg_4671;
reg   [31:0] coeff_V_load_57_reg_4676;
reg   [31:0] int_state_V_load_24_reg_4691;
reg   [31:0] int_state_V_load_25_reg_4696;
wire    ap_CS_fsm_state33;
reg   [31:0] coeff_V_load_58_reg_4713;
reg   [31:0] coeff_V_load_59_reg_4718;
reg   [31:0] int_state_V_load_26_reg_4733;
reg   [31:0] int_state_V_load_27_reg_4738;
wire    ap_CS_fsm_state34;
wire   [5:0] int_state_V_addr_30_reg_4749;
reg   [31:0] coeff_V_load_60_reg_4754;
reg   [31:0] coeff_V_load_61_reg_4759;
reg   [31:0] int_state_V_load_28_reg_4774;
reg   [31:0] int_state_V_load_29_reg_4779;
reg   [31:0] coeff_V_load_62_reg_4784;
wire    ap_CS_fsm_state35;
reg   [31:0] coeff_V_load_63_reg_4789;
reg   [31:0] int_state_V_load_30_reg_4794;
reg   [31:0] int_state_V_load_31_reg_4799;
wire   [47:0] lhs_fu_2837_p3;
reg   [47:0] lhs_reg_4804;
wire   [63:0] mul_ln1273_fu_2873_p2;
reg   [63:0] mul_ln1273_reg_4809;
wire    ap_CS_fsm_state37;
wire   [63:0] mul_ln1273_1_fu_2879_p2;
reg   [63:0] mul_ln1273_1_reg_4814;
wire   [31:0] select_ln346_2_fu_2995_p3;
reg   [31:0] select_ln346_2_reg_4819;
wire    ap_CS_fsm_state38;
reg   [5:0] coeff_V_address0;
reg    coeff_V_ce0;
reg    coeff_V_we0;
reg   [5:0] coeff_V_address1;
reg    coeff_V_ce1;
reg    coeff_V_we1;
reg   [5:0] int_state_V_address0;
reg    int_state_V_ce0;
reg    int_state_V_we0;
reg   [31:0] int_state_V_d0;
reg   [5:0] int_state_V_address1;
reg    int_state_V_ce1;
reg    int_state_V_we1;
reg   [31:0] int_state_V_d1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_done;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_idle;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_ready;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we0;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d0;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we1;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d1;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_din0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_ce;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_done;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_idle;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_ready;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we0;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d0;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we1;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_done;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_idle;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_ready;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_address0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_ce0;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_address0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_ce0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_we0;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_d0;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_30_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_30_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_29_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_29_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_28_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_28_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_27_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_27_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_26_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_26_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_25_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_25_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_24_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_24_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_23_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_23_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_22_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_22_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_21_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_21_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_20_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_20_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_19_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_19_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_18_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_18_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_17_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_17_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_16_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_16_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_15_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_15_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_14_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_14_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_13_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_13_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_12_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_12_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_11_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_11_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_10_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_10_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_9_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_9_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_8_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_8_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_7_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_7_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_6_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_6_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_5_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_5_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_4_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_4_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_3_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_3_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_2_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_2_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_1_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_1_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_bottom_V_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_bottom_V_out_ap_vld;
wire  signed [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i158_30_phi_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i158_30_phi_out_ap_vld;
wire  signed [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i491_30_phi_out;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i491_30_phi_out_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_din0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_ce;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_idle;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_ready;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3_ap_vld;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce0;
wire   [5:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address1;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce1;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30_ap_vld;
wire   [31:0] grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31;
wire    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31_ap_vld;
reg    grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg;
reg    grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg;
wire    ap_CS_fsm_state36;
reg    grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire   [0:0] tobool_i_i_fu_2773_p2;
wire   [0:0] brmerge1270_fu_2778_p2;
wire   [0:0] lnot49_i_i_fu_2783_p2;
wire   [0:0] cmp_i13_i_i_not_fu_2799_p2;
wire   [0:0] bit_select11_i_i_not_fu_2794_p2;
wire   [0:0] brmerge1271_fu_2804_p2;
wire   [0:0] overflow_66_fu_2788_p2;
wire   [0:0] underflow_66_fu_2810_p2;
wire   [0:0] empty_218_fu_2815_p2;
wire   [31:0] empty_219_fu_2821_p3;
wire   [31:0] sum_V_s_fu_2764_p4;
wire   [63:0] sub_ln1348_fu_2893_p2;
wire   [15:0] tmp_10_fu_2923_p4;
wire   [0:0] tmp_431_fu_2915_p3;
wire   [0:0] icmp_ln878_fu_2933_p2;
wire   [0:0] tmp_430_fu_2897_p3;
wire   [0:0] or_ln895_fu_2939_p2;
wire   [0:0] xor_ln895_fu_2945_p2;
wire   [0:0] icmp_ln896_fu_2963_p2;
wire   [0:0] xor_ln896_fu_2957_p2;
wire   [0:0] or_ln896_fu_2969_p2;
wire   [0:0] and_ln895_fu_2951_p2;
wire   [0:0] and_ln896_fu_2975_p2;
wire   [0:0] or_ln346_fu_2989_p2;
wire   [31:0] select_ln346_3_fu_2981_p3;
wire   [31:0] trunc_ln4_fu_2905_p4;
wire   [63:0] grp_fu_4824_p1;
reg   [31:0] grp_fu_4824_p0;
reg    grp_fu_4824_ce;
reg   [54:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 55'd1;
#0 grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg = 1'b0;
#0 grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg = 1'b0;
#0 grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg = 1'b0;
#0 grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg = 1'b0;
end

latnrm_coeff_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
coeff_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(coeff_V_address0),
    .ce0(coeff_V_ce0),
    .we0(coeff_V_we0),
    .d0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d0),
    .q0(coeff_V_q0),
    .address1(coeff_V_address1),
    .ce1(coeff_V_ce1),
    .we1(coeff_V_we1),
    .d1(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d1),
    .q1(coeff_V_q1)
);

latnrm_int_state_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
int_state_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(int_state_V_address0),
    .ce0(int_state_V_ce0),
    .we0(int_state_V_we0),
    .d0(int_state_V_d0),
    .q0(int_state_V_q0),
    .address1(int_state_V_address1),
    .ce1(int_state_V_ce1),
    .we1(int_state_V_we1),
    .d1(int_state_V_d1),
    .q1(int_state_V_q1)
);

latnrm_latnrm_Pipeline_VITIS_LOOP_20_1 grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start),
    .ap_done(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_done),
    .ap_idle(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_idle),
    .ap_ready(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_ready),
    .empty_56(empty_reg_3319),
    .empty_57(empty_122_reg_3324),
    .empty_58(empty_123_reg_3329),
    .empty_59(empty_124_reg_3334),
    .empty_60(empty_125_reg_3339),
    .empty_61(empty_126_reg_3344),
    .empty_62(empty_127_reg_3349),
    .empty_63(empty_128_reg_3354),
    .empty_64(empty_129_reg_3359),
    .empty_65(empty_130_reg_3364),
    .empty_66(empty_131_reg_3369),
    .empty_67(empty_132_reg_3374),
    .empty_68(empty_133_reg_3379),
    .empty_69(empty_134_reg_3384),
    .empty_70(empty_135_reg_3389),
    .empty_71(empty_136_reg_3394),
    .coeff_V_address0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address0),
    .coeff_V_ce0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce0),
    .coeff_V_we0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we0),
    .coeff_V_d0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d0),
    .coeff_V_address1(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address1),
    .coeff_V_ce1(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce1),
    .coeff_V_we1(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we1),
    .coeff_V_d1(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_d1),
    .empty_72(empty_137_reg_3399),
    .empty_73(empty_138_reg_3404),
    .empty_74(empty_139_reg_3409),
    .empty_75(empty_140_reg_3414),
    .empty_76(empty_141_reg_3419),
    .empty_77(empty_142_reg_3424),
    .empty_78(empty_143_reg_3429),
    .empty_79(empty_144_reg_3434),
    .empty_80(empty_145_reg_3439),
    .empty_81(empty_146_reg_3444),
    .empty_82(empty_147_reg_3449),
    .empty_83(empty_148_reg_3454),
    .empty_84(empty_149_reg_3459),
    .empty_85(empty_150_reg_3464),
    .empty_86(empty_151_reg_3469),
    .empty_87(empty_152_reg_3474),
    .empty_88(empty_153_reg_3479),
    .empty_89(empty_154_reg_3484),
    .empty_90(empty_155_reg_3489),
    .empty_91(empty_156_reg_3494),
    .empty_92(empty_157_reg_3499),
    .empty_93(empty_158_reg_3504),
    .empty_94(empty_159_reg_3509),
    .empty_95(empty_160_reg_3514),
    .empty_96(empty_161_reg_3519),
    .empty_97(empty_162_reg_3524),
    .empty_98(empty_163_reg_3529),
    .empty_99(empty_164_reg_3534),
    .empty_100(empty_165_reg_3539),
    .empty_101(empty_166_reg_3544),
    .empty_102(empty_167_reg_3549),
    .empty_103(empty_168_reg_3554),
    .empty_104(empty_169_reg_3559),
    .empty_105(empty_170_reg_3564),
    .empty_106(empty_171_reg_3569),
    .empty_107(empty_172_reg_3574),
    .empty_108(empty_173_reg_3579),
    .empty_109(empty_174_reg_3584),
    .empty_110(empty_175_reg_3589),
    .empty_111(empty_176_reg_3594),
    .empty_112(empty_177_reg_3599),
    .empty_113(empty_178_reg_3604),
    .empty_114(empty_179_reg_3609),
    .empty_115(empty_180_reg_3614),
    .empty_116(empty_181_reg_3619),
    .empty_117(empty_182_reg_3624),
    .empty_118(empty_183_reg_3629),
    .empty(empty_184_reg_3634),
    .grp_fu_4824_p_din0(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_din0),
    .grp_fu_4824_p_dout0(grp_fu_4824_p1),
    .grp_fu_4824_p_ce(grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_ce)
);

latnrm_latnrm_Pipeline_VITIS_LOOP_24_2 grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start),
    .ap_done(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_done),
    .ap_idle(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_idle),
    .ap_ready(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_ready),
    .empty_24(empty_194_reg_3684),
    .empty_25(empty_195_reg_3689),
    .empty_26(empty_196_reg_3694),
    .empty_27(empty_197_reg_3699),
    .empty_28(empty_198_reg_3704),
    .empty_29(empty_199_reg_3709),
    .empty_30(empty_200_reg_3714),
    .empty_31(empty_201_reg_3719),
    .int_state_V_address0(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address0),
    .int_state_V_ce0(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce0),
    .int_state_V_we0(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we0),
    .int_state_V_d0(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d0),
    .int_state_V_address1(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address1),
    .int_state_V_ce1(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce1),
    .int_state_V_we1(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we1),
    .int_state_V_d1(grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d1),
    .empty_32(empty_202_reg_3724),
    .empty_33(empty_203_reg_3729),
    .empty_34(empty_204_reg_3734),
    .empty_35(empty_205_reg_3739),
    .empty_36(empty_206_reg_3744),
    .empty_37(empty_207_reg_3749),
    .empty_38(empty_208_reg_3754),
    .empty_39(empty_209_reg_3759),
    .empty_40(empty_210_reg_3764),
    .empty_41(empty_211_reg_3769),
    .empty_42(empty_212_reg_3774),
    .empty_43(empty_213_reg_3779),
    .empty_44(empty_214_reg_3784),
    .empty_45(empty_215_reg_3789),
    .empty_46(empty_216_reg_3794),
    .empty_47(empty_217_reg_3799),
    .empty_48(empty_185_reg_3639),
    .empty_49(empty_186_reg_3644),
    .empty_50(empty_187_reg_3649),
    .empty_51(empty_188_reg_3654),
    .empty_52(empty_189_reg_3659),
    .empty_53(empty_190_reg_3664),
    .empty_54(empty_191_reg_3669),
    .empty_55(empty_192_reg_3674),
    .empty(empty_193_reg_3679)
);

latnrm_latnrm_Pipeline_VITIS_LOOP_33_3 grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start),
    .ap_done(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_done),
    .ap_idle(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_idle),
    .ap_ready(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_ready),
    .int_state_V_load_31(int_state_V_load_31_reg_4799),
    .int_state_V_load_30(int_state_V_load_30_reg_4794),
    .int_state_V_load_29(int_state_V_load_29_reg_4779),
    .int_state_V_load_28(int_state_V_load_28_reg_4774),
    .int_state_V_load_27(int_state_V_load_27_reg_4738),
    .int_state_V_load_26(int_state_V_load_26_reg_4733),
    .int_state_V_load_25(int_state_V_load_25_reg_4696),
    .int_state_V_load_24(int_state_V_load_24_reg_4691),
    .int_state_V_load_23(int_state_V_load_23_reg_4654),
    .int_state_V_load_22(int_state_V_load_22_reg_4649),
    .int_state_V_load_21(int_state_V_load_21_reg_4612),
    .int_state_V_load_20(int_state_V_load_20_reg_4607),
    .int_state_V_load_19(int_state_V_load_19_reg_4570),
    .int_state_V_load_18(int_state_V_load_18_reg_4565),
    .int_state_V_load_17(int_state_V_load_17_reg_4528),
    .int_state_V_load_16(int_state_V_load_16_reg_4523),
    .int_state_V_load_15(int_state_V_load_15_reg_4486),
    .int_state_V_load_14(int_state_V_load_14_reg_4481),
    .int_state_V_load_13(int_state_V_load_13_reg_4444),
    .int_state_V_load_12(int_state_V_load_12_reg_4439),
    .int_state_V_load_11(int_state_V_load_11_reg_4402),
    .int_state_V_load_10(int_state_V_load_10_reg_4397),
    .int_state_V_load_9(int_state_V_load_9_reg_4360),
    .int_state_V_load_8(int_state_V_load_8_reg_4355),
    .int_state_V_load_7(int_state_V_load_7_reg_4318),
    .int_state_V_load_6(int_state_V_load_6_reg_4313),
    .int_state_V_load_5(int_state_V_load_5_reg_4271),
    .int_state_V_load_4(int_state_V_load_4_reg_4266),
    .int_state_V_load_3(int_state_V_load_3_reg_4211),
    .int_state_V_load_2(reg_2229),
    .int_state_V_load_1(int_state_V_load_1_reg_4174),
    .data_address0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_address0),
    .data_ce0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_ce0),
    .data_q0(data_q0),
    .r_V_5(coeff_V_load_reg_3814),
    .r_V_7(coeff_V_load_1_reg_3819),
    .r_V_12(coeff_V_load_2_reg_3834),
    .r_V_17(coeff_V_load_3_reg_3839),
    .r_V_22(coeff_V_load_4_reg_3854),
    .r_V_27(coeff_V_load_5_reg_3859),
    .r_V_32(coeff_V_load_6_reg_3874),
    .r_V_37(coeff_V_load_7_reg_3879),
    .r_V_42(coeff_V_load_8_reg_3894),
    .r_V_47(coeff_V_load_9_reg_3899),
    .r_V_52(coeff_V_load_10_reg_3914),
    .r_V_57(coeff_V_load_11_reg_3919),
    .r_V_62(coeff_V_load_12_reg_3934),
    .r_V_67(coeff_V_load_13_reg_3939),
    .r_V_72(coeff_V_load_14_reg_3954),
    .r_V_77(coeff_V_load_15_reg_3959),
    .r_V_82(coeff_V_load_16_reg_3974),
    .r_V_87(coeff_V_load_17_reg_3979),
    .r_V_92(coeff_V_load_18_reg_3994),
    .r_V_97(coeff_V_load_19_reg_3999),
    .r_V_102(coeff_V_load_20_reg_4014),
    .r_V_107(coeff_V_load_21_reg_4019),
    .r_V_112(coeff_V_load_22_reg_4034),
    .r_V_117(coeff_V_load_23_reg_4039),
    .r_V_122(coeff_V_load_24_reg_4054),
    .r_V_127(coeff_V_load_25_reg_4059),
    .r_V_132(coeff_V_load_26_reg_4074),
    .r_V_137(coeff_V_load_27_reg_4079),
    .r_V_142(coeff_V_load_28_reg_4094),
    .r_V_147(coeff_V_load_29_reg_4099),
    .r_V_152(coeff_V_load_30_reg_4120),
    .r_V_156(coeff_V_load_31_reg_4126),
    .conv7_i_1(coeff_V_load_33_reg_4159),
    .sext_ln33(lhs_reg_4804),
    .conv7_i_2(reg_2234),
    .conv7_i_3(coeff_V_load_35_reg_4196),
    .conv7_i_4(coeff_V_load_36_reg_4246),
    .conv7_i_5(coeff_V_load_37_reg_4251),
    .conv7_i_6(coeff_V_load_38_reg_4293),
    .conv7_i_7(coeff_V_load_39_reg_4298),
    .conv7_i_8(coeff_V_load_40_reg_4335),
    .conv7_i_9(coeff_V_load_41_reg_4340),
    .conv7_i_10(coeff_V_load_42_reg_4377),
    .conv7_i_11(coeff_V_load_43_reg_4382),
    .conv7_i_12(coeff_V_load_44_reg_4419),
    .conv7_i_13(coeff_V_load_45_reg_4424),
    .conv7_i_14(coeff_V_load_46_reg_4461),
    .conv7_i_15(coeff_V_load_47_reg_4466),
    .conv7_i_16(coeff_V_load_48_reg_4503),
    .conv7_i_17(coeff_V_load_49_reg_4508),
    .conv7_i_18(coeff_V_load_50_reg_4545),
    .conv7_i_19(coeff_V_load_51_reg_4550),
    .conv7_i_20(coeff_V_load_52_reg_4587),
    .conv7_i_21(coeff_V_load_53_reg_4592),
    .conv7_i_22(coeff_V_load_54_reg_4629),
    .conv7_i_23(coeff_V_load_55_reg_4634),
    .conv7_i_24(coeff_V_load_56_reg_4671),
    .conv7_i_25(coeff_V_load_57_reg_4676),
    .conv7_i_26(coeff_V_load_58_reg_4713),
    .conv7_i_27(coeff_V_load_59_reg_4718),
    .conv7_i_28(coeff_V_load_60_reg_4754),
    .conv7_i_29(coeff_V_load_61_reg_4759),
    .conv7_i_30(coeff_V_load_62_reg_4784),
    .conv7_i_31(coeff_V_load_63_reg_4789),
    .outa_address0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_address0),
    .outa_ce0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_ce0),
    .outa_we0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_we0),
    .outa_d0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_d0),
    .right_V_30_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_30_out),
    .right_V_30_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_30_out_ap_vld),
    .right_V_29_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_29_out),
    .right_V_29_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_29_out_ap_vld),
    .right_V_28_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_28_out),
    .right_V_28_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_28_out_ap_vld),
    .right_V_27_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_27_out),
    .right_V_27_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_27_out_ap_vld),
    .right_V_26_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_26_out),
    .right_V_26_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_26_out_ap_vld),
    .right_V_25_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_25_out),
    .right_V_25_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_25_out_ap_vld),
    .right_V_24_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_24_out),
    .right_V_24_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_24_out_ap_vld),
    .right_V_23_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_23_out),
    .right_V_23_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_23_out_ap_vld),
    .right_V_22_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_22_out),
    .right_V_22_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_22_out_ap_vld),
    .right_V_21_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_21_out),
    .right_V_21_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_21_out_ap_vld),
    .right_V_20_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_20_out),
    .right_V_20_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_20_out_ap_vld),
    .right_V_19_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_19_out),
    .right_V_19_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_19_out_ap_vld),
    .right_V_18_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_18_out),
    .right_V_18_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_18_out_ap_vld),
    .right_V_17_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_17_out),
    .right_V_17_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_17_out_ap_vld),
    .right_V_16_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_16_out),
    .right_V_16_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_16_out_ap_vld),
    .right_V_15_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_15_out),
    .right_V_15_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_15_out_ap_vld),
    .right_V_14_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_14_out),
    .right_V_14_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_14_out_ap_vld),
    .right_V_13_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_13_out),
    .right_V_13_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_13_out_ap_vld),
    .right_V_12_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_12_out),
    .right_V_12_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_12_out_ap_vld),
    .right_V_11_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_11_out),
    .right_V_11_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_11_out_ap_vld),
    .right_V_10_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_10_out),
    .right_V_10_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_10_out_ap_vld),
    .right_V_9_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_9_out),
    .right_V_9_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_9_out_ap_vld),
    .right_V_8_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_8_out),
    .right_V_8_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_8_out_ap_vld),
    .right_V_7_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_7_out),
    .right_V_7_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_7_out_ap_vld),
    .right_V_6_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_6_out),
    .right_V_6_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_6_out_ap_vld),
    .right_V_5_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_5_out),
    .right_V_5_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_5_out_ap_vld),
    .right_V_4_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_4_out),
    .right_V_4_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_4_out_ap_vld),
    .right_V_3_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_3_out),
    .right_V_3_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_3_out_ap_vld),
    .right_V_2_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_2_out),
    .right_V_2_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_2_out_ap_vld),
    .right_V_1_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_1_out),
    .right_V_1_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_1_out_ap_vld),
    .right_V_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_out),
    .right_V_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_out_ap_vld),
    .bottom_V_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_bottom_V_out),
    .bottom_V_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_bottom_V_out_ap_vld),
    .conv7_i158_30_phi_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i158_30_phi_out),
    .conv7_i158_30_phi_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i158_30_phi_out_ap_vld),
    .conv7_i491_30_phi_out(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i491_30_phi_out),
    .conv7_i491_30_phi_out_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i491_30_phi_out_ap_vld),
    .grp_fu_4824_p_din0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_din0),
    .grp_fu_4824_p_dout0(grp_fu_4824_p1),
    .grp_fu_4824_p_ce(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_ce)
);

latnrm_latnrm_Pipeline_VITIS_LOOP_57_6 grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start),
    .ap_done(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done),
    .ap_idle(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_idle),
    .ap_ready(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_ready),
    .internal_state_1(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1),
    .internal_state_1_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1_ap_vld),
    .internal_state_2(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2),
    .internal_state_2_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2_ap_vld),
    .internal_state_3(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3),
    .internal_state_3_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3_ap_vld),
    .int_state_V_address0(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address0),
    .int_state_V_ce0(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce0),
    .int_state_V_q0(int_state_V_q0),
    .int_state_V_address1(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address1),
    .int_state_V_ce1(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce1),
    .int_state_V_q1(int_state_V_q1),
    .internal_state_0(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0),
    .internal_state_0_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0_ap_vld),
    .internal_state_4(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4),
    .internal_state_4_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4_ap_vld),
    .internal_state_8(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8),
    .internal_state_8_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8_ap_vld),
    .internal_state_12(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12),
    .internal_state_12_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12_ap_vld),
    .internal_state_16(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16),
    .internal_state_16_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16_ap_vld),
    .internal_state_20(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20),
    .internal_state_20_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20_ap_vld),
    .internal_state_24(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24),
    .internal_state_24_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24_ap_vld),
    .internal_state_28(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28),
    .internal_state_28_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28_ap_vld),
    .internal_state_32(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32),
    .internal_state_32_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32_ap_vld),
    .internal_state_5(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5),
    .internal_state_5_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5_ap_vld),
    .internal_state_6(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6),
    .internal_state_6_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6_ap_vld),
    .internal_state_7(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7),
    .internal_state_7_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7_ap_vld),
    .internal_state_9(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9),
    .internal_state_9_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9_ap_vld),
    .internal_state_10(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10),
    .internal_state_10_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10_ap_vld),
    .internal_state_11(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11),
    .internal_state_11_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11_ap_vld),
    .internal_state_13(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13),
    .internal_state_13_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13_ap_vld),
    .internal_state_14(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14),
    .internal_state_14_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14_ap_vld),
    .internal_state_15(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15),
    .internal_state_15_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15_ap_vld),
    .internal_state_17(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17),
    .internal_state_17_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17_ap_vld),
    .internal_state_18(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18),
    .internal_state_18_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18_ap_vld),
    .internal_state_19(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19),
    .internal_state_19_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19_ap_vld),
    .internal_state_21(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21),
    .internal_state_21_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21_ap_vld),
    .internal_state_22(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22),
    .internal_state_22_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22_ap_vld),
    .internal_state_23(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23),
    .internal_state_23_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23_ap_vld),
    .internal_state_25(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25),
    .internal_state_25_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25_ap_vld),
    .internal_state_26(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26),
    .internal_state_26_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26_ap_vld),
    .internal_state_27(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27),
    .internal_state_27_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27_ap_vld),
    .internal_state_29(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29),
    .internal_state_29_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29_ap_vld),
    .internal_state_30(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30),
    .internal_state_30_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30_ap_vld),
    .internal_state_31(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31),
    .internal_state_31_ap_vld(grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31_ap_vld)
);

latnrm_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U436(
    .din0(reg_2234),
    .din1(reg_2229),
    .dout(r_V_160_fu_2732_p2)
);

latnrm_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U437(
    .din0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i158_30_phi_out),
    .din1(coeff_V_load_30_reg_4120),
    .dout(mul_ln1273_fu_2873_p2)
);

latnrm_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U438(
    .din0(grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_conv7_i491_30_phi_out),
    .din1(coeff_V_load_31_reg_4126),
    .dout(mul_ln1273_1_fu_2879_p2)
);

latnrm_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4824_p0),
    .ce(grp_fu_4824_ce),
    .dout(grp_fu_4824_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg <= 1'b1;
        end else if ((grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_ready == 1'b1)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg <= 1'b1;
        end else if ((grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_ready == 1'b1)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg <= 1'b1;
        end else if ((grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_ready == 1'b1)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg <= 1'b1;
        end else if ((grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_ready == 1'b1)) begin
            grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        coeff_V_load_10_reg_3914 <= coeff_V_q1;
        coeff_V_load_11_reg_3919 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        coeff_V_load_12_reg_3934 <= coeff_V_q1;
        coeff_V_load_13_reg_3939 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        coeff_V_load_14_reg_3954 <= coeff_V_q1;
        coeff_V_load_15_reg_3959 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_V_load_16_reg_3974 <= coeff_V_q1;
        coeff_V_load_17_reg_3979 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        coeff_V_load_18_reg_3994 <= coeff_V_q1;
        coeff_V_load_19_reg_3999 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        coeff_V_load_1_reg_3819 <= coeff_V_q0;
        coeff_V_load_reg_3814 <= coeff_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        coeff_V_load_20_reg_4014 <= coeff_V_q1;
        coeff_V_load_21_reg_4019 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        coeff_V_load_22_reg_4034 <= coeff_V_q1;
        coeff_V_load_23_reg_4039 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        coeff_V_load_24_reg_4054 <= coeff_V_q1;
        coeff_V_load_25_reg_4059 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        coeff_V_load_26_reg_4074 <= coeff_V_q1;
        coeff_V_load_27_reg_4079 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_V_load_28_reg_4094 <= coeff_V_q1;
        coeff_V_load_29_reg_4099 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        coeff_V_load_2_reg_3834 <= coeff_V_q1;
        coeff_V_load_3_reg_3839 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        coeff_V_load_30_reg_4120 <= coeff_V_q1;
        coeff_V_load_31_reg_4126 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        coeff_V_load_33_reg_4159 <= coeff_V_q0;
        int_state_V_load_1_reg_4174 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        coeff_V_load_35_reg_4196 <= coeff_V_q0;
        int_state_V_load_3_reg_4211 <= int_state_V_q0;
        r_V_160_reg_4191 <= r_V_160_fu_2732_p2;
        tmp_2_reg_4228 <= {{r_V_160_fu_2732_p2[63:48]}};
        tmp_429_reg_4222 <= r_V_160_fu_2732_p2[32'd47];
        tmp_reg_4216 <= r_V_160_fu_2732_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        coeff_V_load_36_reg_4246 <= coeff_V_q1;
        coeff_V_load_37_reg_4251 <= coeff_V_q0;
        empty_220_reg_4276 <= empty_220_fu_2829_p3;
        int_state_V_load_4_reg_4266 <= int_state_V_q1;
        int_state_V_load_5_reg_4271 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        coeff_V_load_38_reg_4293 <= coeff_V_q1;
        coeff_V_load_39_reg_4298 <= coeff_V_q0;
        int_state_V_load_6_reg_4313 <= int_state_V_q1;
        int_state_V_load_7_reg_4318 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        coeff_V_load_40_reg_4335 <= coeff_V_q1;
        coeff_V_load_41_reg_4340 <= coeff_V_q0;
        int_state_V_load_8_reg_4355 <= int_state_V_q1;
        int_state_V_load_9_reg_4360 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        coeff_V_load_42_reg_4377 <= coeff_V_q1;
        coeff_V_load_43_reg_4382 <= coeff_V_q0;
        int_state_V_load_10_reg_4397 <= int_state_V_q1;
        int_state_V_load_11_reg_4402 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        coeff_V_load_44_reg_4419 <= coeff_V_q1;
        coeff_V_load_45_reg_4424 <= coeff_V_q0;
        int_state_V_load_12_reg_4439 <= int_state_V_q1;
        int_state_V_load_13_reg_4444 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        coeff_V_load_46_reg_4461 <= coeff_V_q1;
        coeff_V_load_47_reg_4466 <= coeff_V_q0;
        int_state_V_load_14_reg_4481 <= int_state_V_q1;
        int_state_V_load_15_reg_4486 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        coeff_V_load_48_reg_4503 <= coeff_V_q1;
        coeff_V_load_49_reg_4508 <= coeff_V_q0;
        int_state_V_load_16_reg_4523 <= int_state_V_q1;
        int_state_V_load_17_reg_4528 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        coeff_V_load_4_reg_3854 <= coeff_V_q1;
        coeff_V_load_5_reg_3859 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        coeff_V_load_50_reg_4545 <= coeff_V_q1;
        coeff_V_load_51_reg_4550 <= coeff_V_q0;
        int_state_V_load_18_reg_4565 <= int_state_V_q1;
        int_state_V_load_19_reg_4570 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        coeff_V_load_52_reg_4587 <= coeff_V_q1;
        coeff_V_load_53_reg_4592 <= coeff_V_q0;
        int_state_V_load_20_reg_4607 <= int_state_V_q1;
        int_state_V_load_21_reg_4612 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        coeff_V_load_54_reg_4629 <= coeff_V_q1;
        coeff_V_load_55_reg_4634 <= coeff_V_q0;
        int_state_V_load_22_reg_4649 <= int_state_V_q1;
        int_state_V_load_23_reg_4654 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        coeff_V_load_56_reg_4671 <= coeff_V_q1;
        coeff_V_load_57_reg_4676 <= coeff_V_q0;
        int_state_V_load_24_reg_4691 <= int_state_V_q1;
        int_state_V_load_25_reg_4696 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        coeff_V_load_58_reg_4713 <= coeff_V_q1;
        coeff_V_load_59_reg_4718 <= coeff_V_q0;
        int_state_V_load_26_reg_4733 <= int_state_V_q1;
        int_state_V_load_27_reg_4738 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        coeff_V_load_60_reg_4754 <= coeff_V_q1;
        coeff_V_load_61_reg_4759 <= coeff_V_q0;
        int_state_V_load_28_reg_4774 <= int_state_V_q1;
        int_state_V_load_29_reg_4779 <= int_state_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        coeff_V_load_62_reg_4784 <= coeff_V_q1;
        coeff_V_load_63_reg_4789 <= coeff_V_q0;
        int_state_V_load_30_reg_4794 <= int_state_V_q1;
        int_state_V_load_31_reg_4799 <= int_state_V_q0;
        lhs_reg_4804[47 : 16] <= lhs_fu_2837_p3[47 : 16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        coeff_V_load_6_reg_3874 <= coeff_V_q1;
        coeff_V_load_7_reg_3879 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        coeff_V_load_8_reg_3894 <= coeff_V_q1;
        coeff_V_load_9_reg_3899 <= coeff_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_122_reg_3324 <= empty_122_fu_2244_p1;
        empty_123_reg_3329 <= empty_123_fu_2249_p1;
        empty_124_reg_3334 <= empty_124_fu_2254_p1;
        empty_125_reg_3339 <= empty_125_fu_2259_p1;
        empty_126_reg_3344 <= empty_126_fu_2264_p1;
        empty_127_reg_3349 <= empty_127_fu_2269_p1;
        empty_128_reg_3354 <= empty_128_fu_2274_p1;
        empty_129_reg_3359 <= empty_129_fu_2279_p1;
        empty_130_reg_3364 <= empty_130_fu_2284_p1;
        empty_131_reg_3369 <= empty_131_fu_2289_p1;
        empty_132_reg_3374 <= empty_132_fu_2294_p1;
        empty_133_reg_3379 <= empty_133_fu_2299_p1;
        empty_134_reg_3384 <= empty_134_fu_2304_p1;
        empty_135_reg_3389 <= empty_135_fu_2309_p1;
        empty_136_reg_3394 <= empty_136_fu_2314_p1;
        empty_137_reg_3399 <= empty_137_fu_2319_p1;
        empty_138_reg_3404 <= empty_138_fu_2324_p1;
        empty_139_reg_3409 <= empty_139_fu_2329_p1;
        empty_140_reg_3414 <= empty_140_fu_2334_p1;
        empty_141_reg_3419 <= empty_141_fu_2339_p1;
        empty_142_reg_3424 <= empty_142_fu_2344_p1;
        empty_143_reg_3429 <= empty_143_fu_2349_p1;
        empty_144_reg_3434 <= empty_144_fu_2354_p1;
        empty_145_reg_3439 <= empty_145_fu_2359_p1;
        empty_146_reg_3444 <= empty_146_fu_2364_p1;
        empty_147_reg_3449 <= empty_147_fu_2369_p1;
        empty_148_reg_3454 <= empty_148_fu_2374_p1;
        empty_149_reg_3459 <= empty_149_fu_2379_p1;
        empty_150_reg_3464 <= empty_150_fu_2384_p1;
        empty_151_reg_3469 <= empty_151_fu_2389_p1;
        empty_152_reg_3474 <= empty_152_fu_2394_p1;
        empty_153_reg_3479 <= empty_153_fu_2399_p1;
        empty_154_reg_3484 <= empty_154_fu_2404_p1;
        empty_155_reg_3489 <= empty_155_fu_2409_p1;
        empty_156_reg_3494 <= empty_156_fu_2414_p1;
        empty_157_reg_3499 <= empty_157_fu_2419_p1;
        empty_158_reg_3504 <= empty_158_fu_2424_p1;
        empty_159_reg_3509 <= empty_159_fu_2429_p1;
        empty_160_reg_3514 <= empty_160_fu_2434_p1;
        empty_161_reg_3519 <= empty_161_fu_2439_p1;
        empty_162_reg_3524 <= empty_162_fu_2444_p1;
        empty_163_reg_3529 <= empty_163_fu_2449_p1;
        empty_164_reg_3534 <= empty_164_fu_2454_p1;
        empty_165_reg_3539 <= empty_165_fu_2459_p1;
        empty_166_reg_3544 <= empty_166_fu_2464_p1;
        empty_167_reg_3549 <= empty_167_fu_2469_p1;
        empty_168_reg_3554 <= empty_168_fu_2474_p1;
        empty_169_reg_3559 <= empty_169_fu_2479_p1;
        empty_170_reg_3564 <= empty_170_fu_2484_p1;
        empty_171_reg_3569 <= empty_171_fu_2489_p1;
        empty_172_reg_3574 <= empty_172_fu_2494_p1;
        empty_173_reg_3579 <= empty_173_fu_2499_p1;
        empty_174_reg_3584 <= empty_174_fu_2504_p1;
        empty_175_reg_3589 <= empty_175_fu_2509_p1;
        empty_176_reg_3594 <= empty_176_fu_2514_p1;
        empty_177_reg_3599 <= empty_177_fu_2519_p1;
        empty_178_reg_3604 <= empty_178_fu_2524_p1;
        empty_179_reg_3609 <= empty_179_fu_2529_p1;
        empty_180_reg_3614 <= empty_180_fu_2534_p1;
        empty_181_reg_3619 <= empty_181_fu_2539_p1;
        empty_182_reg_3624 <= empty_182_fu_2544_p1;
        empty_183_reg_3629 <= empty_183_fu_2549_p1;
        empty_184_reg_3634 <= empty_184_fu_2554_p1;
        empty_185_reg_3639 <= empty_185_fu_2559_p1;
        empty_186_reg_3644 <= empty_186_fu_2564_p1;
        empty_187_reg_3649 <= empty_187_fu_2569_p1;
        empty_188_reg_3654 <= empty_188_fu_2574_p1;
        empty_189_reg_3659 <= empty_189_fu_2579_p1;
        empty_190_reg_3664 <= empty_190_fu_2584_p1;
        empty_191_reg_3669 <= empty_191_fu_2589_p1;
        empty_192_reg_3674 <= empty_192_fu_2594_p1;
        empty_193_reg_3679 <= empty_193_fu_2599_p1;
        empty_194_reg_3684 <= empty_194_fu_2604_p1;
        empty_195_reg_3689 <= empty_195_fu_2609_p1;
        empty_196_reg_3694 <= empty_196_fu_2614_p1;
        empty_197_reg_3699 <= empty_197_fu_2619_p1;
        empty_198_reg_3704 <= empty_198_fu_2624_p1;
        empty_199_reg_3709 <= empty_199_fu_2629_p1;
        empty_200_reg_3714 <= empty_200_fu_2634_p1;
        empty_201_reg_3719 <= empty_201_fu_2639_p1;
        empty_202_reg_3724 <= empty_202_fu_2644_p1;
        empty_203_reg_3729 <= empty_203_fu_2649_p1;
        empty_204_reg_3734 <= empty_204_fu_2654_p1;
        empty_205_reg_3739 <= empty_205_fu_2659_p1;
        empty_206_reg_3744 <= empty_206_fu_2664_p1;
        empty_207_reg_3749 <= empty_207_fu_2669_p1;
        empty_208_reg_3754 <= empty_208_fu_2674_p1;
        empty_209_reg_3759 <= empty_209_fu_2679_p1;
        empty_210_reg_3764 <= empty_210_fu_2684_p1;
        empty_211_reg_3769 <= empty_211_fu_2689_p1;
        empty_212_reg_3774 <= empty_212_fu_2694_p1;
        empty_213_reg_3779 <= empty_213_fu_2699_p1;
        empty_214_reg_3784 <= empty_214_fu_2704_p1;
        empty_215_reg_3789 <= empty_215_fu_2709_p1;
        empty_216_reg_3794 <= empty_216_fu_2714_p1;
        empty_217_reg_3799 <= empty_217_fu_2719_p1;
        empty_reg_3319 <= empty_fu_2239_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        mul_ln1273_1_reg_4814 <= mul_ln1273_1_fu_2879_p2;
        mul_ln1273_reg_4809 <= mul_ln1273_fu_2873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_2229 <= int_state_V_q1;
        reg_2234 <= coeff_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        select_ln346_2_reg_4819 <= select_ln346_2_fu_2995_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        coeff_V_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        coeff_V_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        coeff_V_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        coeff_V_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        coeff_V_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        coeff_V_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        coeff_V_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        coeff_V_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        coeff_V_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        coeff_V_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        coeff_V_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        coeff_V_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        coeff_V_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        coeff_V_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        coeff_V_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        coeff_V_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        coeff_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        coeff_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        coeff_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        coeff_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        coeff_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        coeff_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        coeff_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        coeff_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        coeff_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        coeff_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        coeff_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        coeff_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        coeff_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        coeff_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_address0 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address0;
    end else begin
        coeff_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        coeff_V_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        coeff_V_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        coeff_V_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        coeff_V_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        coeff_V_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        coeff_V_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        coeff_V_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        coeff_V_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        coeff_V_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        coeff_V_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        coeff_V_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        coeff_V_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        coeff_V_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        coeff_V_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        coeff_V_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        coeff_V_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        coeff_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        coeff_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        coeff_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        coeff_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        coeff_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        coeff_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        coeff_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        coeff_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        coeff_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        coeff_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        coeff_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        coeff_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        coeff_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        coeff_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        coeff_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        coeff_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_address1 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_address1;
    end else begin
        coeff_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        coeff_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_ce0 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce0;
    end else begin
        coeff_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        coeff_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_ce1 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_ce1;
    end else begin
        coeff_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_we0 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we0;
    end else begin
        coeff_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_V_we1 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_coeff_V_we1;
    end else begin
        coeff_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_4824_ce = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_4824_ce = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_ce;
    end else begin
        grp_fu_4824_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_4824_p0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_grp_fu_4824_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_4824_p0 = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_grp_fu_4824_p_din0;
    end else begin
        grp_fu_4824_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        int_state_V_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        int_state_V_address0 = int_state_V_addr_30_reg_4749;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        int_state_V_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        int_state_V_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        int_state_V_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        int_state_V_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        int_state_V_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        int_state_V_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        int_state_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        int_state_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        int_state_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        int_state_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        int_state_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        int_state_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        int_state_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        int_state_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        int_state_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        int_state_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        int_state_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        int_state_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        int_state_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        int_state_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        int_state_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        int_state_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        int_state_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        int_state_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        int_state_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        int_state_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        int_state_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        int_state_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        int_state_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        int_state_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        int_state_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        int_state_V_address0 = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_address0 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address0;
    end else begin
        int_state_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        int_state_V_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        int_state_V_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        int_state_V_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        int_state_V_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        int_state_V_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        int_state_V_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        int_state_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        int_state_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        int_state_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        int_state_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        int_state_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        int_state_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        int_state_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        int_state_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        int_state_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        int_state_V_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        int_state_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        int_state_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        int_state_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        int_state_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        int_state_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        int_state_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        int_state_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        int_state_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        int_state_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        int_state_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        int_state_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        int_state_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        int_state_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        int_state_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        int_state_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        int_state_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        int_state_V_address1 = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_address1 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_address1;
    end else begin
        int_state_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state53))) begin
        int_state_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        int_state_V_ce0 = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_ce0 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce0;
    end else begin
        int_state_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state53))) begin
        int_state_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        int_state_V_ce1 = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_int_state_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_ce1 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_ce1;
    end else begin
        int_state_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_bottom_V_out;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_30_out;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_29_out;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_27_out;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_25_out;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_23_out;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_21_out;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_19_out;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_17_out;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_15_out;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_13_out;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_11_out;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_9_out;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_7_out;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_5_out;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_3_out;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_d0 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d0;
    end else begin
        int_state_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        int_state_V_d1 = select_ln346_2_reg_4819;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_28_out;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_26_out;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_24_out;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_22_out;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_20_out;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_18_out;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_16_out;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_14_out;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_12_out;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_10_out;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_8_out;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_6_out;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_4_out;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_2_out;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_right_V_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_d1 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_d1;
    end else begin
        int_state_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state53))) begin
        int_state_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_we0 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we0;
    end else begin
        int_state_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state53))) begin
        int_state_V_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        int_state_V_we1 = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_int_state_V_we1;
    end else begin
        int_state_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0_ap_vld == 1'b1))) begin
        internal_state_0_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0;
    end else begin
        internal_state_0_o = internal_state_0_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_0_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_0_ap_vld;
    end else begin
        internal_state_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10_ap_vld == 1'b1))) begin
        internal_state_10_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10;
    end else begin
        internal_state_10_o = internal_state_10_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_10_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_10_ap_vld;
    end else begin
        internal_state_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11_ap_vld == 1'b1))) begin
        internal_state_11_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11;
    end else begin
        internal_state_11_o = internal_state_11_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_11_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_11_ap_vld;
    end else begin
        internal_state_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12_ap_vld == 1'b1))) begin
        internal_state_12_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12;
    end else begin
        internal_state_12_o = internal_state_12_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_12_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_12_ap_vld;
    end else begin
        internal_state_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13_ap_vld == 1'b1))) begin
        internal_state_13_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13;
    end else begin
        internal_state_13_o = internal_state_13_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_13_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_13_ap_vld;
    end else begin
        internal_state_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14_ap_vld == 1'b1))) begin
        internal_state_14_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14;
    end else begin
        internal_state_14_o = internal_state_14_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_14_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_14_ap_vld;
    end else begin
        internal_state_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15_ap_vld == 1'b1))) begin
        internal_state_15_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15;
    end else begin
        internal_state_15_o = internal_state_15_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_15_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_15_ap_vld;
    end else begin
        internal_state_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16_ap_vld == 1'b1))) begin
        internal_state_16_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16;
    end else begin
        internal_state_16_o = internal_state_16_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_16_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_16_ap_vld;
    end else begin
        internal_state_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17_ap_vld == 1'b1))) begin
        internal_state_17_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17;
    end else begin
        internal_state_17_o = internal_state_17_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_17_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_17_ap_vld;
    end else begin
        internal_state_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18_ap_vld == 1'b1))) begin
        internal_state_18_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18;
    end else begin
        internal_state_18_o = internal_state_18_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_18_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_18_ap_vld;
    end else begin
        internal_state_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19_ap_vld == 1'b1))) begin
        internal_state_19_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19;
    end else begin
        internal_state_19_o = internal_state_19_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_19_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_19_ap_vld;
    end else begin
        internal_state_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1_ap_vld == 1'b1))) begin
        internal_state_1_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1;
    end else begin
        internal_state_1_o = internal_state_1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_1_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_1_ap_vld;
    end else begin
        internal_state_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20_ap_vld == 1'b1))) begin
        internal_state_20_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20;
    end else begin
        internal_state_20_o = internal_state_20_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_20_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_20_ap_vld;
    end else begin
        internal_state_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21_ap_vld == 1'b1))) begin
        internal_state_21_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21;
    end else begin
        internal_state_21_o = internal_state_21_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_21_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_21_ap_vld;
    end else begin
        internal_state_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22_ap_vld == 1'b1))) begin
        internal_state_22_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22;
    end else begin
        internal_state_22_o = internal_state_22_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_22_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_22_ap_vld;
    end else begin
        internal_state_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23_ap_vld == 1'b1))) begin
        internal_state_23_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23;
    end else begin
        internal_state_23_o = internal_state_23_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_23_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_23_ap_vld;
    end else begin
        internal_state_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24_ap_vld == 1'b1))) begin
        internal_state_24_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24;
    end else begin
        internal_state_24_o = internal_state_24_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_24_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_24_ap_vld;
    end else begin
        internal_state_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25_ap_vld == 1'b1))) begin
        internal_state_25_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25;
    end else begin
        internal_state_25_o = internal_state_25_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_25_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_25_ap_vld;
    end else begin
        internal_state_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26_ap_vld == 1'b1))) begin
        internal_state_26_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26;
    end else begin
        internal_state_26_o = internal_state_26_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_26_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_26_ap_vld;
    end else begin
        internal_state_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27_ap_vld == 1'b1))) begin
        internal_state_27_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27;
    end else begin
        internal_state_27_o = internal_state_27_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_27_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_27_ap_vld;
    end else begin
        internal_state_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28_ap_vld == 1'b1))) begin
        internal_state_28_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28;
    end else begin
        internal_state_28_o = internal_state_28_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_28_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_28_ap_vld;
    end else begin
        internal_state_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29_ap_vld == 1'b1))) begin
        internal_state_29_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29;
    end else begin
        internal_state_29_o = internal_state_29_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_29_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_29_ap_vld;
    end else begin
        internal_state_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2_ap_vld == 1'b1))) begin
        internal_state_2_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2;
    end else begin
        internal_state_2_o = internal_state_2_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_2_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_2_ap_vld;
    end else begin
        internal_state_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30_ap_vld == 1'b1))) begin
        internal_state_30_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30;
    end else begin
        internal_state_30_o = internal_state_30_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_30_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_30_ap_vld;
    end else begin
        internal_state_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31_ap_vld == 1'b1))) begin
        internal_state_31_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31;
    end else begin
        internal_state_31_o = internal_state_31_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_31_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_31_ap_vld;
    end else begin
        internal_state_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32_ap_vld == 1'b1))) begin
        internal_state_32_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32;
    end else begin
        internal_state_32_o = internal_state_32_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_32_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_32_ap_vld;
    end else begin
        internal_state_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3_ap_vld == 1'b1))) begin
        internal_state_3_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3;
    end else begin
        internal_state_3_o = internal_state_3_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_3_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_3_ap_vld;
    end else begin
        internal_state_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4_ap_vld == 1'b1))) begin
        internal_state_4_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4;
    end else begin
        internal_state_4_o = internal_state_4_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_4_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_4_ap_vld;
    end else begin
        internal_state_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5_ap_vld == 1'b1))) begin
        internal_state_5_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5;
    end else begin
        internal_state_5_o = internal_state_5_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_5_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_5_ap_vld;
    end else begin
        internal_state_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6_ap_vld == 1'b1))) begin
        internal_state_6_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6;
    end else begin
        internal_state_6_o = internal_state_6_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_6_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_6_ap_vld;
    end else begin
        internal_state_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7_ap_vld == 1'b1))) begin
        internal_state_7_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7;
    end else begin
        internal_state_7_o = internal_state_7_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_7_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_7_ap_vld;
    end else begin
        internal_state_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8_ap_vld == 1'b1))) begin
        internal_state_8_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8;
    end else begin
        internal_state_8_o = internal_state_8_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_8_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_8_ap_vld;
    end else begin
        internal_state_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9_ap_vld == 1'b1))) begin
        internal_state_9_o = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9;
    end else begin
        internal_state_9_o = internal_state_9_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        internal_state_9_o_ap_vld = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_internal_state_9_ap_vld;
    end else begin
        internal_state_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln895_fu_2951_p2 = (xor_ln895_fu_2945_p2 & or_ln895_fu_2939_p2);

assign and_ln896_fu_2975_p2 = (tmp_430_fu_2897_p3 & or_ln896_fu_2969_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_done == 1'b0) | (grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_done == 1'b0));
end

assign bit_select11_i_i_not_fu_2794_p2 = (tmp_429_reg_4222 ^ 1'd1);

assign brmerge1270_fu_2778_p2 = (tobool_i_i_fu_2773_p2 | tmp_429_reg_4222);

assign brmerge1271_fu_2804_p2 = (cmp_i13_i_i_not_fu_2799_p2 | bit_select11_i_i_not_fu_2794_p2);

assign cmp_i13_i_i_not_fu_2799_p2 = ((tmp_2_reg_4228 != 16'd65535) ? 1'b1 : 1'b0);

assign data_address0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_address0;

assign data_ce0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_data_ce0;

assign empty_122_fu_2244_p1 = coefficient_4;

assign empty_123_fu_2249_p1 = coefficient_8;

assign empty_124_fu_2254_p1 = coefficient_12;

assign empty_125_fu_2259_p1 = coefficient_16;

assign empty_126_fu_2264_p1 = coefficient_20;

assign empty_127_fu_2269_p1 = coefficient_24;

assign empty_128_fu_2274_p1 = coefficient_28;

assign empty_129_fu_2279_p1 = coefficient_32;

assign empty_130_fu_2284_p1 = coefficient_36;

assign empty_131_fu_2289_p1 = coefficient_40;

assign empty_132_fu_2294_p1 = coefficient_44;

assign empty_133_fu_2299_p1 = coefficient_48;

assign empty_134_fu_2304_p1 = coefficient_52;

assign empty_135_fu_2309_p1 = coefficient_56;

assign empty_136_fu_2314_p1 = coefficient_60;

assign empty_137_fu_2319_p1 = coefficient_1;

assign empty_138_fu_2324_p1 = coefficient_5;

assign empty_139_fu_2329_p1 = coefficient_9;

assign empty_140_fu_2334_p1 = coefficient_13;

assign empty_141_fu_2339_p1 = coefficient_17;

assign empty_142_fu_2344_p1 = coefficient_21;

assign empty_143_fu_2349_p1 = coefficient_25;

assign empty_144_fu_2354_p1 = coefficient_29;

assign empty_145_fu_2359_p1 = coefficient_33;

assign empty_146_fu_2364_p1 = coefficient_37;

assign empty_147_fu_2369_p1 = coefficient_41;

assign empty_148_fu_2374_p1 = coefficient_45;

assign empty_149_fu_2379_p1 = coefficient_49;

assign empty_150_fu_2384_p1 = coefficient_53;

assign empty_151_fu_2389_p1 = coefficient_57;

assign empty_152_fu_2394_p1 = coefficient_61;

assign empty_153_fu_2399_p1 = coefficient_2;

assign empty_154_fu_2404_p1 = coefficient_6;

assign empty_155_fu_2409_p1 = coefficient_10;

assign empty_156_fu_2414_p1 = coefficient_14;

assign empty_157_fu_2419_p1 = coefficient_18;

assign empty_158_fu_2424_p1 = coefficient_22;

assign empty_159_fu_2429_p1 = coefficient_26;

assign empty_160_fu_2434_p1 = coefficient_30;

assign empty_161_fu_2439_p1 = coefficient_34;

assign empty_162_fu_2444_p1 = coefficient_38;

assign empty_163_fu_2449_p1 = coefficient_42;

assign empty_164_fu_2454_p1 = coefficient_46;

assign empty_165_fu_2459_p1 = coefficient_50;

assign empty_166_fu_2464_p1 = coefficient_54;

assign empty_167_fu_2469_p1 = coefficient_58;

assign empty_168_fu_2474_p1 = coefficient_62;

assign empty_169_fu_2479_p1 = coefficient_3;

assign empty_170_fu_2484_p1 = coefficient_7;

assign empty_171_fu_2489_p1 = coefficient_11;

assign empty_172_fu_2494_p1 = coefficient_15;

assign empty_173_fu_2499_p1 = coefficient_19;

assign empty_174_fu_2504_p1 = coefficient_23;

assign empty_175_fu_2509_p1 = coefficient_27;

assign empty_176_fu_2514_p1 = coefficient_31;

assign empty_177_fu_2519_p1 = coefficient_35;

assign empty_178_fu_2524_p1 = coefficient_39;

assign empty_179_fu_2529_p1 = coefficient_43;

assign empty_180_fu_2534_p1 = coefficient_47;

assign empty_181_fu_2539_p1 = coefficient_51;

assign empty_182_fu_2544_p1 = coefficient_55;

assign empty_183_fu_2549_p1 = coefficient_59;

assign empty_184_fu_2554_p1 = coefficient_63;

assign empty_185_fu_2559_p1 = internal_state_0_i;

assign empty_186_fu_2564_p1 = internal_state_4_i;

assign empty_187_fu_2569_p1 = internal_state_8_i;

assign empty_188_fu_2574_p1 = internal_state_12_i;

assign empty_189_fu_2579_p1 = internal_state_16_i;

assign empty_190_fu_2584_p1 = internal_state_20_i;

assign empty_191_fu_2589_p1 = internal_state_24_i;

assign empty_192_fu_2594_p1 = internal_state_28_i;

assign empty_193_fu_2599_p1 = internal_state_32_i;

assign empty_194_fu_2604_p1 = internal_state_1_i;

assign empty_195_fu_2609_p1 = internal_state_5_i;

assign empty_196_fu_2614_p1 = internal_state_9_i;

assign empty_197_fu_2619_p1 = internal_state_13_i;

assign empty_198_fu_2624_p1 = internal_state_17_i;

assign empty_199_fu_2629_p1 = internal_state_21_i;

assign empty_200_fu_2634_p1 = internal_state_25_i;

assign empty_201_fu_2639_p1 = internal_state_29_i;

assign empty_202_fu_2644_p1 = internal_state_2_i;

assign empty_203_fu_2649_p1 = internal_state_6_i;

assign empty_204_fu_2654_p1 = internal_state_10_i;

assign empty_205_fu_2659_p1 = internal_state_14_i;

assign empty_206_fu_2664_p1 = internal_state_18_i;

assign empty_207_fu_2669_p1 = internal_state_22_i;

assign empty_208_fu_2674_p1 = internal_state_26_i;

assign empty_209_fu_2679_p1 = internal_state_30_i;

assign empty_210_fu_2684_p1 = internal_state_3_i;

assign empty_211_fu_2689_p1 = internal_state_7_i;

assign empty_212_fu_2694_p1 = internal_state_11_i;

assign empty_213_fu_2699_p1 = internal_state_15_i;

assign empty_214_fu_2704_p1 = internal_state_19_i;

assign empty_215_fu_2709_p1 = internal_state_23_i;

assign empty_216_fu_2714_p1 = internal_state_27_i;

assign empty_217_fu_2719_p1 = internal_state_31_i;

assign empty_218_fu_2815_p2 = (underflow_66_fu_2810_p2 | overflow_66_fu_2788_p2);

assign empty_219_fu_2821_p3 = ((overflow_66_fu_2788_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign empty_220_fu_2829_p3 = ((empty_218_fu_2815_p2[0:0] == 1'b1) ? empty_219_fu_2821_p3 : sum_V_s_fu_2764_p4);

assign empty_fu_2239_p1 = coefficient_0;

assign grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start = grp_latnrm_Pipeline_VITIS_LOOP_20_1_fu_1908_ap_start_reg;

assign grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start = grp_latnrm_Pipeline_VITIS_LOOP_24_2_fu_1978_ap_start_reg;

assign grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_ap_start_reg;

assign grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start = grp_latnrm_Pipeline_VITIS_LOOP_57_6_fu_2158_ap_start_reg;

assign icmp_ln878_fu_2933_p2 = ((tmp_10_fu_2923_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln896_fu_2963_p2 = ((tmp_10_fu_2923_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign int_state_V_addr_30_reg_4749 = 64'd31;

assign lhs_fu_2837_p3 = {{empty_220_reg_4276}, {16'd0}};

assign lnot49_i_i_fu_2783_p2 = (tmp_reg_4216 ^ 1'd1);

assign or_ln346_fu_2989_p2 = (and_ln896_fu_2975_p2 | and_ln895_fu_2951_p2);

assign or_ln895_fu_2939_p2 = (tmp_431_fu_2915_p3 | icmp_ln878_fu_2933_p2);

assign or_ln896_fu_2969_p2 = (xor_ln896_fu_2957_p2 | icmp_ln896_fu_2963_p2);

assign outa_address0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_address0;

assign outa_ce0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_ce0;

assign outa_d0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_d0;

assign outa_we0 = grp_latnrm_Pipeline_VITIS_LOOP_33_3_fu_2017_outa_we0;

assign overflow_66_fu_2788_p2 = (lnot49_i_i_fu_2783_p2 & brmerge1270_fu_2778_p2);

assign select_ln346_2_fu_2995_p3 = ((or_ln346_fu_2989_p2[0:0] == 1'b1) ? select_ln346_3_fu_2981_p3 : trunc_ln4_fu_2905_p4);

assign select_ln346_3_fu_2981_p3 = ((and_ln895_fu_2951_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd2147483648);

assign sub_ln1348_fu_2893_p2 = (mul_ln1273_reg_4809 - mul_ln1273_1_reg_4814);

assign sum_V_s_fu_2764_p4 = {{r_V_160_reg_4191[47:16]}};

assign tmp_10_fu_2923_p4 = {{sub_ln1348_fu_2893_p2[63:48]}};

assign tmp_430_fu_2897_p3 = sub_ln1348_fu_2893_p2[32'd63];

assign tmp_431_fu_2915_p3 = sub_ln1348_fu_2893_p2[32'd47];

assign tobool_i_i_fu_2773_p2 = ((tmp_2_reg_4228 != 16'd0) ? 1'b1 : 1'b0);

assign trunc_ln4_fu_2905_p4 = {{sub_ln1348_fu_2893_p2[47:16]}};

assign underflow_66_fu_2810_p2 = (tmp_reg_4216 & brmerge1271_fu_2804_p2);

assign xor_ln895_fu_2945_p2 = (tmp_430_fu_2897_p3 ^ 1'd1);

assign xor_ln896_fu_2957_p2 = (tmp_431_fu_2915_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    lhs_reg_4804[15:0] <= 16'b0000000000000000;
end

endmodule //latnrm
