SET_PARAMETER simple_dual_port_output_clock_enable false
SET_PARAMETER reset_qspo false
SET_PARAMETER coefficient_file C:\Projects\xilinx\ZX_Spectrum_Next_FPGA\cores\zxnext\src\ram\init\keyjoy_64_6.coe
SET_PARAMETER reset_qdpo false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER common_output_ce false
SET_PARAMETER sync_reset_qsdpo false
SET_PARAMETER memory_type simple_dual_port_ram
SET_PARAMETER depth 64
SET_PARAMETER ce_overrides ce_overrides_sync_controls
SET_PARAMETER data_width 6
SET_PARAMETER pipeline_stages 0
SET_PARAMETER reset_qsdpo false
SET_PARAMETER default_data 0
SET_PARAMETER component_name keyjoy_sdpram_64_6
SET_PARAMETER single_port_output_clock_enable false
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER common_output_clk false
SET_PARAMETER default_data_radix 16
SET_PARAMETER output_options non_registered
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER simple_dual_port_address non_registered
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER input_options non_registered
SET_PARAMETER input_clock_enable false
SET_PARAMETER sync_reset_qdpo false
SET_ERROR_CODE 2
SET_ERROR_MSG  CANCEL: Customization cancelled.
SET_ERROR_TEXT Finished initializing IP model.	
