{"vcs1":{"timestamp_begin":1746537111.193164731, "rt":5.68, "ut":5.37, "st":0.24}}
{"vcselab":{"timestamp_begin":1746537116.946226717, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746537117.284107818, "rt":0.30, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746537110.890074724}
{"VCS_COMP_START_TIME": 1746537110.890074724}
{"VCS_COMP_END_TIME": 1746537117.648298516}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379428}}
{"vcselab": {"peak_mem": 174920}}
