$date
	Thu Oct  8 00:33:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fifo $end
$var reg 8 ! inp_d [7:0] $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 " inp_clk $end
$upscope $end
$scope module tb_fifo $end
$var wire 8 # out_d [7:0] $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 $ out_clk $end
$upscope $end
$scope module tb_fifo $end
$var reg 1 % reset $end
$upscope $end
$scope module tb_fifo $end
$scope module dut $end
$var wire 1 " inp_clk $end
$var wire 8 & inp_d [7:0] $end
$var wire 1 " out_clk $end
$var wire 1 % reset $end
$var reg 8 ' inp_addr [7:0] $end
$var reg 8 ( out_addr [7:0] $end
$var reg 8 ) out_d [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
x%
0$
bx #
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
0%
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
b0 !
b0 &
0"
#110
b1000 !
b1000 &
1"
#120
b0 !
b0 &
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
