
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 364.660 ; gain = 100.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_OUT_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_s_axis_tdata_width_out' not present in instantiated entity will be ignored [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[63]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[62]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[61]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[60]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[59]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[58]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[57]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[56]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[55]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[54]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[53]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[52]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[51]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[50]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[49]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[48]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[47]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[46]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[45]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[44]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[43]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[42]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[41]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[40]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[39]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[38]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[37]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[36]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[35]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[34]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[33]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[32]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[31]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[30]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[29]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[28]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[27]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[26]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[25]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[24]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[23]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[22]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[21]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[20]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[19]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[18]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[17]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[16]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[15]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[14]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[13]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[12]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[11]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[10]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[9]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[8]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 417.719 ; gain = 153.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 417.719 ; gain = 153.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 752.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 752.660 ; gain = 488.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 752.660 ; gain = 488.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 752.660 ; gain = 488.613
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:230]
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "startFor2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "H0_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempFinished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 'startFor2_reg' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:188]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 752.660 ; gain = 488.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/2735/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:238]
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[63]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[62]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[61]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[60]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[59]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[58]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[57]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[56]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[55]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[54]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[53]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[52]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[51]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[50]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[49]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[48]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[47]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[46]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[45]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[44]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[43]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[42]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[41]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[40]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[39]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[38]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[37]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[36]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[35]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[34]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[33]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[32]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[0]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[1]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[2]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[3]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[4]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[5]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[6]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[7]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[8]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[9]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[10]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[11]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[12]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[13]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[14]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[15]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[16]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[17]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[18]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[19]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[20]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[21]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[22]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[23]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[24]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[25]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[26]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[27]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[29]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/f_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/g_reg[8]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/g_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/g_reg[7]' (FDE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/g_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst /\g_reg[9] )
WARNING: [Synth 8-3332] Sequential element (g_reg[31]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[30]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[29]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[28]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[27]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[26]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[25]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[24]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[23]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[22]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[21]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[20]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[19]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[18]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[17]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[16]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[15]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[14]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[13]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[12]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[11]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[10]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (g_reg[9]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[511]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[510]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[509]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[508]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[507]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[506]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[505]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[504]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[503]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[502]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[501]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[500]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[499]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[498]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[497]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[496]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[495]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[494]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[493]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[492]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[491]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[490]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[489]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[488]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[487]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[486]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[485]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[484]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[483]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[482]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[481]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[480]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[479]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[478]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[477]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[476]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[475]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[474]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[473]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[472]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[471]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[470]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[469]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[468]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[467]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[466]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[465]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[464]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[463]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[462]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[461]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[460]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[459]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[458]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[457]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[456]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[455]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[454]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[453]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[452]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[451]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[450]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[449]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[448]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[447]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[446]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[445]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[444]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[443]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[442]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[441]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[440]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[439]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[438]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[437]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[436]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
WARNING: [Synth 8-3332] Sequential element (M_reg[435]) is unused and will be removed from module StreamCopIPCore_v1_0_S00_AXIS.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 752.660 ; gain = 488.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|StreamCopIPCore_v1_0_S00_AXIS | r[0]       | 64x5          | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | K[0]       | 64x32         | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | r[0]       | 64x5          | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | K[0]       | 64x32         | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 770.586 ; gain = 506.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 771.531 ; gain = 507.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    46|
|3     |LUT2   |   112|
|4     |LUT3   |    67|
|5     |LUT4   |    92|
|6     |LUT5   |    64|
|7     |LUT6   |   369|
|8     |FDRE   |   643|
|9     |FDSE   |    52|
|10    |LD     |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |  1489|
|2     |  U0                                   |StreamCopIPCore_v1_0          |  1489|
|3     |    StreamCopIPCore_v1_0_S00_AXIS_inst |StreamCopIPCore_v1_0_S00_AXIS |  1484|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 322 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 801.762 ; gain = 202.773
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 801.762 ; gain = 537.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_StreamCopIPCore_0_0' is not ideal for floorplanning, since the cellview 'StreamCopIPCore_v1_0_S00_AXIS' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 801.762 ; gain = 549.188
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
