{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@391:405@HdlStmProcess", "\n// In case of an interface with high clock rate (SCLK > 50MHz), one of the\n// next SCLK edge must be used to flop the SDI line, to compensate the overall\n// delay of the read path\n\nalways @(posedge clk) begin\n  trigger_rx_d1 <= trigger_rx;\n  trigger_rx_d2 <= trigger_rx_d1;\n  trigger_rx_d3 <= trigger_rx_d2;\nend\n\nalways @(posedge clk) begin\n  if (inst_d1 == CMD_CHIPSELECT) begin\n    data_sdi_shift <= {DATA_WIDTH{1'b0}};\n    data_sdi_shift_1 <= {DATA_WIDTH{1'b0}};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[400, "wire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n"], [400, "                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n"], [400, "                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n"], [400, "                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"]]}}