// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_Loop_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        p_read,
        f_dout,
        f_num_data_valid,
        f_fifo_cap,
        f_empty_n,
        f_read
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [63:0] m_axi_gmem0_WDATA;
output  [7:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [63:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [60:0] p_read;
input  [63:0] f_dout;
input  [1:0] f_num_data_valid;
input  [1:0] f_fifo_cap;
input   f_empty_n;
output   f_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_AWVALID;
reg[63:0] m_axi_gmem0_AWADDR;
reg[0:0] m_axi_gmem0_AWID;
reg[31:0] m_axi_gmem0_AWLEN;
reg[2:0] m_axi_gmem0_AWSIZE;
reg[1:0] m_axi_gmem0_AWBURST;
reg[1:0] m_axi_gmem0_AWLOCK;
reg[3:0] m_axi_gmem0_AWCACHE;
reg[2:0] m_axi_gmem0_AWPROT;
reg[3:0] m_axi_gmem0_AWQOS;
reg[3:0] m_axi_gmem0_AWREGION;
reg[0:0] m_axi_gmem0_AWUSER;
reg m_axi_gmem0_WVALID;
reg[63:0] m_axi_gmem0_WDATA;
reg[7:0] m_axi_gmem0_WSTRB;
reg m_axi_gmem0_WLAST;
reg[0:0] m_axi_gmem0_WID;
reg[0:0] m_axi_gmem0_WUSER;
reg m_axi_gmem0_ARVALID;
reg[63:0] m_axi_gmem0_ARADDR;
reg[0:0] m_axi_gmem0_ARID;
reg[31:0] m_axi_gmem0_ARLEN;
reg[2:0] m_axi_gmem0_ARSIZE;
reg[1:0] m_axi_gmem0_ARBURST;
reg[1:0] m_axi_gmem0_ARLOCK;
reg[3:0] m_axi_gmem0_ARCACHE;
reg[2:0] m_axi_gmem0_ARPROT;
reg[3:0] m_axi_gmem0_ARQOS;
reg[3:0] m_axi_gmem0_ARREGION;
reg[0:0] m_axi_gmem0_ARUSER;
reg m_axi_gmem0_RREADY;
reg m_axi_gmem0_BREADY;
reg f_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state20;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state35;
reg    f_blk_n;
wire    ap_CS_fsm_state10;
reg   [63:0] gmem0_addr_reg_209;
reg   [60:0] trunc_ln_reg_214;
reg   [63:0] gmem0_addr_1_reg_221;
reg   [8:0] in_buf_r_address0;
reg    in_buf_r_ce0;
reg    in_buf_r_we0;
wire   [63:0] in_buf_r_q0;
reg    in_buf_r_ce1;
wire   [63:0] in_buf_r_q1;
reg   [8:0] in_buf_i_address0;
reg    in_buf_i_ce0;
reg    in_buf_i_we0;
wire   [63:0] in_buf_i_q0;
reg    in_buf_i_ce1;
wire   [63:0] in_buf_i_q1;
reg   [8:0] out_buf_r_address0;
reg    out_buf_r_ce0;
reg    out_buf_r_we0;
wire   [63:0] out_buf_r_q0;
reg    out_buf_r_ce1;
reg    out_buf_r_we1;
reg   [8:0] out_buf_i_address0;
reg    out_buf_i_ce0;
reg    out_buf_i_we0;
wire   [63:0] out_buf_i_q0;
reg    out_buf_i_ce1;
reg    out_buf_i_we1;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_ap_start;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_ap_done;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_ap_idle;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_ap_ready;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWID;
wire   [31:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWUSER;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WDATA;
wire   [7:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WSTRB;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WLAST;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WID;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WUSER;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARID;
wire   [31:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARUSER;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_RREADY;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_BREADY;
wire   [8:0] grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_address0;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_ce0;
wire    grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_we0;
wire   [63:0] grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_d0;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_ap_start;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_ap_done;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_ap_idle;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_ap_ready;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWID;
wire   [31:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWUSER;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WDATA;
wire   [7:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WSTRB;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WLAST;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WID;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WUSER;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARID;
wire   [31:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARUSER;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_RREADY;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_BREADY;
wire   [8:0] grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_address0;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_ce0;
wire    grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_we0;
wire   [63:0] grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_d0;
wire    grp_fft_10_stages_fu_134_ap_start;
wire    grp_fft_10_stages_fu_134_ap_done;
wire    grp_fft_10_stages_fu_134_ap_idle;
wire    grp_fft_10_stages_fu_134_ap_ready;
wire   [8:0] grp_fft_10_stages_fu_134_in_r_address0;
wire    grp_fft_10_stages_fu_134_in_r_ce0;
wire   [8:0] grp_fft_10_stages_fu_134_in_r_address1;
wire    grp_fft_10_stages_fu_134_in_r_ce1;
wire   [8:0] grp_fft_10_stages_fu_134_in_i_address0;
wire    grp_fft_10_stages_fu_134_in_i_ce0;
wire   [8:0] grp_fft_10_stages_fu_134_in_i_address1;
wire    grp_fft_10_stages_fu_134_in_i_ce1;
wire   [8:0] grp_fft_10_stages_fu_134_out_r_address0;
wire    grp_fft_10_stages_fu_134_out_r_ce0;
wire    grp_fft_10_stages_fu_134_out_r_we0;
wire   [63:0] grp_fft_10_stages_fu_134_out_r_d0;
wire   [8:0] grp_fft_10_stages_fu_134_out_r_address1;
wire    grp_fft_10_stages_fu_134_out_r_ce1;
wire    grp_fft_10_stages_fu_134_out_r_we1;
wire   [63:0] grp_fft_10_stages_fu_134_out_r_d1;
wire   [8:0] grp_fft_10_stages_fu_134_out_i_address0;
wire    grp_fft_10_stages_fu_134_out_i_ce0;
wire    grp_fft_10_stages_fu_134_out_i_we0;
wire   [63:0] grp_fft_10_stages_fu_134_out_i_d0;
wire   [8:0] grp_fft_10_stages_fu_134_out_i_address1;
wire    grp_fft_10_stages_fu_134_out_i_ce1;
wire    grp_fft_10_stages_fu_134_out_i_we1;
wire   [63:0] grp_fft_10_stages_fu_134_out_i_d1;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_ap_start;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_ap_done;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_ap_idle;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_ap_ready;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWID;
wire   [31:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWUSER;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WDATA;
wire   [7:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WSTRB;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WLAST;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WID;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WUSER;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARID;
wire   [31:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARUSER;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_RREADY;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_BREADY;
wire   [8:0] grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_address0;
wire    grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_ce0;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_ap_start;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_ap_done;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_ap_idle;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_ap_ready;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWID;
wire   [31:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWUSER;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WDATA;
wire   [7:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WSTRB;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WLAST;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WID;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WUSER;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARVALID;
wire   [63:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARADDR;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARID;
wire   [31:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARLEN;
wire   [2:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARBURST;
wire   [1:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARPROT;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARQOS;
wire   [3:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARREGION;
wire   [0:0] grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARUSER;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_RREADY;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_BREADY;
wire   [8:0] grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_address0;
wire    grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_ce0;
reg    grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_fft_10_stages_fu_134_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire  signed [63:0] p_read_cast_fu_166_p1;
wire  signed [63:0] sext_ln38_fu_192_p1;
reg    ap_block_state1;
wire  signed [60:0] p_read_cast_fu_166_p0;
wire   [63:0] add_ln38_fu_176_p2;
reg   [34:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 35'd1;
#0 grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg = 1'b0;
#0 grp_fft_10_stages_fu_134_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg = 1'b0;
#0 grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg = 1'b0;
end

FFT_Loop_1_proc_in_buf_r_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
in_buf_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(in_buf_r_address0),
    .ce0(in_buf_r_ce0),
    .we0(in_buf_r_we0),
    .d0(grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_d0),
    .q0(in_buf_r_q0),
    .address1(grp_fft_10_stages_fu_134_in_r_address1),
    .ce1(in_buf_r_ce1),
    .q1(in_buf_r_q1)
);

FFT_Loop_1_proc_in_buf_r_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
in_buf_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(in_buf_i_address0),
    .ce0(in_buf_i_ce0),
    .we0(in_buf_i_we0),
    .d0(grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_d0),
    .q0(in_buf_i_q0),
    .address1(grp_fft_10_stages_fu_134_in_i_address1),
    .ce1(in_buf_i_ce1),
    .q1(in_buf_i_q1)
);

FFT_Loop_1_proc_out_buf_r_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
out_buf_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_buf_r_address0),
    .ce0(out_buf_r_ce0),
    .we0(out_buf_r_we0),
    .d0(grp_fft_10_stages_fu_134_out_r_d0),
    .q0(out_buf_r_q0),
    .address1(grp_fft_10_stages_fu_134_out_r_address1),
    .ce1(out_buf_r_ce1),
    .we1(out_buf_r_we1),
    .d1(grp_fft_10_stages_fu_134_out_r_d1)
);

FFT_Loop_1_proc_out_buf_r_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
out_buf_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_buf_i_address0),
    .ce0(out_buf_i_ce0),
    .we0(out_buf_i_we0),
    .d0(grp_fft_10_stages_fu_134_out_i_d0),
    .q0(out_buf_i_q0),
    .address1(grp_fft_10_stages_fu_134_out_i_address1),
    .ce1(out_buf_i_ce1),
    .we1(out_buf_i_we1),
    .d1(grp_fft_10_stages_fu_134_out_i_d1)
);

FFT_Loop_1_proc_Pipeline_1 grp_Loop_1_proc_Pipeline_1_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc_Pipeline_1_fu_118_ap_start),
    .ap_done(grp_Loop_1_proc_Pipeline_1_fu_118_ap_done),
    .ap_idle(grp_Loop_1_proc_Pipeline_1_fu_118_ap_idle),
    .ap_ready(grp_Loop_1_proc_Pipeline_1_fu_118_ap_ready),
    .m_axi_gmem0_AWVALID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .p_read_cast(p_read),
    .in_buf_r_address0(grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_address0),
    .in_buf_r_ce0(grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_ce0),
    .in_buf_r_we0(grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_we0),
    .in_buf_r_d0(grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_d0)
);

FFT_Loop_1_proc_Pipeline_2 grp_Loop_1_proc_Pipeline_2_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc_Pipeline_2_fu_126_ap_start),
    .ap_done(grp_Loop_1_proc_Pipeline_2_fu_126_ap_done),
    .ap_idle(grp_Loop_1_proc_Pipeline_2_fu_126_ap_idle),
    .ap_ready(grp_Loop_1_proc_Pipeline_2_fu_126_ap_ready),
    .m_axi_gmem0_AWVALID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln38(trunc_ln_reg_214),
    .in_buf_i_address0(grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_address0),
    .in_buf_i_ce0(grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_ce0),
    .in_buf_i_we0(grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_we0),
    .in_buf_i_d0(grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_d0)
);

FFT_fft_10_stages grp_fft_10_stages_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_10_stages_fu_134_ap_start),
    .ap_done(grp_fft_10_stages_fu_134_ap_done),
    .ap_idle(grp_fft_10_stages_fu_134_ap_idle),
    .ap_ready(grp_fft_10_stages_fu_134_ap_ready),
    .in_r_address0(grp_fft_10_stages_fu_134_in_r_address0),
    .in_r_ce0(grp_fft_10_stages_fu_134_in_r_ce0),
    .in_r_q0(in_buf_r_q0),
    .in_r_address1(grp_fft_10_stages_fu_134_in_r_address1),
    .in_r_ce1(grp_fft_10_stages_fu_134_in_r_ce1),
    .in_r_q1(in_buf_r_q1),
    .in_i_address0(grp_fft_10_stages_fu_134_in_i_address0),
    .in_i_ce0(grp_fft_10_stages_fu_134_in_i_ce0),
    .in_i_q0(in_buf_i_q0),
    .in_i_address1(grp_fft_10_stages_fu_134_in_i_address1),
    .in_i_ce1(grp_fft_10_stages_fu_134_in_i_ce1),
    .in_i_q1(in_buf_i_q1),
    .out_r_address0(grp_fft_10_stages_fu_134_out_r_address0),
    .out_r_ce0(grp_fft_10_stages_fu_134_out_r_ce0),
    .out_r_we0(grp_fft_10_stages_fu_134_out_r_we0),
    .out_r_d0(grp_fft_10_stages_fu_134_out_r_d0),
    .out_r_address1(grp_fft_10_stages_fu_134_out_r_address1),
    .out_r_ce1(grp_fft_10_stages_fu_134_out_r_ce1),
    .out_r_we1(grp_fft_10_stages_fu_134_out_r_we1),
    .out_r_d1(grp_fft_10_stages_fu_134_out_r_d1),
    .out_i_address0(grp_fft_10_stages_fu_134_out_i_address0),
    .out_i_ce0(grp_fft_10_stages_fu_134_out_i_ce0),
    .out_i_we0(grp_fft_10_stages_fu_134_out_i_we0),
    .out_i_d0(grp_fft_10_stages_fu_134_out_i_d0),
    .out_i_address1(grp_fft_10_stages_fu_134_out_i_address1),
    .out_i_ce1(grp_fft_10_stages_fu_134_out_i_ce1),
    .out_i_we1(grp_fft_10_stages_fu_134_out_i_we1),
    .out_i_d1(grp_fft_10_stages_fu_134_out_i_d1)
);

FFT_Loop_1_proc_Pipeline_3 grp_Loop_1_proc_Pipeline_3_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc_Pipeline_3_fu_150_ap_start),
    .ap_done(grp_Loop_1_proc_Pipeline_3_fu_150_ap_done),
    .ap_idle(grp_Loop_1_proc_Pipeline_3_fu_150_ap_idle),
    .ap_ready(grp_Loop_1_proc_Pipeline_3_fu_150_ap_ready),
    .m_axi_gmem0_AWVALID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
    .m_axi_gmem0_BID(m_axi_gmem0_BID),
    .m_axi_gmem0_BUSER(m_axi_gmem0_BUSER),
    .p_read_cast(p_read),
    .out_buf_r_address0(grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_address0),
    .out_buf_r_ce0(grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_ce0),
    .out_buf_r_q0(out_buf_r_q0)
);

FFT_Loop_1_proc_Pipeline_4 grp_Loop_1_proc_Pipeline_4_fu_158(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_1_proc_Pipeline_4_fu_158_ap_start),
    .ap_done(grp_Loop_1_proc_Pipeline_4_fu_158_ap_done),
    .ap_idle(grp_Loop_1_proc_Pipeline_4_fu_158_ap_idle),
    .ap_ready(grp_Loop_1_proc_Pipeline_4_fu_158_ap_ready),
    .m_axi_gmem0_AWVALID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
    .m_axi_gmem0_BID(m_axi_gmem0_BID),
    .m_axi_gmem0_BUSER(m_axi_gmem0_BUSER),
    .sext_ln38(trunc_ln_reg_214),
    .out_buf_i_address0(grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_address0),
    .out_buf_i_ce0(grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_ce0),
    .out_buf_i_q0(out_buf_i_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state35) & (m_axi_gmem0_BVALID == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc_Pipeline_1_fu_118_ap_ready == 1'b1)) begin
            grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc_Pipeline_2_fu_126_ap_ready == 1'b1)) begin
            grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc_Pipeline_3_fu_150_ap_ready == 1'b1)) begin
            grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_1_proc_Pipeline_4_fu_158_ap_ready == 1'b1)) begin
            grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_10_stages_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if (((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_fft_10_stages_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_fft_10_stages_fu_134_ap_ready == 1'b1)) begin
            grp_fft_10_stages_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem0_addr_1_reg_221 <= sext_ln38_fu_192_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_addr_reg_209 <= p_read_cast_fu_166_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln_reg_214 <= {{add_ln38_fu_176_p2[63:3]}};
    end
end

always @ (*) begin
    if (((grp_Loop_1_proc_Pipeline_1_fu_118_ap_done == 1'b0) | (f_empty_n == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_1_proc_Pipeline_2_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft_10_stages_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_1_proc_Pipeline_3_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem0_BVALID == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Loop_1_proc_Pipeline_4_fu_158_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem0_BVALID == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) & (m_axi_gmem0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) & (m_axi_gmem0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        f_blk_n = f_empty_n;
    end else begin
        f_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((grp_Loop_1_proc_Pipeline_1_fu_118_ap_done == 1'b0) | (f_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        f_read = 1'b1;
    end else begin
        f_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_i_address0 = grp_fft_10_stages_fu_134_in_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        in_buf_i_address0 = grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_address0;
    end else begin
        in_buf_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_i_ce0 = grp_fft_10_stages_fu_134_in_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        in_buf_i_ce0 = grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_ce0;
    end else begin
        in_buf_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_i_ce1 = grp_fft_10_stages_fu_134_in_i_ce1;
    end else begin
        in_buf_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        in_buf_i_we0 = grp_Loop_1_proc_Pipeline_2_fu_126_in_buf_i_we0;
    end else begin
        in_buf_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_r_address0 = grp_fft_10_stages_fu_134_in_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        in_buf_r_address0 = grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_address0;
    end else begin
        in_buf_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_r_ce0 = grp_fft_10_stages_fu_134_in_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        in_buf_r_ce0 = grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_ce0;
    end else begin
        in_buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        in_buf_r_ce1 = grp_fft_10_stages_fu_134_in_r_ce1;
    end else begin
        in_buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        in_buf_r_we0 = grp_Loop_1_proc_Pipeline_1_fu_118_in_buf_r_we0;
    end else begin
        in_buf_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem0_ARADDR = sext_ln38_fu_192_p1;
    end else if (((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem0_ARADDR = p_read_cast_fu_166_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARADDR = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARADDR = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARADDR;
    end else begin
        m_axi_gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARBURST = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARBURST = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARBURST;
    end else begin
        m_axi_gmem0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARCACHE = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARCACHE = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARCACHE;
    end else begin
        m_axi_gmem0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARID = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARID = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARID;
    end else begin
        m_axi_gmem0_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_gmem0_ARLEN = 32'd512;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARLEN = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARLEN = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLEN;
    end else begin
        m_axi_gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARLOCK = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARLOCK = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARLOCK;
    end else begin
        m_axi_gmem0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARPROT = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARPROT = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARPROT;
    end else begin
        m_axi_gmem0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARQOS = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARQOS = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARQOS;
    end else begin
        m_axi_gmem0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARREGION = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARREGION = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARREGION;
    end else begin
        m_axi_gmem0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARSIZE = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARSIZE = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARSIZE;
    end else begin
        m_axi_gmem0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARUSER = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARUSER = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARUSER;
    end else begin
        m_axi_gmem0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_ARVALID = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_ARVALID = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_ARVALID;
    end else begin
        m_axi_gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        m_axi_gmem0_AWADDR = gmem0_addr_1_reg_221;
    end else if (((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_gmem0_AWADDR = gmem0_addr_reg_209;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWADDR = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWADDR = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWADDR;
    end else begin
        m_axi_gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWBURST = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWBURST = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWBURST;
    end else begin
        m_axi_gmem0_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWCACHE = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWCACHE = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWCACHE;
    end else begin
        m_axi_gmem0_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWID = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWID = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWID;
    end else begin
        m_axi_gmem0_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        m_axi_gmem0_AWLEN = 32'd512;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWLEN = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWLEN = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLEN;
    end else begin
        m_axi_gmem0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWLOCK = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWLOCK = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWLOCK;
    end else begin
        m_axi_gmem0_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWPROT = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWPROT = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWPROT;
    end else begin
        m_axi_gmem0_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWQOS = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWQOS = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWQOS;
    end else begin
        m_axi_gmem0_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWREGION = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWREGION = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWREGION;
    end else begin
        m_axi_gmem0_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWSIZE = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWSIZE = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWSIZE;
    end else begin
        m_axi_gmem0_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWUSER = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWUSER = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWUSER;
    end else begin
        m_axi_gmem0_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        m_axi_gmem0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_AWVALID = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_AWVALID = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_AWVALID;
    end else begin
        m_axi_gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state35) & (m_axi_gmem0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem0_BVALID == 1'b1)))) begin
        m_axi_gmem0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_BREADY = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_BREADY = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_BREADY;
    end else begin
        m_axi_gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_gmem0_RREADY = grp_Loop_1_proc_Pipeline_2_fu_126_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_gmem0_RREADY = grp_Loop_1_proc_Pipeline_1_fu_118_m_axi_gmem0_RREADY;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WDATA = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WDATA = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WDATA;
    end else begin
        m_axi_gmem0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WID = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WID = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WID;
    end else begin
        m_axi_gmem0_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WLAST = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WLAST = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WLAST;
    end else begin
        m_axi_gmem0_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WSTRB = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WSTRB = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WSTRB;
    end else begin
        m_axi_gmem0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WUSER = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WUSER = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WUSER;
    end else begin
        m_axi_gmem0_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_gmem0_WVALID = grp_Loop_1_proc_Pipeline_4_fu_158_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem0_WVALID = grp_Loop_1_proc_Pipeline_3_fu_150_m_axi_gmem0_WVALID;
    end else begin
        m_axi_gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out_buf_i_address0 = grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_i_address0 = grp_fft_10_stages_fu_134_out_i_address0;
    end else begin
        out_buf_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        out_buf_i_ce0 = grp_Loop_1_proc_Pipeline_4_fu_158_out_buf_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_i_ce0 = grp_fft_10_stages_fu_134_out_i_ce0;
    end else begin
        out_buf_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_i_ce1 = grp_fft_10_stages_fu_134_out_i_ce1;
    end else begin
        out_buf_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_i_we0 = grp_fft_10_stages_fu_134_out_i_we0;
    end else begin
        out_buf_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_i_we1 = grp_fft_10_stages_fu_134_out_i_we1;
    end else begin
        out_buf_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_buf_r_address0 = grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_r_address0 = grp_fft_10_stages_fu_134_out_r_address0;
    end else begin
        out_buf_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_buf_r_ce0 = grp_Loop_1_proc_Pipeline_3_fu_150_out_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_r_ce0 = grp_fft_10_stages_fu_134_out_r_ce0;
    end else begin
        out_buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_r_ce1 = grp_fft_10_stages_fu_134_out_r_ce1;
    end else begin
        out_buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_r_we0 = grp_fft_10_stages_fu_134_out_r_we0;
    end else begin
        out_buf_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_buf_r_we1 = grp_fft_10_stages_fu_134_out_r_we1;
    end else begin
        out_buf_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if ((~((grp_Loop_1_proc_Pipeline_1_fu_118_ap_done == 1'b0) | (f_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((m_axi_gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_Loop_1_proc_Pipeline_2_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fft_10_stages_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_Loop_1_proc_Pipeline_3_fu_150_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((m_axi_gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_Loop_1_proc_Pipeline_4_fu_158_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (m_axi_gmem0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_fu_176_p2 = (f_dout + 64'd4096);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_Loop_1_proc_Pipeline_1_fu_118_ap_start = grp_Loop_1_proc_Pipeline_1_fu_118_ap_start_reg;

assign grp_Loop_1_proc_Pipeline_2_fu_126_ap_start = grp_Loop_1_proc_Pipeline_2_fu_126_ap_start_reg;

assign grp_Loop_1_proc_Pipeline_3_fu_150_ap_start = grp_Loop_1_proc_Pipeline_3_fu_150_ap_start_reg;

assign grp_Loop_1_proc_Pipeline_4_fu_158_ap_start = grp_Loop_1_proc_Pipeline_4_fu_158_ap_start_reg;

assign grp_fft_10_stages_fu_134_ap_start = grp_fft_10_stages_fu_134_ap_start_reg;

assign p_read_cast_fu_166_p0 = p_read;

assign p_read_cast_fu_166_p1 = p_read_cast_fu_166_p0;

assign sext_ln38_fu_192_p1 = $signed(trunc_ln_reg_214);

endmodule //FFT_Loop_1_proc
