--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 16.770 ns
From           : flash_data_[7]
To             : cpu:zet_proc|wb_master:wm0|cpu_dat_i[8]
From Clock     : --
To Clock       : clk_50_
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.591 ns
From           : cpu:zet_proc|fetch:fetch0|state[1]
To             : flash_oe_n_
From Clock     : clk_50_
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.944 ns
From           : sw_[9]
To             : ps2_keyb:keyboard|ps2_data_s
From Clock     : --
To Clock       : clk_50_
Failed Paths   : 0

Type           : Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
Slack          : 0.524 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : rst
To             : sdspi:sdspi|ss
From Clock     : pll:pll|altpll:altpll_component|_clk2
To Clock       : pll:pll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'pll:pll|altpll:altpll_component|_clk2'
Slack          : 1.211 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : wb_abrgr:wb_csrbrg|wbm_dat_i_r[4]
To             : wb_abrgr:wb_csrbrg|wbs_dat_o_r[4]
From Clock     : pll:pll|altpll:altpll_component|_clk0
To Clock       : pll:pll|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'pll:pll|altpll:altpll_component|_clk1'
Slack          : 16.117 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : cpu:zet_proc|fetch:fetch0|state[1]
To             : wb_abrg:vga_brg|wbm_we_o_r
From Clock     : pll:pll|altpll:altpll_component|_clk2
To Clock       : pll:pll|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : sdspi:sdspi|ss
To             : sdspi:sdspi|ss
From Clock     : pll:pll|altpll:altpll_component|_clk0
To Clock       : pll:pll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pll:pll|altpll:altpll_component|_clk1'
Slack          : 0.445 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : vga:vga|lcd:lcd0|vert_sync
To             : vga:vga|lcd:lcd0|vert_sync
From Clock     : pll:pll|altpll:altpll_component|_clk1
To Clock       : pll:pll|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'pll:pll|altpll:altpll_component|_clk2'
Slack          : 0.445 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : uart_top:com1|uart_regs:regs|uart_receiver:receiver|rparity
To             : uart_top:com1|uart_regs:regs|uart_receiver:receiver|rparity
From Clock     : pll:pll|altpll:altpll_component|_clk2
To Clock       : pll:pll|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

