#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26a66e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26a6360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x26ce610 .functor NOT 1, L_0x26f9770, C4<0>, C4<0>, C4<0>;
L_0x26f9550 .functor XOR 2, L_0x26f9410, L_0x26f94b0, C4<00>, C4<00>;
L_0x26f9660 .functor XOR 2, L_0x26f9550, L_0x26f95c0, C4<00>, C4<00>;
v0x26f5f20_0 .net "Y1_dut", 0 0, L_0x26f8270;  1 drivers
v0x26f5fe0_0 .net "Y1_ref", 0 0, L_0x26aaa50;  1 drivers
v0x26f6080_0 .net "Y3_dut", 0 0, L_0x26f9210;  1 drivers
v0x26f6150_0 .net "Y3_ref", 0 0, L_0x26f75b0;  1 drivers
v0x26f6220_0 .net *"_ivl_10", 1 0, L_0x26f95c0;  1 drivers
v0x26f6310_0 .net *"_ivl_12", 1 0, L_0x26f9660;  1 drivers
v0x26f63b0_0 .net *"_ivl_2", 1 0, L_0x26f9370;  1 drivers
v0x26f6470_0 .net *"_ivl_4", 1 0, L_0x26f9410;  1 drivers
v0x26f6550_0 .net *"_ivl_6", 1 0, L_0x26f94b0;  1 drivers
v0x26f6630_0 .net *"_ivl_8", 1 0, L_0x26f9550;  1 drivers
v0x26f6710_0 .var "clk", 0 0;
v0x26f67b0_0 .var/2u "stats1", 223 0;
v0x26f6870_0 .var/2u "strobe", 0 0;
v0x26f6930_0 .net "tb_match", 0 0, L_0x26f9770;  1 drivers
v0x26f6a00_0 .net "tb_mismatch", 0 0, L_0x26ce610;  1 drivers
v0x26f6aa0_0 .net "w", 0 0, v0x26f3e40_0;  1 drivers
v0x26f6b40_0 .net "y", 5 0, v0x26f3ee0_0;  1 drivers
L_0x26f9370 .concat [ 1 1 0 0], L_0x26f75b0, L_0x26aaa50;
L_0x26f9410 .concat [ 1 1 0 0], L_0x26f75b0, L_0x26aaa50;
L_0x26f94b0 .concat [ 1 1 0 0], L_0x26f9210, L_0x26f8270;
L_0x26f95c0 .concat [ 1 1 0 0], L_0x26f75b0, L_0x26aaa50;
L_0x26f9770 .cmp/eeq 2, L_0x26f9370, L_0x26f9660;
S_0x26bf200 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x26a6360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x26aaa50 .functor AND 1, L_0x26f6d60, v0x26f3e40_0, C4<1>, C4<1>;
L_0x26bfed0 .functor OR 1, L_0x26f6f20, L_0x26f6fc0, C4<0>, C4<0>;
L_0x26ce680 .functor OR 1, L_0x26bfed0, L_0x26f70e0, C4<0>, C4<0>;
L_0x26f7400 .functor OR 1, L_0x26ce680, L_0x26f7250, C4<0>, C4<0>;
L_0x26f7540 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f75b0 .functor AND 1, L_0x26f7400, L_0x26f7540, C4<1>, C4<1>;
v0x26ce780_0 .net "Y1", 0 0, L_0x26aaa50;  alias, 1 drivers
v0x26ce820_0 .net "Y3", 0 0, L_0x26f75b0;  alias, 1 drivers
v0x26aab60_0 .net *"_ivl_1", 0 0, L_0x26f6d60;  1 drivers
v0x26aac30_0 .net *"_ivl_11", 0 0, L_0x26f70e0;  1 drivers
v0x26f2e50_0 .net *"_ivl_12", 0 0, L_0x26ce680;  1 drivers
v0x26f2f80_0 .net *"_ivl_15", 0 0, L_0x26f7250;  1 drivers
v0x26f3060_0 .net *"_ivl_16", 0 0, L_0x26f7400;  1 drivers
v0x26f3140_0 .net *"_ivl_18", 0 0, L_0x26f7540;  1 drivers
v0x26f3220_0 .net *"_ivl_5", 0 0, L_0x26f6f20;  1 drivers
v0x26f3390_0 .net *"_ivl_7", 0 0, L_0x26f6fc0;  1 drivers
v0x26f3470_0 .net *"_ivl_8", 0 0, L_0x26bfed0;  1 drivers
v0x26f3550_0 .net "w", 0 0, v0x26f3e40_0;  alias, 1 drivers
v0x26f3610_0 .net "y", 5 0, v0x26f3ee0_0;  alias, 1 drivers
L_0x26f6d60 .part v0x26f3ee0_0, 0, 1;
L_0x26f6f20 .part v0x26f3ee0_0, 1, 1;
L_0x26f6fc0 .part v0x26f3ee0_0, 2, 1;
L_0x26f70e0 .part v0x26f3ee0_0, 4, 1;
L_0x26f7250 .part v0x26f3ee0_0, 5, 1;
S_0x26f3770 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x26a6360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x26f39d0_0 .net "clk", 0 0, v0x26f6710_0;  1 drivers
v0x26f3ab0_0 .var/2s "errored1", 31 0;
v0x26f3b90_0 .var/2s "onehot_error", 31 0;
v0x26f3c50_0 .net "tb_match", 0 0, L_0x26f9770;  alias, 1 drivers
v0x26f3d10_0 .var/2s "temp", 31 0;
v0x26f3e40_0 .var "w", 0 0;
v0x26f3ee0_0 .var "y", 5 0;
E_0x26b9750/0 .event negedge, v0x26f39d0_0;
E_0x26b9750/1 .event posedge, v0x26f39d0_0;
E_0x26b9750 .event/or E_0x26b9750/0, E_0x26b9750/1;
S_0x26f3fe0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x26a6360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x26f77f0 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f7860 .functor AND 1, L_0x26f7750, L_0x26f77f0, C4<1>, C4<1>;
L_0x26f7a10 .functor AND 1, L_0x26f7970, v0x26f3e40_0, C4<1>, C4<1>;
L_0x26f7ad0 .functor OR 1, L_0x26f7860, L_0x26f7a10, C4<0>, C4<0>;
L_0x26f7cb0 .functor AND 1, L_0x26f7c10, v0x26f3e40_0, C4<1>, C4<1>;
L_0x26f7e80 .functor OR 1, L_0x26f7ad0, L_0x26f7cb0, C4<0>, C4<0>;
L_0x26f80a0 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f8110 .functor AND 1, L_0x26f7fd0, L_0x26f80a0, C4<1>, C4<1>;
L_0x26f8270 .functor OR 1, L_0x26f7e80, L_0x26f8110, C4<0>, C4<0>;
L_0x26f8470 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f8540 .functor AND 1, L_0x26f83d0, L_0x26f8470, C4<1>, C4<1>;
L_0x26f86e0 .functor AND 1, L_0x26f8600, v0x26f3e40_0, C4<1>, C4<1>;
L_0x26f8810 .functor OR 1, L_0x26f8540, L_0x26f86e0, C4<0>, C4<0>;
L_0x26f89c0 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f87a0 .functor AND 1, L_0x26f8920, L_0x26f89c0, C4<1>, C4<1>;
L_0x26f8b50 .functor OR 1, L_0x26f8810, L_0x26f87a0, C4<0>, C4<0>;
L_0x26f8ff0 .functor NOT 1, v0x26f3e40_0, C4<0>, C4<0>, C4<0>;
L_0x26f9060 .functor AND 1, L_0x26f8cf0, L_0x26f8ff0, C4<1>, C4<1>;
L_0x26f9210 .functor OR 1, L_0x26f8b50, L_0x26f9060, C4<0>, C4<0>;
v0x26f4280_0 .net "Y1", 0 0, L_0x26f8270;  alias, 1 drivers
v0x26f4340_0 .net "Y3", 0 0, L_0x26f9210;  alias, 1 drivers
v0x26f4400_0 .net *"_ivl_1", 0 0, L_0x26f7750;  1 drivers
v0x26f44f0_0 .net *"_ivl_10", 0 0, L_0x26f7ad0;  1 drivers
v0x26f45d0_0 .net *"_ivl_13", 0 0, L_0x26f7c10;  1 drivers
v0x26f4700_0 .net *"_ivl_14", 0 0, L_0x26f7cb0;  1 drivers
v0x26f47e0_0 .net *"_ivl_16", 0 0, L_0x26f7e80;  1 drivers
v0x26f48c0_0 .net *"_ivl_19", 0 0, L_0x26f7fd0;  1 drivers
v0x26f49a0_0 .net *"_ivl_2", 0 0, L_0x26f77f0;  1 drivers
v0x26f4b10_0 .net *"_ivl_20", 0 0, L_0x26f80a0;  1 drivers
v0x26f4bf0_0 .net *"_ivl_22", 0 0, L_0x26f8110;  1 drivers
v0x26f4cd0_0 .net *"_ivl_27", 0 0, L_0x26f83d0;  1 drivers
v0x26f4db0_0 .net *"_ivl_28", 0 0, L_0x26f8470;  1 drivers
v0x26f4e90_0 .net *"_ivl_30", 0 0, L_0x26f8540;  1 drivers
v0x26f4f70_0 .net *"_ivl_33", 0 0, L_0x26f8600;  1 drivers
v0x26f5050_0 .net *"_ivl_34", 0 0, L_0x26f86e0;  1 drivers
v0x26f5130_0 .net *"_ivl_36", 0 0, L_0x26f8810;  1 drivers
v0x26f5210_0 .net *"_ivl_39", 0 0, L_0x26f8920;  1 drivers
v0x26f52f0_0 .net *"_ivl_4", 0 0, L_0x26f7860;  1 drivers
v0x26f53d0_0 .net *"_ivl_40", 0 0, L_0x26f89c0;  1 drivers
v0x26f54b0_0 .net *"_ivl_42", 0 0, L_0x26f87a0;  1 drivers
v0x26f5590_0 .net *"_ivl_44", 0 0, L_0x26f8b50;  1 drivers
v0x26f5670_0 .net *"_ivl_47", 0 0, L_0x26f8cf0;  1 drivers
v0x26f5750_0 .net *"_ivl_48", 0 0, L_0x26f8ff0;  1 drivers
v0x26f5830_0 .net *"_ivl_50", 0 0, L_0x26f9060;  1 drivers
v0x26f5910_0 .net *"_ivl_7", 0 0, L_0x26f7970;  1 drivers
v0x26f59f0_0 .net *"_ivl_8", 0 0, L_0x26f7a10;  1 drivers
v0x26f5ad0_0 .net "w", 0 0, v0x26f3e40_0;  alias, 1 drivers
v0x26f5b70_0 .net "y", 5 0, v0x26f3ee0_0;  alias, 1 drivers
L_0x26f7750 .part v0x26f3ee0_0, 0, 1;
L_0x26f7970 .part v0x26f3ee0_0, 1, 1;
L_0x26f7c10 .part v0x26f3ee0_0, 3, 1;
L_0x26f7fd0 .part v0x26f3ee0_0, 4, 1;
L_0x26f83d0 .part v0x26f3ee0_0, 1, 1;
L_0x26f8600 .part v0x26f3ee0_0, 2, 1;
L_0x26f8920 .part v0x26f3ee0_0, 3, 1;
L_0x26f8cf0 .part v0x26f3ee0_0, 5, 1;
S_0x26f5d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x26a6360;
 .timescale -12 -12;
E_0x26b92a0 .event anyedge, v0x26f6870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f6870_0;
    %nor/r;
    %assign/vec4 v0x26f6870_0, 0;
    %wait E_0x26b92a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26f3770;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f3ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f3b90_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x26f3770;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9750;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x26f3ee0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x26f3e40_0, 0;
    %load/vec4 v0x26f3c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f3b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26f3b90_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26f3ab0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26b9750;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x26f3d10_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x26f3d10_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x26f3d10_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x26f3d10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x26f3d10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x26f3d10_0;
    %pad/s 6;
    %assign/vec4 v0x26f3ee0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x26f3e40_0, 0;
    %load/vec4 v0x26f3c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f3ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26f3ab0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x26f3b90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x26f3ab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x26f3b90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x26f3ab0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x26a6360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6870_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26a6360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f6710_0;
    %inv;
    %store/vec4 v0x26f6710_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x26a6360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26f39d0_0, v0x26f6a00_0, v0x26f6b40_0, v0x26f6aa0_0, v0x26f5fe0_0, v0x26f5f20_0, v0x26f6150_0, v0x26f6080_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26a6360;
T_6 ;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x26a6360;
T_7 ;
    %wait E_0x26b9750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f67b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
    %load/vec4 v0x26f6930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f67b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x26f5fe0_0;
    %load/vec4 v0x26f5fe0_0;
    %load/vec4 v0x26f5f20_0;
    %xor;
    %load/vec4 v0x26f5fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x26f6150_0;
    %load/vec4 v0x26f6150_0;
    %load/vec4 v0x26f6080_0;
    %xor;
    %load/vec4 v0x26f6150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x26f67b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f67b0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/2012_q2b/iter0/response14/top_module.sv";
