

================================================================
== Vitis HLS Report for 'decimate_pfb_Pipeline_compute_loop'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_loop  |     1030|     1030|         8|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|   16|       -|       -|    -|
|Expression       |        -|    -|       0|     934|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   19|       0|     606|    -|
|Memory           |       32|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|     195|    -|
|Register         |        -|    -|    2025|     544|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       32|   35|    2025|    2279|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        2|    3|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_11ns_13ns_23_1_1_U34   |mul_11ns_13ns_23_1_1   |        0|   1|  0|   6|    0|
    |mul_12ns_14ns_25_1_1_U35   |mul_12ns_14ns_25_1_1   |        0|   1|  0|   6|    0|
    |mul_12ns_14ns_25_1_1_U36   |mul_12ns_14ns_25_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U65     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U66     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U67     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U68     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U69     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U70     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U71     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U72     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U73     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U74     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U75     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U76     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U77     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U78     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U79     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U80     |mul_16s_16s_32_1_1     |        0|   1|  0|   6|    0|
    |sparsemux_11_3_16_1_1_U37  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_11_3_16_1_1_U38  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_11_3_16_1_1_U39  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_11_3_16_1_1_U46  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_9_2_16_1_1_U40   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U41   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U42   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U43   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U44   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U45   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U47   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U48   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U49   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U50   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U51   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U52   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U53   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U54   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U55   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U56   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U57   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U58   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U59   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U60   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U61   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U62   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U63   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    |sparsemux_9_2_16_1_1_U64   |sparsemux_9_2_16_1_1   |        0|   0|  0|  17|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  19|  0| 606|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_33_4_1_U81  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U82  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U83  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U84  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U85  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U86  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U87  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U88  |mac_muladd_16s_16s_32s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U89  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U90  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U91  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U92  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U93  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U94  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U95  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U96  |mac_muladd_16s_16s_33s_33_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                  Memory                                 |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U   |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U     |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U  |decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb  |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                    |                                                                                  |       32|  0|   0|    0| 32768|  512|    32|       524288|
    +-------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |acc_i_3_fu_2468_p2          |         +|   0|  0|  40|          40|          40|
    |acc_i_5_fu_2780_p2          |         +|   0|  0|  40|          40|          40|
    |acc_i_7_fu_3092_p2          |         +|   0|  0|  40|          40|          40|
    |acc_i_fu_2156_p2            |         +|   0|  0|  40|          40|          40|
    |acc_q_3_fu_2485_p2          |         +|   0|  0|  40|          40|          40|
    |acc_q_5_fu_2797_p2          |         +|   0|  0|  40|          40|          40|
    |acc_q_7_fu_3109_p2          |         +|   0|  0|  40|          40|          40|
    |acc_q_fu_2173_p2            |         +|   0|  0|  40|          40|          40|
    |add_ln31_1_fu_1058_p2       |         +|   0|  0|  22|          22|          12|
    |add_ln31_fu_896_p2          |         +|   0|  0|  11|          11|           1|
    |add_ln51_fu_990_p2          |         +|   0|  0|  11|          11|           1|
    |and_ln66_1_fu_2279_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_2_fu_2545_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_3_fu_2591_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_4_fu_2857_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_5_fu_2903_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_6_fu_3169_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_7_fu_3215_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln66_fu_2233_p2         |       and|   0|  0|   1|           1|           1|
    |and_ln67_1_fu_2407_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_2_fu_2673_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_3_fu_2719_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_4_fu_2985_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_5_fu_3031_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_6_fu_3297_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_7_fu_3343_p2       |       and|   0|  0|   1|           1|           1|
    |and_ln67_fu_2361_p2         |       and|   0|  0|   1|           1|           1|
    |ap_condition_379            |       and|   0|  0|   1|           1|           1|
    |icmp_ln31_fu_890_p2         |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln51_fu_996_p2         |      icmp|   0|  0|  11|          11|           3|
    |icmp_ln66_10_fu_3181_p2     |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln66_11_fu_3197_p2     |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln66_1_fu_2245_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln66_2_fu_2261_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln66_3_fu_2527_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln66_4_fu_2557_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln66_5_fu_2573_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln66_6_fu_2839_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln66_7_fu_2869_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln66_8_fu_2885_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln66_9_fu_3151_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln66_fu_2215_p2        |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln67_10_fu_3309_p2     |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln67_11_fu_3325_p2     |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln67_1_fu_2373_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln67_2_fu_2389_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln67_3_fu_2655_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln67_4_fu_2685_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln67_5_fu_2701_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln67_6_fu_2967_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln67_7_fu_2997_p2      |      icmp|   0|  0|   4|           3|           2|
    |icmp_ln67_8_fu_3013_p2      |      icmp|   0|  0|  15|          15|           1|
    |icmp_ln67_9_fu_3279_p2      |      icmp|   0|  0|   4|           3|           1|
    |icmp_ln67_fu_2343_p2        |      icmp|   0|  0|   4|           3|           1|
    |ap_block_pp0_stage0_01001   |        or|   0|  0|   1|           1|           1|
    |or_ln66_10_fu_2897_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_11_fu_2917_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_12_fu_3157_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_13_fu_3203_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_14_fu_3209_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_15_fu_3229_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln66_1_fu_2267_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_2_fu_2273_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_3_fu_2293_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_4_fu_2533_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_5_fu_2579_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_6_fu_2585_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_7_fu_2605_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_8_fu_2845_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_9_fu_2891_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln66_fu_2221_p2          |        or|   0|  0|   1|           1|           1|
    |or_ln67_10_fu_3025_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_11_fu_3045_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_12_fu_3285_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_13_fu_3331_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_14_fu_3337_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_15_fu_3357_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln67_1_fu_2395_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_2_fu_2401_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_3_fu_2421_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_4_fu_2661_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_5_fu_2707_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_6_fu_2713_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_7_fu_2733_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_8_fu_2973_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_9_fu_3019_p2        |        or|   0|  0|   1|           1|           1|
    |or_ln67_fu_2349_p2          |        or|   0|  0|   1|           1|           1|
    |result_pack_i_1_fu_2611_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_i_2_fu_2923_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_i_3_fu_3235_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_i_fu_2299_p3    |    select|   0|  0|  16|           1|          16|
    |result_pack_q_1_fu_2739_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_q_2_fu_3051_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_q_3_fu_3363_p3  |    select|   0|  0|  16|           1|          16|
    |result_pack_q_fu_2427_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln51_fu_1002_p3      |    select|   0|  0|  11|           1|          11|
    |select_ln66_2_fu_2597_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln66_4_fu_2909_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln66_6_fu_3221_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln66_fu_2285_p3      |    select|   0|  0|  16|           1|          15|
    |select_ln67_2_fu_2725_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln67_4_fu_3037_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln67_6_fu_3349_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln67_fu_2413_p3      |    select|   0|  0|  16|           1|          15|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln31_fu_905_p2          |       xor|   0|  0|  12|          11|          12|
    |xor_ln66_1_fu_2239_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_2_fu_2539_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_3_fu_2551_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_4_fu_2851_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_5_fu_2863_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_6_fu_3163_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_7_fu_3175_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_2227_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_1_fu_2367_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_2_fu_2667_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_3_fu_2679_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_4_fu_2979_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_5_fu_2991_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_6_fu_3291_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_7_fu_3303_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln67_fu_2355_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 934|         649|         736|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                     | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1                                                          |   9|          2|   11|         22|
    |ap_sig_allocacmp_phi_urem354_load                                             |   9|          2|   11|         22|
    |ap_sig_allocacmp_phi_urem354_load_1                                           |   9|          2|   11|         22|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0  |  21|          5|   10|         50|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0  |  21|          5|   10|         50|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0  |  21|          5|   10|         50|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0  |  21|          5|   10|         50|
    |decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0    |  21|          5|   10|         50|
    |k_fu_248                                                                      |   9|          2|   11|         22|
    |phi_mul352_fu_244                                                             |   9|          2|   22|         44|
    |phi_urem354_fu_240                                                            |   9|          2|   11|         22|
    |stream_compute_to_fft_blk_n                                                   |   9|          2|    1|          2|
    |stream_read_to_compute_blk_n                                                  |   9|          2|    1|          2|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                         | 195|         45|  131|        412|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |input_pack_i_reg_3602              |  16|   0|   16|          0|
    |input_pack_q_reg_3607              |  16|   0|   16|          0|
    |k_1_reg_3570                       |  11|   0|   11|          0|
    |k_fu_248                           |  11|   0|   11|          0|
    |mul_ln62_11_reg_4191               |  32|   0|   32|          0|
    |mul_ln62_15_reg_4211               |  32|   0|   32|          0|
    |mul_ln62_3_reg_4151                |  32|   0|   32|          0|
    |mul_ln62_7_reg_4171                |  32|   0|   32|          0|
    |mul_ln63_11_reg_4196               |  32|   0|   32|          0|
    |mul_ln63_15_reg_4216               |  32|   0|   32|          0|
    |mul_ln63_3_reg_4156                |  32|   0|   32|          0|
    |mul_ln63_7_reg_4176                |  32|   0|   32|          0|
    |phi_mul352_fu_244                  |  22|   0|   22|          0|
    |phi_urem354_fu_240                 |  11|   0|   11|          0|
    |result_pack_i_1_reg_4231           |  16|   0|   16|          0|
    |result_pack_i_2_reg_4241           |  16|   0|   16|          0|
    |result_pack_i_3_reg_4251           |  16|   0|   16|          0|
    |result_pack_i_reg_4221             |  16|   0|   16|          0|
    |result_pack_q_1_reg_4236           |  16|   0|   16|          0|
    |result_pack_q_2_reg_4246           |  16|   0|   16|          0|
    |result_pack_q_3_reg_4256           |  16|   0|   16|          0|
    |result_pack_q_reg_4226             |  16|   0|   16|          0|
    |sample_i_11_reg_4029               |  16|   0|   16|          0|
    |sample_i_12_reg_3622               |  16|   0|   16|          0|
    |sample_i_13_reg_3999               |  16|   0|   16|          0|
    |sample_i_14_reg_3632               |  16|   0|   16|          0|
    |sample_i_16_reg_4019               |  16|   0|   16|          0|
    |sample_i_1_reg_3924                |  16|   0|   16|          0|
    |sample_i_3_reg_3934                |  16|   0|   16|          0|
    |sample_i_5_reg_3959                |  16|   0|   16|          0|
    |sample_i_7_reg_3969                |  16|   0|   16|          0|
    |sample_i_8_reg_3612                |  16|   0|   16|          0|
    |sample_i_9_reg_3989                |  16|   0|   16|          0|
    |sample_q_11_reg_4044               |  16|   0|   16|          0|
    |sample_q_12_reg_3627               |  16|   0|   16|          0|
    |sample_q_13_reg_4014               |  16|   0|   16|          0|
    |sample_q_14_reg_3637               |  16|   0|   16|          0|
    |sample_q_16_reg_4034               |  16|   0|   16|          0|
    |sample_q_1_reg_3939                |  16|   0|   16|          0|
    |sample_q_3_reg_3949                |  16|   0|   16|          0|
    |sample_q_5_reg_3974                |  16|   0|   16|          0|
    |sample_q_7_reg_3984                |  16|   0|   16|          0|
    |sample_q_8_reg_3617                |  16|   0|   16|          0|
    |sample_q_9_reg_4004                |  16|   0|   16|          0|
    |tmp_14_reg_3587                    |   9|   0|    9|          0|
    |tmp_23_reg_3592                    |  10|   0|   10|          0|
    |tmp_reg_3597                       |  10|   0|   10|          0|
    |trunc_ln31_reg_3579                |   3|   0|    3|          0|
    |trunc_ln31_reg_3579_pp0_iter1_reg  |   3|   0|    3|          0|
    |w_1_reg_3907                       |  16|   0|   16|          0|
    |w_3_reg_3954                       |  16|   0|   16|          0|
    |w_reg_3902                         |  16|   0|   16|          0|
    |w_reg_3902_pp0_iter3_reg           |  16|   0|   16|          0|
    |input_pack_i_reg_3602              |  64|  32|   16|          0|
    |input_pack_q_reg_3607              |  64|  32|   16|          0|
    |sample_i_11_reg_4029               |  64|  32|   16|          0|
    |sample_i_12_reg_3622               |  64|  32|   16|          0|
    |sample_i_13_reg_3999               |  64|  32|   16|          0|
    |sample_i_14_reg_3632               |  64|  32|   16|          0|
    |sample_i_3_reg_3934                |  64|  32|   16|          0|
    |sample_i_7_reg_3969                |  64|  32|   16|          0|
    |sample_i_8_reg_3612                |  64|  32|   16|          0|
    |sample_q_11_reg_4044               |  64|  32|   16|          0|
    |sample_q_12_reg_3627               |  64|  32|   16|          0|
    |sample_q_13_reg_4014               |  64|  32|   16|          0|
    |sample_q_14_reg_3637               |  64|  32|   16|          0|
    |sample_q_3_reg_3949                |  64|  32|   16|          0|
    |sample_q_7_reg_3984                |  64|  32|   16|          0|
    |sample_q_8_reg_3617                |  64|  32|   16|          0|
    |w_3_reg_3954                       |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2025| 544| 1209|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|                                   decimate_pfb_Pipeline_compute_loop|  return value|
|stream_read_to_compute_dout                                                   |   in|  128|     ap_fifo|                                               stream_read_to_compute|       pointer|
|stream_read_to_compute_num_data_valid                                         |   in|    5|     ap_fifo|                                               stream_read_to_compute|       pointer|
|stream_read_to_compute_fifo_cap                                               |   in|    5|     ap_fifo|                                               stream_read_to_compute|       pointer|
|stream_read_to_compute_empty_n                                                |   in|    1|     ap_fifo|                                               stream_read_to_compute|       pointer|
|stream_read_to_compute_read                                                   |  out|    1|     ap_fifo|                                               stream_read_to_compute|       pointer|
|stream_compute_to_fft_din                                                     |  out|  128|     ap_fifo|                                                stream_compute_to_fft|       pointer|
|stream_compute_to_fft_num_data_valid                                          |   in|    5|     ap_fifo|                                                stream_compute_to_fft|       pointer|
|stream_compute_to_fft_fifo_cap                                                |   in|    5|     ap_fifo|                                                stream_compute_to_fft|       pointer|
|stream_compute_to_fft_full_n                                                  |   in|    1|     ap_fifo|                                                stream_compute_to_fft|       pointer|
|stream_compute_to_fft_write                                                   |  out|    1|     ap_fifo|                                                stream_compute_to_fft|       pointer|
|write_bank_idx_load                                                           |   in|    2|     ap_none|                                                  write_bank_idx_load|        scalar|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0        |   in|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0        |   in|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0        |   in|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0  |  out|   10|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0       |  out|    1|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0        |   in|   16|   ap_memory|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0    |  out|   10|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0         |  out|    1|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0          |   in|   16|   ap_memory|    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs|         array|
+------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem354 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_urem354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul352 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6]   --->   Operation 48 'read' 'write_bank_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln31 = store i11 0, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul352"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem354"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %channel_loop"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 53 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp_eq  i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln31 = add i11 %k_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 55 'add' 'add_ln31' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %channel_loop.split, void %for.end60.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 56 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%phi_urem354_load = load i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 57 'load' 'phi_urem354_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.80ns)   --->   "%xor_ln31 = xor i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 58 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 59 'bitconcatenate' 'zext_ln60_4_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i11 %phi_urem354_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 60 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i11 %xor_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 61 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (4.65ns)   --->   "%mul_ln60 = mul i23 %zext_ln60_3, i23 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 62 'mul' 'mul_ln60' <Predicate = (!icmp_ln31)> <Delay = 4.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln60, i32 14, i32 22" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 63 'partselect' 'tmp_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i12 %zext_ln60_4_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 64 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (4.64ns)   --->   "%mul_ln60_1 = mul i25 %zext_ln60_4, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 65 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln31)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_1, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 66 'partselect' 'tmp_23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.case.3, i2 0, void %arrayidx173.1.case.0, i2 1, void %arrayidx173.1.case.1, i2 2, void %arrayidx173.1.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 67 'switch' 'switch_ln40' <Predicate = (!icmp_ln31)> <Delay = 1.20>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i11 %xor_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 68 'sext' 'sext_ln60' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i12 %sext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 69 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (4.64ns)   --->   "%mul_ln60_2 = mul i25 %zext_ln60_5, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 70 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln31)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_2, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 71 'partselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.1.case.3, i2 0, void %arrayidx173.1.1.case.0, i2 1, void %arrayidx173.1.1.case.1, i2 2, void %arrayidx173.1.1.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 72 'switch' 'switch_ln40' <Predicate = (!icmp_ln31)> <Delay = 1.20>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%phi_urem354_load_1 = load i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 73 'load' 'phi_urem354_load_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.48ns)   --->   "%add_ln51 = add i11 %phi_urem354_load_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 74 'add' 'add_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp_ult  i11 %add_ln51, i11 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 75 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i11 %add_ln51, i11 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 76 'select' 'select_ln51' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln31 = store i11 %add_ln31, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 77 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.29>
ST_1 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln51 = store i11 %select_ln51, i11 %phi_urem354" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51]   --->   Operation 78 'store' 'store_ln51' <Predicate = (!icmp_ln31)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.10>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%phi_mul352_load = load i22 %phi_mul352" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 79 'load' 'phi_mul352_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 80 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.63ns)   --->   "%add_ln31_1 = add i22 %phi_mul352_load, i22 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 81 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul352_load, i32 14, i32 21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 82 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %tmp_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 83 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.33ns)   --->   "%stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 84 'read' 'stream_read_to_compute_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_pack_i = trunc i128 %stream_read_to_compute_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 85 'trunc' 'input_pack_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 86 'partselect' 'input_pack_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sample_i_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 87 'partselect' 'sample_i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sample_q_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 88 'partselect' 'sample_q_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sample_i_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 89 'partselect' 'sample_i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sample_q_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 90 'partselect' 'sample_q_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sample_i_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 91 'partselect' 'sample_i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sample_q_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:34]   --->   Operation 92 'partselect' 'sample_q_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 93 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 94 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 95 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 96 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 97 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 98 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 99 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 100 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 101 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 102 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 103 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 104 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 105 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 106 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 107 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 108 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 109 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 110 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 111 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 112 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 113 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 114 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 115 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 116 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 117 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 118 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 119 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 120 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 121 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 122 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 123 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 124 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 125 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 126 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 127 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 128 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln31_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 129 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 130 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 131 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 131 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 132 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 132 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 133 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 133 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 134 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 134 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %tmp_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 135 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 136 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 137 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 138 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 139 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 140 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 141 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 142 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 142 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 143 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 143 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 144 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 144 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 145 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 145 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %tmp_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 146 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 147 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 148 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 149 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 150 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 151 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 152 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 153 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 153 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 154 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 154 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 155 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 155 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 156 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 156 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 157 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 157 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 158 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 158 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 159 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 159 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 160 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 160 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 161 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 161 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 162 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 162 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 163 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 163 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 164 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 164 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 165 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 165 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 166 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 166 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 167 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 168 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 169 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 169 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 170 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 171 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 172 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 172 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 173 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 174 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 175 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 175 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 176 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 177 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 178 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 179 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 180 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 181 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 182 'getelementptr' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 183 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 184 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 184 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 185 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 185 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 186 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 186 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 187 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 187 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_2 : Operation 188 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 188 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 189 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 189 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 190 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 190 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 191 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 191 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 192 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 192 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 193 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 193 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 194 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 194 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 195 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 195 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 196 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 196 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 197 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 197 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 198 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 199 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 200 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 200 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 201 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 202 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 203 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 203 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 204 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 205 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 206 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 206 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.1.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 207 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 208 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 209 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 209 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 210 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 210 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 211 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 211 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 212 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 212 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 213 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 213 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 214 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 214 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 215 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 215 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 216 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.2.case.3, i2 0, void %arrayidx173.1.2.case.0, i2 1, void %arrayidx173.1.2.case.1, i2 2, void %arrayidx173.1.2.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 216 'switch' 'switch_ln40' <Predicate = true> <Delay = 1.20>
ST_2 : Operation 217 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 217 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 218 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 218 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 219 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 220 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 221 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 221 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 222 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 223 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 224 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 224 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 225 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 226 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 227 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 227 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.2.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 228 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 229 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 230 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 230 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 231 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 231 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 232 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 232 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 233 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 233 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 234 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 234 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 235 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 235 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 236 [2/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 236 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 237 [1/1] (1.20ns)   --->   "%switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.3.case.3, i2 0, void %arrayidx173.1.3.case.0, i2 1, void %arrayidx173.1.3.case.1, i2 2, void %arrayidx173.1.3.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 237 'switch' 'switch_ln40' <Predicate = true> <Delay = 1.20>
ST_2 : Operation 238 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 238 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 239 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 239 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 240 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 241 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 242 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 242 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 243 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 244 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 245 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 245 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 246 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 247 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 248 [1/1] (2.77ns)   --->   "%store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 248 'store' 'store_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx173.1.3.exit_ifconv" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:40]   --->   Operation 249 'br' 'br_ln40' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (1.29ns)   --->   "%store_ln31 = store i22 %add_ln31_1, i22 %phi_mul352" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 250 'store' 'store_ln31' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.13>
ST_3 : Operation 251 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 251 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 252 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 252 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 253 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 253 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 254 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 254 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 255 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 255 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 256 [1/1] (1.37ns)   --->   "%w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 256 'sparsemux' 'w' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 257 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 258 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 258 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 259 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 259 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 260 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 260 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 261 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 261 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 262 [1/1] (1.37ns)   --->   "%w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 262 'sparsemux' 'w_1' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 263 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 264 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 264 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 265 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 265 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 266 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 266 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 267 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 267 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 268 [1/1] (1.37ns)   --->   "%w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 268 'sparsemux' 'w_2' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i16 %w_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 269 'sext' 'sext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 270 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 271 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 271 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 272 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 272 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 273 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 273 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 274 [1/1] (1.35ns)   --->   "%sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 274 'sparsemux' 'sample_i_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (1.35ns)   --->   "%sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 275 'sparsemux' 'sample_i_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i16 %sample_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 276 'sext' 'sext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 277 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (1.35ns)   --->   "%sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 278 'sparsemux' 'sample_i_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 279 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 280 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 280 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 281 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 281 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 282 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 282 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 283 [1/1] (1.35ns)   --->   "%sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 283 'sparsemux' 'sample_q_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (1.35ns)   --->   "%sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 284 'sparsemux' 'sample_q_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln63_2 = sext i16 %sample_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 285 'sext' 'sext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 286 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [1/1] (1.35ns)   --->   "%sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 287 'sparsemux' 'sample_q_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 288 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln31 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 289 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 289 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln31 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 290 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 290 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln31 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 291 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 291 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln31 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 292 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 292 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln31 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 293 [1/1] (1.37ns)   --->   "%w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:60]   --->   Operation 293 'sparsemux' 'w_3' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 294 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 295 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 295 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 296 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 296 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 297 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 297 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 298 [1/1] (1.35ns)   --->   "%sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 298 'sparsemux' 'sample_i_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (1.35ns)   --->   "%sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 299 'sparsemux' 'sample_i_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln62_11 = sext i16 %sample_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 300 'sext' 'sext_ln62_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 301 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [1/1] (1.35ns)   --->   "%sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 302 'sparsemux' 'sample_i_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 303 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 304 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 304 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 305 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 305 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 306 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 306 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 307 [1/1] (1.35ns)   --->   "%sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 307 'sparsemux' 'sample_q_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (1.35ns)   --->   "%sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 308 'sparsemux' 'sample_q_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln63_7 = sext i16 %sample_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 309 'sext' 'sext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 310 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 311 [1/1] (1.35ns)   --->   "%sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 311 'sparsemux' 'sample_q_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 312 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 313 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 314 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 314 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 315 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 315 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 316 [1/1] (1.35ns)   --->   "%sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 316 'sparsemux' 'sample_i_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (1.35ns)   --->   "%sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 317 'sparsemux' 'sample_i' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln62_16 = sext i16 %sample_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 318 'sext' 'sext_ln62_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 319 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 320 [1/1] (1.35ns)   --->   "%sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 320 'sparsemux' 'sample_i_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 321 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 322 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 322 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 323 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 323 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 324 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 324 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 325 [1/1] (1.35ns)   --->   "%sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 325 'sparsemux' 'sample_q_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (1.35ns)   --->   "%sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 326 'sparsemux' 'sample_q' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln63_12 = sext i16 %sample_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 327 'sext' 'sext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 328 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (1.35ns)   --->   "%sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 329 'sparsemux' 'sample_q_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 330 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 331 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 331 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 332 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 332 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 333 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 333 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 334 [1/1] (1.35ns)   --->   "%sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 334 'sparsemux' 'sample_i_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (1.35ns)   --->   "%sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 335 'sparsemux' 'sample_i_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln62_21 = sext i16 %sample_i_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 336 'sext' 'sext_ln62_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 337 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (1.35ns)   --->   "%sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 338 'sparsemux' 'sample_i_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 339 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 340 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 340 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 341 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 341 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 342 [1/2] (2.77ns)   --->   "%decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 342 'load' 'decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 343 [1/1] (1.35ns)   --->   "%sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 343 'sparsemux' 'sample_q_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (1.35ns)   --->   "%sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 344 'sparsemux' 'sample_q_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln63_17 = sext i16 %sample_q_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 345 'sext' 'sext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 346 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [1/1] (1.35ns)   --->   "%sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:57]   --->   Operation 347 'sparsemux' 'sample_q_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i16 %w_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 348 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i16 %sample_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 349 'sext' 'sext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [3/3] (0.98ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 350 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 351 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 351 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i16 %sample_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 352 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [3/3] (0.98ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 353 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 354 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 354 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln62_10 = sext i16 %sample_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 355 'sext' 'sext_ln62_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 356 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 357 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln63_6 = sext i16 %sample_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 358 'sext' 'sext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 359 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 360 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln62_15 = sext i16 %sample_i_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 361 'sext' 'sext_ln62_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 362 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 363 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln63_11 = sext i16 %sample_q_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 364 'sext' 'sext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 365 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 366 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln62_20 = sext i16 %sample_i_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 367 'sext' 'sext_ln62_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [3/3] (0.98ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 368 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 369 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 369 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln63_16 = sext i16 %sample_q_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 370 'sext' 'sext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [3/3] (0.98ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 371 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 372 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 372 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i16 %input_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 373 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i16 %w" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 374 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (4.64ns)   --->   "%mul_ln62 = mul i32 %sext_ln62_1, i32 %sext_ln62" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 375 'mul' 'mul_ln62' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %input_pack_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 376 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (4.64ns)   --->   "%mul_ln63 = mul i32 %sext_ln62_1, i32 %sext_ln63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 377 'mul' 'mul_ln63' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [2/3] (0.98ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 378 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 379 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 379 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%mul_ln62_cast = sext i32 %mul_ln62" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 380 'sext' 'mul_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2_cast = sext i32 %mul_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 381 'sext' 'mul_ln62_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 382 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 383 [2/3] (0.98ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 383 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 384 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 384 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%mul_ln63_cast = sext i32 %mul_ln63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 385 'sext' 'mul_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2_cast = sext i32 %mul_ln63_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 386 'sext' 'mul_ln63_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 387 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln62_9 = sext i16 %sample_i_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 388 'sext' 'sext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (4.64ns)   --->   "%mul_ln62_4 = mul i32 %sext_ln62_1, i32 %sext_ln62_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 389 'mul' 'mul_ln62_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln63_5 = sext i16 %sample_q_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 390 'sext' 'sext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (4.64ns)   --->   "%mul_ln63_4 = mul i32 %sext_ln62_1, i32 %sext_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 391 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 392 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 393 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%mul_ln62_4_cast = sext i32 %mul_ln62_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 394 'sext' 'mul_ln62_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_5)   --->   "%mul_ln62_6_cast = sext i32 %mul_ln62_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 395 'sext' 'mul_ln62_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 396 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 397 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 397 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 398 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%mul_ln63_4_cast = sext i32 %mul_ln63_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 399 'sext' 'mul_ln63_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6_cast = sext i32 %mul_ln63_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 400 'sext' 'mul_ln63_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 401 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln62_14 = sext i16 %sample_i_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 402 'sext' 'sext_ln62_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (4.64ns)   --->   "%mul_ln62_8 = mul i32 %sext_ln62_1, i32 %sext_ln62_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 403 'mul' 'mul_ln62_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln63_10 = sext i16 %sample_q_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 404 'sext' 'sext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (4.64ns)   --->   "%mul_ln63_8 = mul i32 %sext_ln62_1, i32 %sext_ln63_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 405 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 406 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 407 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%mul_ln62_8_cast = sext i32 %mul_ln62_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 408 'sext' 'mul_ln62_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_8)   --->   "%mul_ln62_10_cast = sext i32 %mul_ln62_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 409 'sext' 'mul_ln62_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 410 'add' 'add_ln62_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 411 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 411 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 412 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 412 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%mul_ln63_8_cast = sext i32 %mul_ln63_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 413 'sext' 'mul_ln63_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_10_cast = sext i32 %mul_ln63_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 414 'sext' 'mul_ln63_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 415 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln62_19 = sext i16 %sample_i_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 416 'sext' 'sext_ln62_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (4.64ns)   --->   "%mul_ln62_12 = mul i32 %sext_ln62_1, i32 %sext_ln62_19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 417 'mul' 'mul_ln62_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln63_15 = sext i16 %sample_q_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 418 'sext' 'sext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (4.64ns)   --->   "%mul_ln63_12 = mul i32 %sext_ln62_1, i32 %sext_ln63_15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 419 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [2/3] (0.98ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 420 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 421 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%mul_ln62_12_cast = sext i32 %mul_ln62_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 422 'sext' 'mul_ln62_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_14_cast = sext i32 %mul_ln62_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 423 'sext' 'mul_ln62_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 424 'add' 'add_ln62_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 425 [2/3] (0.98ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 425 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 426 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%mul_ln63_12_cast = sext i32 %mul_ln63_12" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 427 'sext' 'mul_ln63_12_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_14_cast = sext i32 %mul_ln63_14" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 428 'sext' 'mul_ln63_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 429 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 430 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1_cast = sext i32 %mul_ln62_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 431 'sext' 'mul_ln62_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 432 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 433 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 433 'add' 'add_ln62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 434 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1_cast = sext i32 %mul_ln63_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 435 'sext' 'mul_ln63_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 436 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 437 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 437 'add' 'add_ln63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i16 %sample_i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 438 'sext' 'sext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln62_7 = sext i16 %w_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 439 'sext' 'sext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (4.64ns)   --->   "%mul_ln62_3 = mul i32 %sext_ln62_7, i32 %sext_ln62_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 440 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln63_3 = sext i16 %sample_q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 441 'sext' 'sext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (4.64ns)   --->   "%mul_ln63_3 = mul i32 %sext_ln62_7, i32 %sext_ln63_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 442 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 443 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 444 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_2)   --->   "%mul_ln62_5_cast = sext i32 %mul_ln62_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 444 'sext' 'mul_ln62_5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 445 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 446 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 446 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 447 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_5_cast = sext i32 %mul_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 448 'sext' 'mul_ln63_5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 449 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 450 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 450 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln62_12 = sext i16 %sample_i_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 451 'sext' 'sext_ln62_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (4.64ns)   --->   "%mul_ln62_7 = mul i32 %sext_ln62_12, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 452 'mul' 'mul_ln62_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln63_8 = sext i16 %sample_q_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 453 'sext' 'sext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (4.64ns)   --->   "%mul_ln63_7 = mul i32 %sext_ln63_8, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 454 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 455 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 456 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_9_cast = sext i32 %mul_ln62_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 456 'sext' 'mul_ln62_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 457 'add' 'add_ln62_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 458 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 458 'add' 'add_ln62_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 459 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 459 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_9_cast = sext i32 %mul_ln63_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 460 'sext' 'mul_ln63_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 461 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 462 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln62_17 = sext i16 %sample_i_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 463 'sext' 'sext_ln62_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (4.64ns)   --->   "%mul_ln62_11 = mul i32 %sext_ln62_17, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 464 'mul' 'mul_ln62_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln63_13 = sext i16 %sample_q_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 465 'sext' 'sext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (4.64ns)   --->   "%mul_ln63_11 = mul i32 %sext_ln63_13, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 466 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 467 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 468 [1/1] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_13_cast = sext i32 %mul_ln62_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 468 'sext' 'mul_ln62_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 469 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 469 'add' 'add_ln62_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 470 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 470 'add' 'add_ln62_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 471 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_13_cast = sext i32 %mul_ln63_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 472 'sext' 'mul_ln63_13_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 473 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 474 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln62_22 = sext i16 %sample_i_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 475 'sext' 'sext_ln62_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (4.64ns)   --->   "%mul_ln62_15 = mul i32 %sext_ln62_22, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 476 'mul' 'mul_ln62_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i16 %sample_q_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 477 'sext' 'sext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 478 [1/1] (4.64ns)   --->   "%mul_ln63_15 = mul i32 %sext_ln63_18, i32 %sext_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 478 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.82>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:32]   --->   Operation 479 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 480 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 481 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 482 'add' 'add_ln62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%acc_i_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 483 'bitconcatenate' 'acc_i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln62_8 = sext i39 %acc_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 484 'sext' 'sext_ln62_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 485 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 485 'add' 'add_ln63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%acc_q_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 486 'bitconcatenate' 'acc_q_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln63_4 = sext i39 %acc_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 487 'sext' 'sext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_3, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 488 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln62_13 = sext i38 %shl_ln62_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 489 'sext' 'sext_ln62_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (2.06ns)   --->   "%acc_i = add i40 %sext_ln62_8, i40 %sext_ln62_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 490 'add' 'acc_i' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_3, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 491 'bitconcatenate' 'shl_ln63_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln63_9 = sext i38 %shl_ln63_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 492 'sext' 'sext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (2.06ns)   --->   "%acc_q = add i40 %sext_ln63_4, i40 %sext_ln63_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 493 'add' 'acc_q' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 494 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 495 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 496 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 497 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (0.76ns)   --->   "%icmp_ln66 = icmp_ne  i3 %tmp_s, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 498 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%or_ln66 = or i1 %tmp_25, i1 %icmp_ln66" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 499 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %tmp_24, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 500 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %or_ln66, i1 %xor_ln66" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 501 'and' 'and_ln66' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%xor_ln66_1 = xor i1 %tmp_25, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 502 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.76ns)   --->   "%icmp_ln66_1 = icmp_ne  i3 %tmp_s, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 503 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 504 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (1.53ns)   --->   "%icmp_ln66_2 = icmp_eq  i15 %tmp_2, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 505 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%or_ln66_1 = or i1 %icmp_ln66_2, i1 %xor_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 506 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%or_ln66_2 = or i1 %or_ln66_1, i1 %icmp_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 507 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%and_ln66_1 = and i1 %or_ln66_2, i1 %tmp_24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 508 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i)   --->   "%select_ln66 = select i1 %and_ln66, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 509 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_3 = or i1 %and_ln66, i1 %and_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 510 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i = select i1 %or_ln66_3, i16 %select_ln66, i16 %trunc_ln2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 511 'select' 'result_pack_i' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 512 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 513 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 514 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 515 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.76ns)   --->   "%icmp_ln67 = icmp_ne  i3 %tmp_3, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 516 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%or_ln67 = or i1 %tmp_27, i1 %icmp_ln67" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 517 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %tmp_26, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 518 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %or_ln67, i1 %xor_ln67" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 519 'and' 'and_ln67' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%xor_ln67_1 = xor i1 %tmp_27, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 520 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (0.76ns)   --->   "%icmp_ln67_1 = icmp_ne  i3 %tmp_3, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 521 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 522 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (1.53ns)   --->   "%icmp_ln67_2 = icmp_eq  i15 %tmp_4, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 523 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%or_ln67_1 = or i1 %icmp_ln67_2, i1 %xor_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 524 'or' 'or_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%or_ln67_2 = or i1 %or_ln67_1, i1 %icmp_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 525 'or' 'or_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_3)   --->   "%and_ln67_1 = and i1 %or_ln67_2, i1 %tmp_26" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 526 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q)   --->   "%select_ln67 = select i1 %and_ln67, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 527 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_3 = or i1 %and_ln67, i1 %and_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 528 'or' 'or_ln67_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q = select i1 %or_ln67_3, i16 %select_ln67, i16 %trunc_ln3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 529 'select' 'result_pack_q' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 530 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 530 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%acc_i_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_2, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 531 'bitconcatenate' 'acc_i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln62_18 = sext i39 %acc_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 532 'sext' 'sext_ln62_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 533 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 533 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%acc_q_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_2, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 534 'bitconcatenate' 'acc_q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln63_14 = sext i39 %acc_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 535 'sext' 'sext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln62_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_7, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 536 'bitconcatenate' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln62_23 = sext i38 %shl_ln62_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 537 'sext' 'sext_ln62_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (2.06ns)   --->   "%acc_i_3 = add i40 %sext_ln62_18, i40 %sext_ln62_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 538 'add' 'acc_i_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_7, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 539 'bitconcatenate' 'shl_ln63_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i38 %shl_ln63_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 540 'sext' 'sext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (2.06ns)   --->   "%acc_q_3 = add i40 %sext_ln63_14, i40 %sext_ln63_19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 541 'add' 'acc_q_3' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 542 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_1)   --->   "%trunc_ln66_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_3, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 543 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 544 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_3, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 545 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (0.76ns)   --->   "%icmp_ln66_3 = icmp_ne  i3 %tmp_5, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 546 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_2)   --->   "%or_ln66_4 = or i1 %tmp_29, i1 %icmp_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 547 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_2)   --->   "%xor_ln66_2 = xor i1 %tmp_28, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 548 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_2 = and i1 %or_ln66_4, i1 %xor_ln66_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 549 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%xor_ln66_3 = xor i1 %tmp_29, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 550 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.76ns)   --->   "%icmp_ln66_4 = icmp_ne  i3 %tmp_5, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 551 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_3, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 552 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (1.53ns)   --->   "%icmp_ln66_5 = icmp_eq  i15 %tmp_6, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 553 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%or_ln66_5 = or i1 %icmp_ln66_5, i1 %xor_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 554 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%or_ln66_6 = or i1 %or_ln66_5, i1 %icmp_ln66_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 555 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%and_ln66_3 = and i1 %or_ln66_6, i1 %tmp_28" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 556 'and' 'and_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_1)   --->   "%select_ln66_2 = select i1 %and_ln66_2, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 557 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_7 = or i1 %and_ln66_2, i1 %and_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 558 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_1 = select i1 %or_ln66_7, i16 %select_ln66_2, i16 %trunc_ln66_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 559 'select' 'result_pack_i_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 560 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_1)   --->   "%trunc_ln67_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_3, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 561 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 562 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_3, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 563 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.76ns)   --->   "%icmp_ln67_3 = icmp_ne  i3 %tmp_7, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 564 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_2)   --->   "%or_ln67_4 = or i1 %tmp_31, i1 %icmp_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 565 'or' 'or_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_2)   --->   "%xor_ln67_2 = xor i1 %tmp_30, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 566 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_2 = and i1 %or_ln67_4, i1 %xor_ln67_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 567 'and' 'and_ln67_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%xor_ln67_3 = xor i1 %tmp_31, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 568 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.76ns)   --->   "%icmp_ln67_4 = icmp_ne  i3 %tmp_7, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 569 'icmp' 'icmp_ln67_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_3, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 570 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (1.53ns)   --->   "%icmp_ln67_5 = icmp_eq  i15 %tmp_8, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 571 'icmp' 'icmp_ln67_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%or_ln67_5 = or i1 %icmp_ln67_5, i1 %xor_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 572 'or' 'or_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%or_ln67_6 = or i1 %or_ln67_5, i1 %icmp_ln67_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 573 'or' 'or_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_7)   --->   "%and_ln67_3 = and i1 %or_ln67_6, i1 %tmp_30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 574 'and' 'and_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_1)   --->   "%select_ln67_2 = select i1 %and_ln67_2, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 575 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_7 = or i1 %and_ln67_2, i1 %and_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 576 'or' 'or_ln67_7' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_1 = select i1 %or_ln67_7, i16 %select_ln67_2, i16 %trunc_ln67_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 577 'select' 'result_pack_q_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 578 'add' 'add_ln62_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%acc_i_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_4, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 579 'bitconcatenate' 'acc_i_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln62_24 = sext i39 %acc_i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 580 'sext' 'sext_ln62_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 581 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 581 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%acc_q_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_4, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 582 'bitconcatenate' 'acc_q_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i39 %acc_q_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 583 'sext' 'sext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln62_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_11, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 584 'bitconcatenate' 'shl_ln62_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln62_25 = sext i38 %shl_ln62_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 585 'sext' 'sext_ln62_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (2.06ns)   --->   "%acc_i_5 = add i40 %sext_ln62_24, i40 %sext_ln62_25" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 586 'add' 'acc_i_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_11, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 587 'bitconcatenate' 'shl_ln63_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i38 %shl_ln63_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 588 'sext' 'sext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 589 [1/1] (2.06ns)   --->   "%acc_q_5 = add i40 %sext_ln63_20, i40 %sext_ln63_21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 589 'add' 'acc_q_5' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 590 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_2)   --->   "%trunc_ln66_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_5, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 591 'partselect' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 592 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_5, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 593 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.76ns)   --->   "%icmp_ln66_6 = icmp_ne  i3 %tmp_9, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 594 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%or_ln66_8 = or i1 %tmp_33, i1 %icmp_ln66_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 595 'or' 'or_ln66_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%xor_ln66_4 = xor i1 %tmp_32, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 596 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_4 = and i1 %or_ln66_8, i1 %xor_ln66_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 597 'and' 'and_ln66_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%xor_ln66_5 = xor i1 %tmp_33, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 598 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.76ns)   --->   "%icmp_ln66_7 = icmp_ne  i3 %tmp_9, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 599 'icmp' 'icmp_ln66_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_5, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 600 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 601 [1/1] (1.53ns)   --->   "%icmp_ln66_8 = icmp_eq  i15 %tmp_1, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 601 'icmp' 'icmp_ln66_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%or_ln66_9 = or i1 %icmp_ln66_8, i1 %xor_ln66_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 602 'or' 'or_ln66_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%or_ln66_10 = or i1 %or_ln66_9, i1 %icmp_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 603 'or' 'or_ln66_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_11)   --->   "%and_ln66_5 = and i1 %or_ln66_10, i1 %tmp_32" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 604 'and' 'and_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_2)   --->   "%select_ln66_4 = select i1 %and_ln66_4, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 605 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_11 = or i1 %and_ln66_4, i1 %and_ln66_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 606 'or' 'or_ln66_11' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_2 = select i1 %or_ln66_11, i16 %select_ln66_4, i16 %trunc_ln66_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 607 'select' 'result_pack_i_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 608 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_2)   --->   "%trunc_ln67_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_5, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 609 'partselect' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 610 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_5, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 611 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 612 [1/1] (0.76ns)   --->   "%icmp_ln67_6 = icmp_ne  i3 %tmp_10, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 612 'icmp' 'icmp_ln67_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_4)   --->   "%or_ln67_8 = or i1 %tmp_35, i1 %icmp_ln67_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 613 'or' 'or_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_4)   --->   "%xor_ln67_4 = xor i1 %tmp_34, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 614 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_4 = and i1 %or_ln67_8, i1 %xor_ln67_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 615 'and' 'and_ln67_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%xor_ln67_5 = xor i1 %tmp_35, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 616 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.76ns)   --->   "%icmp_ln67_7 = icmp_ne  i3 %tmp_10, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 617 'icmp' 'icmp_ln67_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_5, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 618 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 619 [1/1] (1.53ns)   --->   "%icmp_ln67_8 = icmp_eq  i15 %tmp_11, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 619 'icmp' 'icmp_ln67_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%or_ln67_9 = or i1 %icmp_ln67_8, i1 %xor_ln67_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 620 'or' 'or_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%or_ln67_10 = or i1 %or_ln67_9, i1 %icmp_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 621 'or' 'or_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_11)   --->   "%and_ln67_5 = and i1 %or_ln67_10, i1 %tmp_34" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 622 'and' 'and_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_2)   --->   "%select_ln67_4 = select i1 %and_ln67_4, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 623 'select' 'select_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_11 = or i1 %and_ln67_4, i1 %and_ln67_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 624 'or' 'or_ln67_11' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_2 = select i1 %or_ln67_11, i16 %select_ln67_4, i16 %trunc_ln67_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 625 'select' 'result_pack_q_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 626 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 626 'add' 'add_ln62_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 627 [1/1] (0.00ns)   --->   "%acc_i_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_6, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 627 'bitconcatenate' 'acc_i_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln62_26 = sext i39 %acc_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 628 'sext' 'sext_ln62_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 629 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 629 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 630 [1/1] (0.00ns)   --->   "%acc_q_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_6, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 630 'bitconcatenate' 'acc_q_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i39 %acc_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 631 'sext' 'sext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln62_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_15, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 632 'bitconcatenate' 'shl_ln62_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln62_27 = sext i38 %shl_ln62_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 633 'sext' 'sext_ln62_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 634 [1/1] (2.06ns)   --->   "%acc_i_7 = add i40 %sext_ln62_26, i40 %sext_ln62_27" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:62]   --->   Operation 634 'add' 'acc_i_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_15, i6 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 635 'bitconcatenate' 'shl_ln63_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i38 %shl_ln63_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 636 'sext' 'sext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 637 [1/1] (2.06ns)   --->   "%acc_q_7 = add i40 %sext_ln63_22, i40 %sext_ln63_23" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:63]   --->   Operation 637 'add' 'acc_q_7' <Predicate = true> <Delay = 2.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 638 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_3)   --->   "%trunc_ln66_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_7, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 639 'partselect' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 640 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_7, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 641 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.76ns)   --->   "%icmp_ln66_9 = icmp_ne  i3 %tmp_16, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 642 'icmp' 'icmp_ln66_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%or_ln66_12 = or i1 %tmp_37, i1 %icmp_ln66_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 643 'or' 'or_ln66_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%xor_ln66_6 = xor i1 %tmp_36, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 644 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 645 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_6 = and i1 %or_ln66_12, i1 %xor_ln66_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 645 'and' 'and_ln66_6' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%xor_ln66_7 = xor i1 %tmp_37, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 646 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.76ns)   --->   "%icmp_ln66_10 = icmp_ne  i3 %tmp_16, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 647 'icmp' 'icmp_ln66_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_7, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 648 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 649 [1/1] (1.53ns)   --->   "%icmp_ln66_11 = icmp_eq  i15 %tmp_13, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 649 'icmp' 'icmp_ln66_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%or_ln66_13 = or i1 %icmp_ln66_11, i1 %xor_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 650 'or' 'or_ln66_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%or_ln66_14 = or i1 %or_ln66_13, i1 %icmp_ln66_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 651 'or' 'or_ln66_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_15)   --->   "%and_ln66_7 = and i1 %or_ln66_14, i1 %tmp_36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 652 'and' 'and_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node result_pack_i_3)   --->   "%select_ln66_6 = select i1 %and_ln66_6, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 653 'select' 'select_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 654 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_15 = or i1 %and_ln66_6, i1 %and_ln66_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 654 'or' 'or_ln66_15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 655 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_i_3 = select i1 %or_ln66_15, i16 %select_ln66_6, i16 %trunc_ln66_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:66]   --->   Operation 655 'select' 'result_pack_i_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 656 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_3)   --->   "%trunc_ln67_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_7, i32 21, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 657 'partselect' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 658 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_7, i32 37, i32 39" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 659 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 660 [1/1] (0.76ns)   --->   "%icmp_ln67_9 = icmp_ne  i3 %tmp_17, i3 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 660 'icmp' 'icmp_ln67_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_6)   --->   "%or_ln67_12 = or i1 %tmp_39, i1 %icmp_ln67_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 661 'or' 'or_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_6)   --->   "%xor_ln67_6 = xor i1 %tmp_38, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 662 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 663 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln67_6 = and i1 %or_ln67_12, i1 %xor_ln67_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 663 'and' 'and_ln67_6' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%xor_ln67_7 = xor i1 %tmp_39, i1 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 664 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 665 [1/1] (0.76ns)   --->   "%icmp_ln67_10 = icmp_ne  i3 %tmp_17, i3 7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 665 'icmp' 'icmp_ln67_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_7, i32 21, i32 35" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 666 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (1.53ns)   --->   "%icmp_ln67_11 = icmp_eq  i15 %tmp_15, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 667 'icmp' 'icmp_ln67_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%or_ln67_13 = or i1 %icmp_ln67_11, i1 %xor_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 668 'or' 'or_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%or_ln67_14 = or i1 %or_ln67_13, i1 %icmp_ln67_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 669 'or' 'or_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln67_15)   --->   "%and_ln67_7 = and i1 %or_ln67_14, i1 %tmp_38" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 670 'and' 'and_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node result_pack_q_3)   --->   "%select_ln67_6 = select i1 %and_ln67_6, i16 32767, i16 32769" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 671 'select' 'select_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 672 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln67_15 = or i1 %and_ln67_6, i1 %and_ln67_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 672 'or' 'or_ln67_15' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 673 [1/1] (0.62ns) (out node of the LUT)   --->   "%result_pack_q_3 = select i1 %or_ln67_15, i16 %select_ln67_6, i16 %trunc_ln67_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:67]   --->   Operation 673 'select' 'result_pack_q_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 677 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1, i16 %result_pack_q, i16 %result_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70]   --->   Operation 674 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (3.33ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:70]   --->   Operation 675 'write' 'write_ln70' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln31 = br void %channel_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:31]   --->   Operation 676 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_compute_to_fft]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ write_bank_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_read_to_compute]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem354                                                                (alloca           ) [ 010000000]
phi_mul352                                                                 (alloca           ) [ 011000000]
k                                                                          (alloca           ) [ 010000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specmemcore_ln0                                                            (specmemcore      ) [ 000000000]
specinterface_ln0                                                          (specinterface    ) [ 000000000]
specinterface_ln0                                                          (specinterface    ) [ 000000000]
write_bank_idx_load_read                                                   (read             ) [ 011100000]
store_ln31                                                                 (store            ) [ 000000000]
store_ln0                                                                  (store            ) [ 000000000]
store_ln0                                                                  (store            ) [ 000000000]
br_ln0                                                                     (br               ) [ 000000000]
k_1                                                                        (load             ) [ 011000000]
icmp_ln31                                                                  (icmp             ) [ 011111110]
add_ln31                                                                   (add              ) [ 000000000]
br_ln31                                                                    (br               ) [ 000000000]
phi_urem354_load                                                           (load             ) [ 000000000]
xor_ln31                                                                   (xor              ) [ 000000000]
zext_ln60_4_cast                                                           (bitconcatenate   ) [ 000000000]
trunc_ln31                                                                 (trunc            ) [ 011100000]
zext_ln60_3                                                                (zext             ) [ 000000000]
mul_ln60                                                                   (mul              ) [ 000000000]
tmp_14                                                                     (partselect       ) [ 011000000]
zext_ln60_4                                                                (zext             ) [ 000000000]
mul_ln60_1                                                                 (mul              ) [ 000000000]
tmp_23                                                                     (partselect       ) [ 011000000]
switch_ln40                                                                (switch           ) [ 000000000]
sext_ln60                                                                  (sext             ) [ 000000000]
zext_ln60_5                                                                (zext             ) [ 000000000]
mul_ln60_2                                                                 (mul              ) [ 000000000]
tmp                                                                        (partselect       ) [ 011000000]
switch_ln40                                                                (switch           ) [ 000000000]
phi_urem354_load_1                                                         (load             ) [ 000000000]
add_ln51                                                                   (add              ) [ 000000000]
icmp_ln51                                                                  (icmp             ) [ 000000000]
select_ln51                                                                (select           ) [ 000000000]
store_ln31                                                                 (store            ) [ 000000000]
store_ln51                                                                 (store            ) [ 000000000]
phi_mul352_load                                                            (load             ) [ 000000000]
zext_ln31                                                                  (zext             ) [ 000000000]
add_ln31_1                                                                 (add              ) [ 000000000]
tmp_12                                                                     (partselect       ) [ 000000000]
zext_ln31_1                                                                (zext             ) [ 000000000]
stream_read_to_compute_read                                                (read             ) [ 000000000]
input_pack_i                                                               (trunc            ) [ 010111000]
input_pack_q                                                               (partselect       ) [ 010111000]
sample_i_8                                                                 (partselect       ) [ 010111000]
sample_q_8                                                                 (partselect       ) [ 010111000]
sample_i_12                                                                (partselect       ) [ 010111000]
sample_q_12                                                                (partselect       ) [ 010111000]
sample_i_14                                                                (partselect       ) [ 010111000]
sample_q_14                                                                (partselect       ) [ 010111000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr    (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr  (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr   (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr   (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr   (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr   (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr     (getelementptr    ) [ 010100000]
zext_ln60                                                                  (zext             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1   (getelementptr    ) [ 010100000]
zext_ln60_1                                                                (zext             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2   (getelementptr    ) [ 010100000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
zext_ln60_2                                                                (zext             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 (getelementptr    ) [ 010100000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3   (getelementptr    ) [ 010100000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
switch_ln40                                                                (switch           ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
switch_ln40                                                                (switch           ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
store_ln40                                                                 (store            ) [ 000000000]
br_ln40                                                                    (br               ) [ 000000000]
store_ln31                                                                 (store            ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load   (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load   (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load   (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load   (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load     (load             ) [ 000000000]
w                                                                          (sparsemux        ) [ 010011000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1   (load             ) [ 000000000]
w_1                                                                        (sparsemux        ) [ 010010000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2   (load             ) [ 000000000]
w_2                                                                        (sparsemux        ) [ 000000000]
sext_ln62_3                                                                (sext             ) [ 010011000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load    (load             ) [ 000000000]
sample_i_1                                                                 (sparsemux        ) [ 010010000]
sample_i_2                                                                 (sparsemux        ) [ 000000000]
sext_ln62_5                                                                (sext             ) [ 010011000]
sample_i_3                                                                 (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load (load             ) [ 000000000]
sample_q_1                                                                 (sparsemux        ) [ 010010000]
sample_q_2                                                                 (sparsemux        ) [ 000000000]
sext_ln63_2                                                                (sext             ) [ 010011000]
sample_q_3                                                                 (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3   (load             ) [ 000000000]
w_3                                                                        (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load (load             ) [ 000000000]
sample_i_5                                                                 (sparsemux        ) [ 010010000]
sample_i_6                                                                 (sparsemux        ) [ 000000000]
sext_ln62_11                                                               (sext             ) [ 010011000]
sample_i_7                                                                 (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load (load             ) [ 000000000]
sample_q_5                                                                 (sparsemux        ) [ 010010000]
sample_q_6                                                                 (sparsemux        ) [ 000000000]
sext_ln63_7                                                                (sext             ) [ 010011000]
sample_q_7                                                                 (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load (load             ) [ 000000000]
sample_i_9                                                                 (sparsemux        ) [ 010010000]
sample_i                                                                   (sparsemux        ) [ 000000000]
sext_ln62_16                                                               (sext             ) [ 010011000]
sample_i_13                                                                (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load  (load             ) [ 000000000]
sample_q_9                                                                 (sparsemux        ) [ 010010000]
sample_q                                                                   (sparsemux        ) [ 000000000]
sext_ln63_12                                                               (sext             ) [ 010011000]
sample_q_13                                                                (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load (load             ) [ 000000000]
sample_i_16                                                                (sparsemux        ) [ 010010000]
sample_i_10                                                                (sparsemux        ) [ 000000000]
sext_ln62_21                                                               (sext             ) [ 010011000]
sample_i_11                                                                (sparsemux        ) [ 010011100]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load  (load             ) [ 000000000]
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load  (load             ) [ 000000000]
sample_q_16                                                                (sparsemux        ) [ 010010000]
sample_q_10                                                                (sparsemux        ) [ 000000000]
sext_ln63_17                                                               (sext             ) [ 010011000]
sample_q_11                                                                (sparsemux        ) [ 010011100]
sext_ln62_2                                                                (sext             ) [ 010001100]
sext_ln62_4                                                                (sext             ) [ 010001100]
sext_ln63_1                                                                (sext             ) [ 010001100]
sext_ln62_10                                                               (sext             ) [ 010001100]
sext_ln63_6                                                                (sext             ) [ 010001100]
sext_ln62_15                                                               (sext             ) [ 010001100]
sext_ln63_11                                                               (sext             ) [ 010001100]
sext_ln62_20                                                               (sext             ) [ 010001100]
sext_ln63_16                                                               (sext             ) [ 010001100]
sext_ln62                                                                  (sext             ) [ 000000000]
sext_ln62_1                                                                (sext             ) [ 000000000]
mul_ln62                                                                   (mul              ) [ 000000000]
sext_ln63                                                                  (sext             ) [ 000000000]
mul_ln63                                                                   (mul              ) [ 000000000]
mul_ln62_2                                                                 (mul              ) [ 000000000]
mul_ln62_cast                                                              (sext             ) [ 010000100]
mul_ln62_2_cast                                                            (sext             ) [ 010000100]
mul_ln63_2                                                                 (mul              ) [ 000000000]
mul_ln63_cast                                                              (sext             ) [ 010000100]
mul_ln63_2_cast                                                            (sext             ) [ 010000100]
sext_ln62_9                                                                (sext             ) [ 000000000]
mul_ln62_4                                                                 (mul              ) [ 000000000]
sext_ln63_5                                                                (sext             ) [ 000000000]
mul_ln63_4                                                                 (mul              ) [ 000000000]
mul_ln62_6                                                                 (mul              ) [ 000000000]
mul_ln62_4_cast                                                            (sext             ) [ 010000100]
mul_ln62_6_cast                                                            (sext             ) [ 010000100]
mul_ln63_6                                                                 (mul              ) [ 000000000]
mul_ln63_4_cast                                                            (sext             ) [ 010000100]
mul_ln63_6_cast                                                            (sext             ) [ 010000100]
sext_ln62_14                                                               (sext             ) [ 000000000]
mul_ln62_8                                                                 (mul              ) [ 000000000]
sext_ln63_10                                                               (sext             ) [ 000000000]
mul_ln63_8                                                                 (mul              ) [ 000000000]
mul_ln62_10                                                                (mul              ) [ 000000000]
mul_ln62_8_cast                                                            (sext             ) [ 010000100]
mul_ln62_10_cast                                                           (sext             ) [ 010000100]
mul_ln63_10                                                                (mul              ) [ 000000000]
mul_ln63_8_cast                                                            (sext             ) [ 010000100]
mul_ln63_10_cast                                                           (sext             ) [ 010000100]
sext_ln62_19                                                               (sext             ) [ 000000000]
mul_ln62_12                                                                (mul              ) [ 000000000]
sext_ln63_15                                                               (sext             ) [ 000000000]
mul_ln63_12                                                                (mul              ) [ 000000000]
mul_ln62_14                                                                (mul              ) [ 000000000]
mul_ln62_12_cast                                                           (sext             ) [ 010000100]
mul_ln62_14_cast                                                           (sext             ) [ 010000100]
mul_ln63_14                                                                (mul              ) [ 000000000]
mul_ln63_12_cast                                                           (sext             ) [ 010000100]
mul_ln63_14_cast                                                           (sext             ) [ 010000100]
mul_ln62_1                                                                 (mul              ) [ 000000000]
mul_ln62_1_cast                                                            (sext             ) [ 010000010]
add_ln62_1                                                                 (add              ) [ 010000010]
mul_ln63_1                                                                 (mul              ) [ 000000000]
mul_ln63_1_cast                                                            (sext             ) [ 010000010]
add_ln63_1                                                                 (add              ) [ 010000010]
sext_ln62_6                                                                (sext             ) [ 000000000]
sext_ln62_7                                                                (sext             ) [ 000000000]
mul_ln62_3                                                                 (mul              ) [ 010000010]
sext_ln63_3                                                                (sext             ) [ 000000000]
mul_ln63_3                                                                 (mul              ) [ 010000010]
mul_ln62_5                                                                 (mul              ) [ 000000000]
mul_ln62_5_cast                                                            (sext             ) [ 010000010]
add_ln62_5                                                                 (add              ) [ 010000010]
mul_ln63_5                                                                 (mul              ) [ 000000000]
mul_ln63_5_cast                                                            (sext             ) [ 010000010]
add_ln63_5                                                                 (add              ) [ 010000010]
sext_ln62_12                                                               (sext             ) [ 000000000]
mul_ln62_7                                                                 (mul              ) [ 010000010]
sext_ln63_8                                                                (sext             ) [ 000000000]
mul_ln63_7                                                                 (mul              ) [ 010000010]
mul_ln62_9                                                                 (mul              ) [ 000000000]
mul_ln62_9_cast                                                            (sext             ) [ 010000010]
add_ln62_8                                                                 (add              ) [ 010000010]
mul_ln63_9                                                                 (mul              ) [ 000000000]
mul_ln63_9_cast                                                            (sext             ) [ 010000010]
add_ln63_8                                                                 (add              ) [ 010000010]
sext_ln62_17                                                               (sext             ) [ 000000000]
mul_ln62_11                                                                (mul              ) [ 010000010]
sext_ln63_13                                                               (sext             ) [ 000000000]
mul_ln63_11                                                                (mul              ) [ 010000010]
mul_ln62_13                                                                (mul              ) [ 000000000]
mul_ln62_13_cast                                                           (sext             ) [ 010000010]
add_ln62_10                                                                (add              ) [ 010000010]
mul_ln63_13                                                                (mul              ) [ 000000000]
mul_ln63_13_cast                                                           (sext             ) [ 010000010]
add_ln63_10                                                                (add              ) [ 010000010]
sext_ln62_22                                                               (sext             ) [ 000000000]
mul_ln62_15                                                                (mul              ) [ 010000010]
sext_ln63_18                                                               (sext             ) [ 000000000]
mul_ln63_15                                                                (mul              ) [ 010000010]
specpipeline_ln32                                                          (specpipeline     ) [ 000000000]
speclooptripcount_ln31                                                     (speclooptripcount) [ 000000000]
specloopname_ln31                                                          (specloopname     ) [ 000000000]
add_ln62                                                                   (add              ) [ 000000000]
acc_i_1                                                                    (bitconcatenate   ) [ 000000000]
sext_ln62_8                                                                (sext             ) [ 000000000]
add_ln63                                                                   (add              ) [ 000000000]
acc_q_1                                                                    (bitconcatenate   ) [ 000000000]
sext_ln63_4                                                                (sext             ) [ 000000000]
shl_ln62_1                                                                 (bitconcatenate   ) [ 000000000]
sext_ln62_13                                                               (sext             ) [ 000000000]
acc_i                                                                      (add              ) [ 000000000]
shl_ln63_1                                                                 (bitconcatenate   ) [ 000000000]
sext_ln63_9                                                                (sext             ) [ 000000000]
acc_q                                                                      (add              ) [ 000000000]
tmp_24                                                                     (bitselect        ) [ 000000000]
trunc_ln2                                                                  (partselect       ) [ 000000000]
tmp_25                                                                     (bitselect        ) [ 000000000]
tmp_s                                                                      (partselect       ) [ 000000000]
icmp_ln66                                                                  (icmp             ) [ 000000000]
or_ln66                                                                    (or               ) [ 000000000]
xor_ln66                                                                   (xor              ) [ 000000000]
and_ln66                                                                   (and              ) [ 000000000]
xor_ln66_1                                                                 (xor              ) [ 000000000]
icmp_ln66_1                                                                (icmp             ) [ 000000000]
tmp_2                                                                      (partselect       ) [ 000000000]
icmp_ln66_2                                                                (icmp             ) [ 000000000]
or_ln66_1                                                                  (or               ) [ 000000000]
or_ln66_2                                                                  (or               ) [ 000000000]
and_ln66_1                                                                 (and              ) [ 000000000]
select_ln66                                                                (select           ) [ 000000000]
or_ln66_3                                                                  (or               ) [ 000000000]
result_pack_i                                                              (select           ) [ 010000001]
tmp_26                                                                     (bitselect        ) [ 000000000]
trunc_ln3                                                                  (partselect       ) [ 000000000]
tmp_27                                                                     (bitselect        ) [ 000000000]
tmp_3                                                                      (partselect       ) [ 000000000]
icmp_ln67                                                                  (icmp             ) [ 000000000]
or_ln67                                                                    (or               ) [ 000000000]
xor_ln67                                                                   (xor              ) [ 000000000]
and_ln67                                                                   (and              ) [ 000000000]
xor_ln67_1                                                                 (xor              ) [ 000000000]
icmp_ln67_1                                                                (icmp             ) [ 000000000]
tmp_4                                                                      (partselect       ) [ 000000000]
icmp_ln67_2                                                                (icmp             ) [ 000000000]
or_ln67_1                                                                  (or               ) [ 000000000]
or_ln67_2                                                                  (or               ) [ 000000000]
and_ln67_1                                                                 (and              ) [ 000000000]
select_ln67                                                                (select           ) [ 000000000]
or_ln67_3                                                                  (or               ) [ 000000000]
result_pack_q                                                              (select           ) [ 010000001]
add_ln62_2                                                                 (add              ) [ 000000000]
acc_i_2                                                                    (bitconcatenate   ) [ 000000000]
sext_ln62_18                                                               (sext             ) [ 000000000]
add_ln63_2                                                                 (add              ) [ 000000000]
acc_q_2                                                                    (bitconcatenate   ) [ 000000000]
sext_ln63_14                                                               (sext             ) [ 000000000]
shl_ln62_3                                                                 (bitconcatenate   ) [ 000000000]
sext_ln62_23                                                               (sext             ) [ 000000000]
acc_i_3                                                                    (add              ) [ 000000000]
shl_ln63_3                                                                 (bitconcatenate   ) [ 000000000]
sext_ln63_19                                                               (sext             ) [ 000000000]
acc_q_3                                                                    (add              ) [ 000000000]
tmp_28                                                                     (bitselect        ) [ 000000000]
trunc_ln66_1                                                               (partselect       ) [ 000000000]
tmp_29                                                                     (bitselect        ) [ 000000000]
tmp_5                                                                      (partselect       ) [ 000000000]
icmp_ln66_3                                                                (icmp             ) [ 000000000]
or_ln66_4                                                                  (or               ) [ 000000000]
xor_ln66_2                                                                 (xor              ) [ 000000000]
and_ln66_2                                                                 (and              ) [ 000000000]
xor_ln66_3                                                                 (xor              ) [ 000000000]
icmp_ln66_4                                                                (icmp             ) [ 000000000]
tmp_6                                                                      (partselect       ) [ 000000000]
icmp_ln66_5                                                                (icmp             ) [ 000000000]
or_ln66_5                                                                  (or               ) [ 000000000]
or_ln66_6                                                                  (or               ) [ 000000000]
and_ln66_3                                                                 (and              ) [ 000000000]
select_ln66_2                                                              (select           ) [ 000000000]
or_ln66_7                                                                  (or               ) [ 000000000]
result_pack_i_1                                                            (select           ) [ 010000001]
tmp_30                                                                     (bitselect        ) [ 000000000]
trunc_ln67_1                                                               (partselect       ) [ 000000000]
tmp_31                                                                     (bitselect        ) [ 000000000]
tmp_7                                                                      (partselect       ) [ 000000000]
icmp_ln67_3                                                                (icmp             ) [ 000000000]
or_ln67_4                                                                  (or               ) [ 000000000]
xor_ln67_2                                                                 (xor              ) [ 000000000]
and_ln67_2                                                                 (and              ) [ 000000000]
xor_ln67_3                                                                 (xor              ) [ 000000000]
icmp_ln67_4                                                                (icmp             ) [ 000000000]
tmp_8                                                                      (partselect       ) [ 000000000]
icmp_ln67_5                                                                (icmp             ) [ 000000000]
or_ln67_5                                                                  (or               ) [ 000000000]
or_ln67_6                                                                  (or               ) [ 000000000]
and_ln67_3                                                                 (and              ) [ 000000000]
select_ln67_2                                                              (select           ) [ 000000000]
or_ln67_7                                                                  (or               ) [ 000000000]
result_pack_q_1                                                            (select           ) [ 010000001]
add_ln62_4                                                                 (add              ) [ 000000000]
acc_i_4                                                                    (bitconcatenate   ) [ 000000000]
sext_ln62_24                                                               (sext             ) [ 000000000]
add_ln63_4                                                                 (add              ) [ 000000000]
acc_q_4                                                                    (bitconcatenate   ) [ 000000000]
sext_ln63_20                                                               (sext             ) [ 000000000]
shl_ln62_5                                                                 (bitconcatenate   ) [ 000000000]
sext_ln62_25                                                               (sext             ) [ 000000000]
acc_i_5                                                                    (add              ) [ 000000000]
shl_ln63_5                                                                 (bitconcatenate   ) [ 000000000]
sext_ln63_21                                                               (sext             ) [ 000000000]
acc_q_5                                                                    (add              ) [ 000000000]
tmp_32                                                                     (bitselect        ) [ 000000000]
trunc_ln66_2                                                               (partselect       ) [ 000000000]
tmp_33                                                                     (bitselect        ) [ 000000000]
tmp_9                                                                      (partselect       ) [ 000000000]
icmp_ln66_6                                                                (icmp             ) [ 000000000]
or_ln66_8                                                                  (or               ) [ 000000000]
xor_ln66_4                                                                 (xor              ) [ 000000000]
and_ln66_4                                                                 (and              ) [ 000000000]
xor_ln66_5                                                                 (xor              ) [ 000000000]
icmp_ln66_7                                                                (icmp             ) [ 000000000]
tmp_1                                                                      (partselect       ) [ 000000000]
icmp_ln66_8                                                                (icmp             ) [ 000000000]
or_ln66_9                                                                  (or               ) [ 000000000]
or_ln66_10                                                                 (or               ) [ 000000000]
and_ln66_5                                                                 (and              ) [ 000000000]
select_ln66_4                                                              (select           ) [ 000000000]
or_ln66_11                                                                 (or               ) [ 000000000]
result_pack_i_2                                                            (select           ) [ 010000001]
tmp_34                                                                     (bitselect        ) [ 000000000]
trunc_ln67_2                                                               (partselect       ) [ 000000000]
tmp_35                                                                     (bitselect        ) [ 000000000]
tmp_10                                                                     (partselect       ) [ 000000000]
icmp_ln67_6                                                                (icmp             ) [ 000000000]
or_ln67_8                                                                  (or               ) [ 000000000]
xor_ln67_4                                                                 (xor              ) [ 000000000]
and_ln67_4                                                                 (and              ) [ 000000000]
xor_ln67_5                                                                 (xor              ) [ 000000000]
icmp_ln67_7                                                                (icmp             ) [ 000000000]
tmp_11                                                                     (partselect       ) [ 000000000]
icmp_ln67_8                                                                (icmp             ) [ 000000000]
or_ln67_9                                                                  (or               ) [ 000000000]
or_ln67_10                                                                 (or               ) [ 000000000]
and_ln67_5                                                                 (and              ) [ 000000000]
select_ln67_4                                                              (select           ) [ 000000000]
or_ln67_11                                                                 (or               ) [ 000000000]
result_pack_q_2                                                            (select           ) [ 010000001]
add_ln62_6                                                                 (add              ) [ 000000000]
acc_i_6                                                                    (bitconcatenate   ) [ 000000000]
sext_ln62_26                                                               (sext             ) [ 000000000]
add_ln63_6                                                                 (add              ) [ 000000000]
acc_q_6                                                                    (bitconcatenate   ) [ 000000000]
sext_ln63_22                                                               (sext             ) [ 000000000]
shl_ln62_7                                                                 (bitconcatenate   ) [ 000000000]
sext_ln62_27                                                               (sext             ) [ 000000000]
acc_i_7                                                                    (add              ) [ 000000000]
shl_ln63_7                                                                 (bitconcatenate   ) [ 000000000]
sext_ln63_23                                                               (sext             ) [ 000000000]
acc_q_7                                                                    (add              ) [ 000000000]
tmp_36                                                                     (bitselect        ) [ 000000000]
trunc_ln66_3                                                               (partselect       ) [ 000000000]
tmp_37                                                                     (bitselect        ) [ 000000000]
tmp_16                                                                     (partselect       ) [ 000000000]
icmp_ln66_9                                                                (icmp             ) [ 000000000]
or_ln66_12                                                                 (or               ) [ 000000000]
xor_ln66_6                                                                 (xor              ) [ 000000000]
and_ln66_6                                                                 (and              ) [ 000000000]
xor_ln66_7                                                                 (xor              ) [ 000000000]
icmp_ln66_10                                                               (icmp             ) [ 000000000]
tmp_13                                                                     (partselect       ) [ 000000000]
icmp_ln66_11                                                               (icmp             ) [ 000000000]
or_ln66_13                                                                 (or               ) [ 000000000]
or_ln66_14                                                                 (or               ) [ 000000000]
and_ln66_7                                                                 (and              ) [ 000000000]
select_ln66_6                                                              (select           ) [ 000000000]
or_ln66_15                                                                 (or               ) [ 000000000]
result_pack_i_3                                                            (select           ) [ 010000001]
tmp_38                                                                     (bitselect        ) [ 000000000]
trunc_ln67_3                                                               (partselect       ) [ 000000000]
tmp_39                                                                     (bitselect        ) [ 000000000]
tmp_17                                                                     (partselect       ) [ 000000000]
icmp_ln67_9                                                                (icmp             ) [ 000000000]
or_ln67_12                                                                 (or               ) [ 000000000]
xor_ln67_6                                                                 (xor              ) [ 000000000]
and_ln67_6                                                                 (and              ) [ 000000000]
xor_ln67_7                                                                 (xor              ) [ 000000000]
icmp_ln67_10                                                               (icmp             ) [ 000000000]
tmp_15                                                                     (partselect       ) [ 000000000]
icmp_ln67_11                                                               (icmp             ) [ 000000000]
or_ln67_13                                                                 (or               ) [ 000000000]
or_ln67_14                                                                 (or               ) [ 000000000]
and_ln67_7                                                                 (and              ) [ 000000000]
select_ln67_6                                                              (select           ) [ 000000000]
or_ln67_15                                                                 (or               ) [ 000000000]
result_pack_q_3                                                            (select           ) [ 010000001]
p_0                                                                        (bitconcatenate   ) [ 000000000]
write_ln70                                                                 (write            ) [ 000000000]
br_ln31                                                                    (br               ) [ 000000000]
ret_ln0                                                                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_compute_to_fft">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_compute_to_fft"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="write_bank_idx_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_bank_idx_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_read_to_compute">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_read_to_compute"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i33.i6"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="240" class="1004" name="phi_urem354_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem354/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="phi_mul352_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul352/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="k_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_bank_idx_load_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_bank_idx_load_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stream_read_to_compute_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="0" index="1" bw="128" slack="0"/>
<pin id="261" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_read_to_compute_read/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln70_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="0" index="2" bw="128" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="11" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="11" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="11" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="11" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="11" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="11" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="11" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="11" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="11" slack="0"/>
<pin id="373" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="11" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="11" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="11" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="11" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="11" slack="0"/>
<pin id="408" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="11" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="11" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="11" slack="0"/>
<pin id="429" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="11" slack="0"/>
<pin id="436" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="11" slack="0"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="11" slack="0"/>
<pin id="450" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="11" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="11" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="11" slack="0"/>
<pin id="471" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="11" slack="0"/>
<pin id="478" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="11" slack="0"/>
<pin id="485" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="11" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2/2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_gep_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="9" slack="0"/>
<pin id="564" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_gep_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="9" slack="0"/>
<pin id="571" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="9" slack="0"/>
<pin id="578" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_gep_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="9" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_gep_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="9" slack="0"/>
<pin id="592" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_gep_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="10" slack="0"/>
<pin id="604" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_gep_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="10" slack="0"/>
<pin id="611" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_gep_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="10" slack="0"/>
<pin id="625" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_gep_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="10" slack="0"/>
<pin id="632" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_access_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_access_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_access_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_access_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="0"/>
<pin id="661" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_access_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_access_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_access_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="680" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_access_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_gep_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="0" index="2" bw="10" slack="0"/>
<pin id="692" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_gep_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="0" index="2" bw="10" slack="0"/>
<pin id="699" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_gep_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="0" index="2" bw="10" slack="0"/>
<pin id="706" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_gep_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="10" slack="0"/>
<pin id="713" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="10" slack="0"/>
<pin id="720" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_access_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_access_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="738" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_access_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="744" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_access_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_access_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_access_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_access_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="768" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_access_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_access_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_access_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_access_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_access_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="798" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_access_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="804" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_access_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="0"/>
<pin id="808" dir="0" index="1" bw="16" slack="0"/>
<pin id="809" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="810" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_access_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="0" index="1" bw="16" slack="0"/>
<pin id="815" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="816" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_access_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="0"/>
<pin id="820" dir="0" index="1" bw="16" slack="0"/>
<pin id="821" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="822" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_access_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="0" index="1" bw="16" slack="0"/>
<pin id="827" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="828" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_access_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="0"/>
<pin id="833" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="834" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_access_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="0"/>
<pin id="839" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="840" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_access_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="0"/>
<pin id="845" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="846" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_access_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="0"/>
<pin id="850" dir="0" index="1" bw="16" slack="0"/>
<pin id="851" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="852" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="grp_access_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="0"/>
<pin id="856" dir="0" index="1" bw="16" slack="0"/>
<pin id="857" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="858" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_access_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="0"/>
<pin id="862" dir="0" index="1" bw="16" slack="0"/>
<pin id="863" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="864" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="grp_access_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="0"/>
<pin id="868" dir="0" index="1" bw="16" slack="0"/>
<pin id="869" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="870" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load/2 store_ln40/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln31_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="11" slack="0"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="877" class="1004" name="store_ln0_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="22" slack="0"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="store_ln0_store_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="11" slack="0"/>
<pin id="885" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="887" class="1004" name="k_1_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="0"/>
<pin id="889" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln31_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="11" slack="0"/>
<pin id="892" dir="0" index="1" bw="11" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln31_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="phi_urem354_load_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="11" slack="0"/>
<pin id="904" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem354_load/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xor_ln31_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="0"/>
<pin id="907" dir="0" index="1" bw="11" slack="0"/>
<pin id="908" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln60_4_cast_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="12" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="11" slack="0"/>
<pin id="915" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln60_4_cast/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="trunc_ln31_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="11" slack="0"/>
<pin id="921" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln60_3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="11" slack="0"/>
<pin id="925" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/1 "/>
</bind>
</comp>

<comp id="927" class="1004" name="mul_ln60_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="11" slack="0"/>
<pin id="929" dir="0" index="1" bw="13" slack="0"/>
<pin id="930" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/1 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_14_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="0"/>
<pin id="935" dir="0" index="1" bw="23" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="0" index="3" bw="6" slack="0"/>
<pin id="938" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln60_4_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="0"/>
<pin id="945" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/1 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mul_ln60_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="0"/>
<pin id="949" dir="0" index="1" bw="14" slack="0"/>
<pin id="950" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/1 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_23_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="25" slack="0"/>
<pin id="956" dir="0" index="2" bw="5" slack="0"/>
<pin id="957" dir="0" index="3" bw="6" slack="0"/>
<pin id="958" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln60_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="0"/>
<pin id="965" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/1 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln60_5_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="11" slack="0"/>
<pin id="969" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="mul_ln60_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="12" slack="0"/>
<pin id="973" dir="0" index="1" bw="14" slack="0"/>
<pin id="974" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_2/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="0"/>
<pin id="979" dir="0" index="1" bw="25" slack="0"/>
<pin id="980" dir="0" index="2" bw="5" slack="0"/>
<pin id="981" dir="0" index="3" bw="6" slack="0"/>
<pin id="982" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="987" class="1004" name="phi_urem354_load_1_load_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="0"/>
<pin id="989" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem354_load_1/1 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln51_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="11" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="icmp_ln51_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="0"/>
<pin id="998" dir="0" index="1" bw="11" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln51_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="11" slack="0"/>
<pin id="1005" dir="0" index="2" bw="11" slack="0"/>
<pin id="1006" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="store_ln31_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="0" index="1" bw="11" slack="0"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln51_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="0"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="phi_mul352_load_load_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="22" slack="1"/>
<pin id="1022" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul352_load/2 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln31_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="1"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln31_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="22" slack="0"/>
<pin id="1060" dir="0" index="1" bw="13" slack="0"/>
<pin id="1061" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_12_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="22" slack="0"/>
<pin id="1067" dir="0" index="2" bw="5" slack="0"/>
<pin id="1068" dir="0" index="3" bw="6" slack="0"/>
<pin id="1069" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln31_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="input_pack_i_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="128" slack="0"/>
<pin id="1085" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input_pack_i/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="input_pack_q_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="0"/>
<pin id="1093" dir="0" index="1" bw="128" slack="0"/>
<pin id="1094" dir="0" index="2" bw="6" slack="0"/>
<pin id="1095" dir="0" index="3" bw="6" slack="0"/>
<pin id="1096" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_q/2 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sample_i_8_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="0"/>
<pin id="1107" dir="0" index="1" bw="128" slack="0"/>
<pin id="1108" dir="0" index="2" bw="7" slack="0"/>
<pin id="1109" dir="0" index="3" bw="7" slack="0"/>
<pin id="1110" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_i_8/2 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sample_q_8_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="16" slack="0"/>
<pin id="1121" dir="0" index="1" bw="128" slack="0"/>
<pin id="1122" dir="0" index="2" bw="7" slack="0"/>
<pin id="1123" dir="0" index="3" bw="7" slack="0"/>
<pin id="1124" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_q_8/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sample_i_12_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="0"/>
<pin id="1135" dir="0" index="1" bw="128" slack="0"/>
<pin id="1136" dir="0" index="2" bw="8" slack="0"/>
<pin id="1137" dir="0" index="3" bw="8" slack="0"/>
<pin id="1138" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_i_12/2 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sample_q_12_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="0" index="1" bw="128" slack="0"/>
<pin id="1150" dir="0" index="2" bw="8" slack="0"/>
<pin id="1151" dir="0" index="3" bw="8" slack="0"/>
<pin id="1152" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_q_12/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sample_i_14_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="128" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="0" index="3" bw="8" slack="0"/>
<pin id="1166" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_i_14/2 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sample_q_14_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="0" index="1" bw="128" slack="0"/>
<pin id="1178" dir="0" index="2" bw="8" slack="0"/>
<pin id="1179" dir="0" index="3" bw="8" slack="0"/>
<pin id="1180" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sample_q_14/2 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="zext_ln60_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln60_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="10" slack="1"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln60_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="1"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="store_ln31_store_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="22" slack="0"/>
<pin id="1215" dir="0" index="1" bw="22" slack="1"/>
<pin id="1216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="w_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="0" index="2" bw="16" slack="0"/>
<pin id="1222" dir="0" index="3" bw="1" slack="0"/>
<pin id="1223" dir="0" index="4" bw="16" slack="0"/>
<pin id="1224" dir="0" index="5" bw="3" slack="0"/>
<pin id="1225" dir="0" index="6" bw="16" slack="0"/>
<pin id="1226" dir="0" index="7" bw="3" slack="0"/>
<pin id="1227" dir="0" index="8" bw="16" slack="0"/>
<pin id="1228" dir="0" index="9" bw="3" slack="0"/>
<pin id="1229" dir="0" index="10" bw="16" slack="0"/>
<pin id="1230" dir="0" index="11" bw="1" slack="0"/>
<pin id="1231" dir="0" index="12" bw="3" slack="2"/>
<pin id="1232" dir="1" index="13" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="w_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="16" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="0" index="2" bw="16" slack="0"/>
<pin id="1249" dir="0" index="3" bw="3" slack="0"/>
<pin id="1250" dir="0" index="4" bw="16" slack="0"/>
<pin id="1251" dir="0" index="5" bw="3" slack="0"/>
<pin id="1252" dir="0" index="6" bw="16" slack="0"/>
<pin id="1253" dir="0" index="7" bw="3" slack="0"/>
<pin id="1254" dir="0" index="8" bw="16" slack="0"/>
<pin id="1255" dir="0" index="9" bw="1" slack="0"/>
<pin id="1256" dir="0" index="10" bw="16" slack="0"/>
<pin id="1257" dir="0" index="11" bw="1" slack="0"/>
<pin id="1258" dir="0" index="12" bw="3" slack="2"/>
<pin id="1259" dir="1" index="13" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_1/3 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="w_2_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="16" slack="0"/>
<pin id="1274" dir="0" index="1" bw="3" slack="0"/>
<pin id="1275" dir="0" index="2" bw="16" slack="0"/>
<pin id="1276" dir="0" index="3" bw="3" slack="0"/>
<pin id="1277" dir="0" index="4" bw="16" slack="0"/>
<pin id="1278" dir="0" index="5" bw="3" slack="0"/>
<pin id="1279" dir="0" index="6" bw="16" slack="0"/>
<pin id="1280" dir="0" index="7" bw="1" slack="0"/>
<pin id="1281" dir="0" index="8" bw="16" slack="0"/>
<pin id="1282" dir="0" index="9" bw="1" slack="0"/>
<pin id="1283" dir="0" index="10" bw="16" slack="0"/>
<pin id="1284" dir="0" index="11" bw="1" slack="0"/>
<pin id="1285" dir="0" index="12" bw="3" slack="2"/>
<pin id="1286" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_2/3 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="sext_ln62_3_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="16" slack="0"/>
<pin id="1301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_3/3 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="sample_i_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="0" index="2" bw="16" slack="0"/>
<pin id="1307" dir="0" index="3" bw="2" slack="0"/>
<pin id="1308" dir="0" index="4" bw="16" slack="0"/>
<pin id="1309" dir="0" index="5" bw="1" slack="0"/>
<pin id="1310" dir="0" index="6" bw="16" slack="0"/>
<pin id="1311" dir="0" index="7" bw="1" slack="0"/>
<pin id="1312" dir="0" index="8" bw="16" slack="0"/>
<pin id="1313" dir="0" index="9" bw="1" slack="0"/>
<pin id="1314" dir="0" index="10" bw="2" slack="2"/>
<pin id="1315" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_1/3 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="sample_i_2_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="16" slack="0"/>
<pin id="1328" dir="0" index="1" bw="2" slack="0"/>
<pin id="1329" dir="0" index="2" bw="16" slack="0"/>
<pin id="1330" dir="0" index="3" bw="1" slack="0"/>
<pin id="1331" dir="0" index="4" bw="16" slack="0"/>
<pin id="1332" dir="0" index="5" bw="1" slack="0"/>
<pin id="1333" dir="0" index="6" bw="16" slack="0"/>
<pin id="1334" dir="0" index="7" bw="1" slack="0"/>
<pin id="1335" dir="0" index="8" bw="16" slack="0"/>
<pin id="1336" dir="0" index="9" bw="1" slack="0"/>
<pin id="1337" dir="0" index="10" bw="2" slack="2"/>
<pin id="1338" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_2/3 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="sext_ln62_5_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="0"/>
<pin id="1351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_5/3 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="sample_i_3_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="0" index="2" bw="16" slack="0"/>
<pin id="1357" dir="0" index="3" bw="1" slack="0"/>
<pin id="1358" dir="0" index="4" bw="16" slack="0"/>
<pin id="1359" dir="0" index="5" bw="1" slack="0"/>
<pin id="1360" dir="0" index="6" bw="16" slack="0"/>
<pin id="1361" dir="0" index="7" bw="2" slack="0"/>
<pin id="1362" dir="0" index="8" bw="16" slack="0"/>
<pin id="1363" dir="0" index="9" bw="1" slack="0"/>
<pin id="1364" dir="0" index="10" bw="2" slack="2"/>
<pin id="1365" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_3/3 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="sample_q_1_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="0"/>
<pin id="1378" dir="0" index="1" bw="1" slack="0"/>
<pin id="1379" dir="0" index="2" bw="16" slack="0"/>
<pin id="1380" dir="0" index="3" bw="2" slack="0"/>
<pin id="1381" dir="0" index="4" bw="16" slack="0"/>
<pin id="1382" dir="0" index="5" bw="1" slack="0"/>
<pin id="1383" dir="0" index="6" bw="16" slack="0"/>
<pin id="1384" dir="0" index="7" bw="1" slack="0"/>
<pin id="1385" dir="0" index="8" bw="16" slack="0"/>
<pin id="1386" dir="0" index="9" bw="1" slack="0"/>
<pin id="1387" dir="0" index="10" bw="2" slack="2"/>
<pin id="1388" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_1/3 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="sample_q_2_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="0"/>
<pin id="1401" dir="0" index="1" bw="2" slack="0"/>
<pin id="1402" dir="0" index="2" bw="16" slack="0"/>
<pin id="1403" dir="0" index="3" bw="1" slack="0"/>
<pin id="1404" dir="0" index="4" bw="16" slack="0"/>
<pin id="1405" dir="0" index="5" bw="1" slack="0"/>
<pin id="1406" dir="0" index="6" bw="16" slack="0"/>
<pin id="1407" dir="0" index="7" bw="1" slack="0"/>
<pin id="1408" dir="0" index="8" bw="16" slack="0"/>
<pin id="1409" dir="0" index="9" bw="1" slack="0"/>
<pin id="1410" dir="0" index="10" bw="2" slack="2"/>
<pin id="1411" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_2/3 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="sext_ln63_2_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="0"/>
<pin id="1424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_2/3 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="sample_q_3_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="0" index="2" bw="16" slack="0"/>
<pin id="1430" dir="0" index="3" bw="1" slack="0"/>
<pin id="1431" dir="0" index="4" bw="16" slack="0"/>
<pin id="1432" dir="0" index="5" bw="1" slack="0"/>
<pin id="1433" dir="0" index="6" bw="16" slack="0"/>
<pin id="1434" dir="0" index="7" bw="2" slack="0"/>
<pin id="1435" dir="0" index="8" bw="16" slack="0"/>
<pin id="1436" dir="0" index="9" bw="1" slack="0"/>
<pin id="1437" dir="0" index="10" bw="2" slack="2"/>
<pin id="1438" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_3/3 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="w_3_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="16" slack="0"/>
<pin id="1451" dir="0" index="1" bw="3" slack="0"/>
<pin id="1452" dir="0" index="2" bw="16" slack="0"/>
<pin id="1453" dir="0" index="3" bw="3" slack="0"/>
<pin id="1454" dir="0" index="4" bw="16" slack="0"/>
<pin id="1455" dir="0" index="5" bw="1" slack="0"/>
<pin id="1456" dir="0" index="6" bw="16" slack="0"/>
<pin id="1457" dir="0" index="7" bw="1" slack="0"/>
<pin id="1458" dir="0" index="8" bw="16" slack="0"/>
<pin id="1459" dir="0" index="9" bw="3" slack="0"/>
<pin id="1460" dir="0" index="10" bw="16" slack="0"/>
<pin id="1461" dir="0" index="11" bw="1" slack="0"/>
<pin id="1462" dir="0" index="12" bw="3" slack="2"/>
<pin id="1463" dir="1" index="13" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_3/3 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="sample_i_5_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="16" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="0" index="2" bw="16" slack="0"/>
<pin id="1480" dir="0" index="3" bw="2" slack="0"/>
<pin id="1481" dir="0" index="4" bw="16" slack="0"/>
<pin id="1482" dir="0" index="5" bw="1" slack="0"/>
<pin id="1483" dir="0" index="6" bw="16" slack="0"/>
<pin id="1484" dir="0" index="7" bw="1" slack="0"/>
<pin id="1485" dir="0" index="8" bw="16" slack="0"/>
<pin id="1486" dir="0" index="9" bw="1" slack="0"/>
<pin id="1487" dir="0" index="10" bw="2" slack="2"/>
<pin id="1488" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_5/3 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="sample_i_6_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="0"/>
<pin id="1501" dir="0" index="1" bw="2" slack="0"/>
<pin id="1502" dir="0" index="2" bw="16" slack="0"/>
<pin id="1503" dir="0" index="3" bw="1" slack="0"/>
<pin id="1504" dir="0" index="4" bw="16" slack="0"/>
<pin id="1505" dir="0" index="5" bw="1" slack="0"/>
<pin id="1506" dir="0" index="6" bw="16" slack="0"/>
<pin id="1507" dir="0" index="7" bw="1" slack="0"/>
<pin id="1508" dir="0" index="8" bw="16" slack="0"/>
<pin id="1509" dir="0" index="9" bw="1" slack="0"/>
<pin id="1510" dir="0" index="10" bw="2" slack="2"/>
<pin id="1511" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_6/3 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="sext_ln62_11_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="0"/>
<pin id="1524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_11/3 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="sample_i_7_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="0"/>
<pin id="1528" dir="0" index="1" bw="1" slack="0"/>
<pin id="1529" dir="0" index="2" bw="16" slack="0"/>
<pin id="1530" dir="0" index="3" bw="1" slack="0"/>
<pin id="1531" dir="0" index="4" bw="16" slack="0"/>
<pin id="1532" dir="0" index="5" bw="1" slack="0"/>
<pin id="1533" dir="0" index="6" bw="16" slack="0"/>
<pin id="1534" dir="0" index="7" bw="2" slack="0"/>
<pin id="1535" dir="0" index="8" bw="16" slack="0"/>
<pin id="1536" dir="0" index="9" bw="1" slack="0"/>
<pin id="1537" dir="0" index="10" bw="2" slack="2"/>
<pin id="1538" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_7/3 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="sample_q_5_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="0"/>
<pin id="1551" dir="0" index="1" bw="1" slack="0"/>
<pin id="1552" dir="0" index="2" bw="16" slack="0"/>
<pin id="1553" dir="0" index="3" bw="2" slack="0"/>
<pin id="1554" dir="0" index="4" bw="16" slack="0"/>
<pin id="1555" dir="0" index="5" bw="1" slack="0"/>
<pin id="1556" dir="0" index="6" bw="16" slack="0"/>
<pin id="1557" dir="0" index="7" bw="1" slack="0"/>
<pin id="1558" dir="0" index="8" bw="16" slack="0"/>
<pin id="1559" dir="0" index="9" bw="1" slack="0"/>
<pin id="1560" dir="0" index="10" bw="2" slack="2"/>
<pin id="1561" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_5/3 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="sample_q_6_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="0"/>
<pin id="1574" dir="0" index="1" bw="2" slack="0"/>
<pin id="1575" dir="0" index="2" bw="16" slack="0"/>
<pin id="1576" dir="0" index="3" bw="1" slack="0"/>
<pin id="1577" dir="0" index="4" bw="16" slack="0"/>
<pin id="1578" dir="0" index="5" bw="1" slack="0"/>
<pin id="1579" dir="0" index="6" bw="16" slack="0"/>
<pin id="1580" dir="0" index="7" bw="1" slack="0"/>
<pin id="1581" dir="0" index="8" bw="16" slack="0"/>
<pin id="1582" dir="0" index="9" bw="1" slack="0"/>
<pin id="1583" dir="0" index="10" bw="2" slack="2"/>
<pin id="1584" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_6/3 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="sext_ln63_7_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="16" slack="0"/>
<pin id="1597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_7/3 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="sample_q_7_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="16" slack="0"/>
<pin id="1601" dir="0" index="1" bw="1" slack="0"/>
<pin id="1602" dir="0" index="2" bw="16" slack="0"/>
<pin id="1603" dir="0" index="3" bw="1" slack="0"/>
<pin id="1604" dir="0" index="4" bw="16" slack="0"/>
<pin id="1605" dir="0" index="5" bw="1" slack="0"/>
<pin id="1606" dir="0" index="6" bw="16" slack="0"/>
<pin id="1607" dir="0" index="7" bw="2" slack="0"/>
<pin id="1608" dir="0" index="8" bw="16" slack="0"/>
<pin id="1609" dir="0" index="9" bw="1" slack="0"/>
<pin id="1610" dir="0" index="10" bw="2" slack="2"/>
<pin id="1611" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_7/3 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="sample_i_9_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="0"/>
<pin id="1624" dir="0" index="1" bw="1" slack="0"/>
<pin id="1625" dir="0" index="2" bw="16" slack="0"/>
<pin id="1626" dir="0" index="3" bw="2" slack="0"/>
<pin id="1627" dir="0" index="4" bw="16" slack="0"/>
<pin id="1628" dir="0" index="5" bw="1" slack="0"/>
<pin id="1629" dir="0" index="6" bw="16" slack="0"/>
<pin id="1630" dir="0" index="7" bw="1" slack="0"/>
<pin id="1631" dir="0" index="8" bw="16" slack="0"/>
<pin id="1632" dir="0" index="9" bw="1" slack="0"/>
<pin id="1633" dir="0" index="10" bw="2" slack="2"/>
<pin id="1634" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_9/3 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="sample_i_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="16" slack="0"/>
<pin id="1647" dir="0" index="1" bw="2" slack="0"/>
<pin id="1648" dir="0" index="2" bw="16" slack="0"/>
<pin id="1649" dir="0" index="3" bw="1" slack="0"/>
<pin id="1650" dir="0" index="4" bw="16" slack="0"/>
<pin id="1651" dir="0" index="5" bw="1" slack="0"/>
<pin id="1652" dir="0" index="6" bw="16" slack="0"/>
<pin id="1653" dir="0" index="7" bw="1" slack="0"/>
<pin id="1654" dir="0" index="8" bw="16" slack="0"/>
<pin id="1655" dir="0" index="9" bw="1" slack="0"/>
<pin id="1656" dir="0" index="10" bw="2" slack="2"/>
<pin id="1657" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i/3 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="sext_ln62_16_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="16" slack="0"/>
<pin id="1670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_16/3 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="sample_i_13_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="16" slack="0"/>
<pin id="1674" dir="0" index="1" bw="1" slack="0"/>
<pin id="1675" dir="0" index="2" bw="16" slack="0"/>
<pin id="1676" dir="0" index="3" bw="1" slack="0"/>
<pin id="1677" dir="0" index="4" bw="16" slack="0"/>
<pin id="1678" dir="0" index="5" bw="1" slack="0"/>
<pin id="1679" dir="0" index="6" bw="16" slack="0"/>
<pin id="1680" dir="0" index="7" bw="2" slack="0"/>
<pin id="1681" dir="0" index="8" bw="16" slack="0"/>
<pin id="1682" dir="0" index="9" bw="1" slack="0"/>
<pin id="1683" dir="0" index="10" bw="2" slack="2"/>
<pin id="1684" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_13/3 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="sample_q_9_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="0"/>
<pin id="1697" dir="0" index="1" bw="1" slack="0"/>
<pin id="1698" dir="0" index="2" bw="16" slack="0"/>
<pin id="1699" dir="0" index="3" bw="2" slack="0"/>
<pin id="1700" dir="0" index="4" bw="16" slack="0"/>
<pin id="1701" dir="0" index="5" bw="1" slack="0"/>
<pin id="1702" dir="0" index="6" bw="16" slack="0"/>
<pin id="1703" dir="0" index="7" bw="1" slack="0"/>
<pin id="1704" dir="0" index="8" bw="16" slack="0"/>
<pin id="1705" dir="0" index="9" bw="1" slack="0"/>
<pin id="1706" dir="0" index="10" bw="2" slack="2"/>
<pin id="1707" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_9/3 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="sample_q_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="16" slack="0"/>
<pin id="1720" dir="0" index="1" bw="2" slack="0"/>
<pin id="1721" dir="0" index="2" bw="16" slack="0"/>
<pin id="1722" dir="0" index="3" bw="1" slack="0"/>
<pin id="1723" dir="0" index="4" bw="16" slack="0"/>
<pin id="1724" dir="0" index="5" bw="1" slack="0"/>
<pin id="1725" dir="0" index="6" bw="16" slack="0"/>
<pin id="1726" dir="0" index="7" bw="1" slack="0"/>
<pin id="1727" dir="0" index="8" bw="16" slack="0"/>
<pin id="1728" dir="0" index="9" bw="1" slack="0"/>
<pin id="1729" dir="0" index="10" bw="2" slack="2"/>
<pin id="1730" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q/3 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="sext_ln63_12_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="16" slack="0"/>
<pin id="1743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_12/3 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="sample_q_13_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="0"/>
<pin id="1747" dir="0" index="1" bw="1" slack="0"/>
<pin id="1748" dir="0" index="2" bw="16" slack="0"/>
<pin id="1749" dir="0" index="3" bw="1" slack="0"/>
<pin id="1750" dir="0" index="4" bw="16" slack="0"/>
<pin id="1751" dir="0" index="5" bw="1" slack="0"/>
<pin id="1752" dir="0" index="6" bw="16" slack="0"/>
<pin id="1753" dir="0" index="7" bw="2" slack="0"/>
<pin id="1754" dir="0" index="8" bw="16" slack="0"/>
<pin id="1755" dir="0" index="9" bw="1" slack="0"/>
<pin id="1756" dir="0" index="10" bw="2" slack="2"/>
<pin id="1757" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_13/3 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="sample_i_16_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="0"/>
<pin id="1770" dir="0" index="1" bw="1" slack="0"/>
<pin id="1771" dir="0" index="2" bw="16" slack="0"/>
<pin id="1772" dir="0" index="3" bw="2" slack="0"/>
<pin id="1773" dir="0" index="4" bw="16" slack="0"/>
<pin id="1774" dir="0" index="5" bw="1" slack="0"/>
<pin id="1775" dir="0" index="6" bw="16" slack="0"/>
<pin id="1776" dir="0" index="7" bw="1" slack="0"/>
<pin id="1777" dir="0" index="8" bw="16" slack="0"/>
<pin id="1778" dir="0" index="9" bw="1" slack="0"/>
<pin id="1779" dir="0" index="10" bw="2" slack="2"/>
<pin id="1780" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_16/3 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="sample_i_10_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="16" slack="0"/>
<pin id="1793" dir="0" index="1" bw="2" slack="0"/>
<pin id="1794" dir="0" index="2" bw="16" slack="0"/>
<pin id="1795" dir="0" index="3" bw="1" slack="0"/>
<pin id="1796" dir="0" index="4" bw="16" slack="0"/>
<pin id="1797" dir="0" index="5" bw="1" slack="0"/>
<pin id="1798" dir="0" index="6" bw="16" slack="0"/>
<pin id="1799" dir="0" index="7" bw="1" slack="0"/>
<pin id="1800" dir="0" index="8" bw="16" slack="0"/>
<pin id="1801" dir="0" index="9" bw="1" slack="0"/>
<pin id="1802" dir="0" index="10" bw="2" slack="2"/>
<pin id="1803" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_10/3 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="sext_ln62_21_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="0"/>
<pin id="1816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_21/3 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="sample_i_11_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="16" slack="0"/>
<pin id="1820" dir="0" index="1" bw="1" slack="0"/>
<pin id="1821" dir="0" index="2" bw="16" slack="0"/>
<pin id="1822" dir="0" index="3" bw="1" slack="0"/>
<pin id="1823" dir="0" index="4" bw="16" slack="0"/>
<pin id="1824" dir="0" index="5" bw="1" slack="0"/>
<pin id="1825" dir="0" index="6" bw="16" slack="0"/>
<pin id="1826" dir="0" index="7" bw="2" slack="0"/>
<pin id="1827" dir="0" index="8" bw="16" slack="0"/>
<pin id="1828" dir="0" index="9" bw="1" slack="0"/>
<pin id="1829" dir="0" index="10" bw="2" slack="2"/>
<pin id="1830" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_11/3 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="sample_q_16_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="16" slack="0"/>
<pin id="1843" dir="0" index="1" bw="1" slack="0"/>
<pin id="1844" dir="0" index="2" bw="16" slack="0"/>
<pin id="1845" dir="0" index="3" bw="2" slack="0"/>
<pin id="1846" dir="0" index="4" bw="16" slack="0"/>
<pin id="1847" dir="0" index="5" bw="1" slack="0"/>
<pin id="1848" dir="0" index="6" bw="16" slack="0"/>
<pin id="1849" dir="0" index="7" bw="1" slack="0"/>
<pin id="1850" dir="0" index="8" bw="16" slack="0"/>
<pin id="1851" dir="0" index="9" bw="1" slack="0"/>
<pin id="1852" dir="0" index="10" bw="2" slack="2"/>
<pin id="1853" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_16/3 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="sample_q_10_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="16" slack="0"/>
<pin id="1866" dir="0" index="1" bw="2" slack="0"/>
<pin id="1867" dir="0" index="2" bw="16" slack="0"/>
<pin id="1868" dir="0" index="3" bw="1" slack="0"/>
<pin id="1869" dir="0" index="4" bw="16" slack="0"/>
<pin id="1870" dir="0" index="5" bw="1" slack="0"/>
<pin id="1871" dir="0" index="6" bw="16" slack="0"/>
<pin id="1872" dir="0" index="7" bw="1" slack="0"/>
<pin id="1873" dir="0" index="8" bw="16" slack="0"/>
<pin id="1874" dir="0" index="9" bw="1" slack="0"/>
<pin id="1875" dir="0" index="10" bw="2" slack="2"/>
<pin id="1876" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_10/3 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="sext_ln63_17_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="16" slack="0"/>
<pin id="1889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_17/3 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="sample_q_11_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="16" slack="0"/>
<pin id="1893" dir="0" index="1" bw="1" slack="0"/>
<pin id="1894" dir="0" index="2" bw="16" slack="0"/>
<pin id="1895" dir="0" index="3" bw="1" slack="0"/>
<pin id="1896" dir="0" index="4" bw="16" slack="0"/>
<pin id="1897" dir="0" index="5" bw="1" slack="0"/>
<pin id="1898" dir="0" index="6" bw="16" slack="0"/>
<pin id="1899" dir="0" index="7" bw="2" slack="0"/>
<pin id="1900" dir="0" index="8" bw="16" slack="0"/>
<pin id="1901" dir="0" index="9" bw="1" slack="0"/>
<pin id="1902" dir="0" index="10" bw="2" slack="2"/>
<pin id="1903" dir="1" index="11" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_11/3 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="sext_ln62_2_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="16" slack="1"/>
<pin id="1916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/4 "/>
</bind>
</comp>

<comp id="1917" class="1004" name="sext_ln62_4_fu_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="16" slack="1"/>
<pin id="1919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_4/4 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="sext_ln63_1_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="16" slack="1"/>
<pin id="1922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_1/4 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="sext_ln62_10_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="16" slack="1"/>
<pin id="1925" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_10/4 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="sext_ln63_6_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="16" slack="1"/>
<pin id="1928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_6/4 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="sext_ln62_15_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="16" slack="1"/>
<pin id="1931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_15/4 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="sext_ln63_11_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="16" slack="1"/>
<pin id="1934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_11/4 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="sext_ln62_20_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="16" slack="1"/>
<pin id="1937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_20/4 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="sext_ln63_16_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="16" slack="1"/>
<pin id="1940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_16/4 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="sext_ln62_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="16" slack="3"/>
<pin id="1943" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/5 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="sext_ln62_1_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="16" slack="2"/>
<pin id="1946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/5 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="mul_ln62_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="16" slack="0"/>
<pin id="1949" dir="0" index="1" bw="16" slack="0"/>
<pin id="1950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/5 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="sext_ln63_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="16" slack="3"/>
<pin id="1955" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/5 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="mul_ln63_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="16" slack="0"/>
<pin id="1958" dir="0" index="1" bw="16" slack="0"/>
<pin id="1959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/5 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="mul_ln62_cast_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="32" slack="0"/>
<pin id="1964" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln62_cast/5 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="mul_ln63_cast_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="0"/>
<pin id="1968" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln63_cast/5 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="sext_ln62_9_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="16" slack="3"/>
<pin id="1972" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_9/5 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="mul_ln62_4_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="16" slack="0"/>
<pin id="1975" dir="0" index="1" bw="16" slack="0"/>
<pin id="1976" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_4/5 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="sext_ln63_5_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="16" slack="3"/>
<pin id="1981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_5/5 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="mul_ln63_4_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="16" slack="0"/>
<pin id="1984" dir="0" index="1" bw="16" slack="0"/>
<pin id="1985" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_4/5 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="mul_ln62_4_cast_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="32" slack="0"/>
<pin id="1990" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln62_4_cast/5 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="mul_ln63_4_cast_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="32" slack="0"/>
<pin id="1994" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln63_4_cast/5 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="sext_ln62_14_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="16" slack="3"/>
<pin id="1998" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_14/5 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="mul_ln62_8_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="16" slack="0"/>
<pin id="2001" dir="0" index="1" bw="16" slack="0"/>
<pin id="2002" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_8/5 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="sext_ln63_10_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="16" slack="3"/>
<pin id="2007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_10/5 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="mul_ln63_8_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="16" slack="0"/>
<pin id="2010" dir="0" index="1" bw="16" slack="0"/>
<pin id="2011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_8/5 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="mul_ln62_8_cast_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="32" slack="0"/>
<pin id="2016" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln62_8_cast/5 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="mul_ln63_8_cast_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="0"/>
<pin id="2020" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln63_8_cast/5 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="sext_ln62_19_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="16" slack="3"/>
<pin id="2024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_19/5 "/>
</bind>
</comp>

<comp id="2025" class="1004" name="mul_ln62_12_fu_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="16" slack="0"/>
<pin id="2027" dir="0" index="1" bw="16" slack="0"/>
<pin id="2028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_12/5 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="sext_ln63_15_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="16" slack="3"/>
<pin id="2033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_15/5 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="mul_ln63_12_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="16" slack="0"/>
<pin id="2036" dir="0" index="1" bw="16" slack="0"/>
<pin id="2037" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_12/5 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="mul_ln62_12_cast_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="32" slack="0"/>
<pin id="2042" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln62_12_cast/5 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="mul_ln63_12_cast_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="32" slack="0"/>
<pin id="2046" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln63_12_cast/5 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="sext_ln62_6_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="16" slack="3"/>
<pin id="2050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_6/6 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="sext_ln62_7_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="16" slack="3"/>
<pin id="2053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_7/6 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="mul_ln62_3_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="16" slack="0"/>
<pin id="2056" dir="0" index="1" bw="16" slack="0"/>
<pin id="2057" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_3/6 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="sext_ln63_3_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="16" slack="3"/>
<pin id="2062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_3/6 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="mul_ln63_3_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="16" slack="0"/>
<pin id="2065" dir="0" index="1" bw="16" slack="0"/>
<pin id="2066" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_3/6 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="sext_ln62_12_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="16" slack="3"/>
<pin id="2071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_12/6 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="mul_ln62_7_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="16" slack="0"/>
<pin id="2074" dir="0" index="1" bw="16" slack="0"/>
<pin id="2075" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_7/6 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="sext_ln63_8_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="16" slack="3"/>
<pin id="2080" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_8/6 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="mul_ln63_7_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="16" slack="0"/>
<pin id="2083" dir="0" index="1" bw="16" slack="0"/>
<pin id="2084" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_7/6 "/>
</bind>
</comp>

<comp id="2087" class="1004" name="sext_ln62_17_fu_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="16" slack="3"/>
<pin id="2089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_17/6 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="mul_ln62_11_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="16" slack="0"/>
<pin id="2092" dir="0" index="1" bw="16" slack="0"/>
<pin id="2093" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_11/6 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="sext_ln63_13_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="16" slack="3"/>
<pin id="2098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_13/6 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="mul_ln63_11_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="16" slack="0"/>
<pin id="2101" dir="0" index="1" bw="16" slack="0"/>
<pin id="2102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_11/6 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="sext_ln62_22_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="16" slack="3"/>
<pin id="2107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_22/6 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="mul_ln62_15_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="16" slack="0"/>
<pin id="2110" dir="0" index="1" bw="16" slack="0"/>
<pin id="2111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62_15/6 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="sext_ln63_18_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="16" slack="3"/>
<pin id="2116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_18/6 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="mul_ln63_15_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="16" slack="0"/>
<pin id="2119" dir="0" index="1" bw="16" slack="0"/>
<pin id="2120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63_15/6 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="acc_i_1_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="39" slack="0"/>
<pin id="2125" dir="0" index="1" bw="33" slack="0"/>
<pin id="2126" dir="0" index="2" bw="1" slack="0"/>
<pin id="2127" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_i_1/7 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="sext_ln62_8_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="39" slack="0"/>
<pin id="2132" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_8/7 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="acc_q_1_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="39" slack="0"/>
<pin id="2136" dir="0" index="1" bw="33" slack="0"/>
<pin id="2137" dir="0" index="2" bw="1" slack="0"/>
<pin id="2138" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_q_1/7 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="sext_ln63_4_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="39" slack="0"/>
<pin id="2143" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_4/7 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="shl_ln62_1_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="38" slack="0"/>
<pin id="2147" dir="0" index="1" bw="32" slack="1"/>
<pin id="2148" dir="0" index="2" bw="1" slack="0"/>
<pin id="2149" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_1/7 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="sext_ln62_13_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="38" slack="0"/>
<pin id="2154" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_13/7 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="acc_i_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="39" slack="0"/>
<pin id="2158" dir="0" index="1" bw="38" slack="0"/>
<pin id="2159" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_i/7 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="shl_ln63_1_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="38" slack="0"/>
<pin id="2164" dir="0" index="1" bw="32" slack="1"/>
<pin id="2165" dir="0" index="2" bw="1" slack="0"/>
<pin id="2166" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_1/7 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="sext_ln63_9_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="38" slack="0"/>
<pin id="2171" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_9/7 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="acc_q_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="39" slack="0"/>
<pin id="2175" dir="0" index="1" bw="38" slack="0"/>
<pin id="2176" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_q/7 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="tmp_24_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="1" slack="0"/>
<pin id="2181" dir="0" index="1" bw="40" slack="0"/>
<pin id="2182" dir="0" index="2" bw="7" slack="0"/>
<pin id="2183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="trunc_ln2_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="16" slack="0"/>
<pin id="2189" dir="0" index="1" bw="40" slack="0"/>
<pin id="2190" dir="0" index="2" bw="6" slack="0"/>
<pin id="2191" dir="0" index="3" bw="7" slack="0"/>
<pin id="2192" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/7 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="tmp_25_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="1" slack="0"/>
<pin id="2199" dir="0" index="1" bw="40" slack="0"/>
<pin id="2200" dir="0" index="2" bw="7" slack="0"/>
<pin id="2201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="tmp_s_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="3" slack="0"/>
<pin id="2207" dir="0" index="1" bw="40" slack="0"/>
<pin id="2208" dir="0" index="2" bw="7" slack="0"/>
<pin id="2209" dir="0" index="3" bw="7" slack="0"/>
<pin id="2210" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="icmp_ln66_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="3" slack="0"/>
<pin id="2217" dir="0" index="1" bw="3" slack="0"/>
<pin id="2218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/7 "/>
</bind>
</comp>

<comp id="2221" class="1004" name="or_ln66_fu_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="1" slack="0"/>
<pin id="2223" dir="0" index="1" bw="1" slack="0"/>
<pin id="2224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/7 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="xor_ln66_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="1" slack="0"/>
<pin id="2229" dir="0" index="1" bw="1" slack="0"/>
<pin id="2230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/7 "/>
</bind>
</comp>

<comp id="2233" class="1004" name="and_ln66_fu_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="1" slack="0"/>
<pin id="2235" dir="0" index="1" bw="1" slack="0"/>
<pin id="2236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/7 "/>
</bind>
</comp>

<comp id="2239" class="1004" name="xor_ln66_1_fu_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="1" slack="0"/>
<pin id="2241" dir="0" index="1" bw="1" slack="0"/>
<pin id="2242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_1/7 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="icmp_ln66_1_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="3" slack="0"/>
<pin id="2247" dir="0" index="1" bw="3" slack="0"/>
<pin id="2248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_1/7 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="tmp_2_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="15" slack="0"/>
<pin id="2253" dir="0" index="1" bw="40" slack="0"/>
<pin id="2254" dir="0" index="2" bw="6" slack="0"/>
<pin id="2255" dir="0" index="3" bw="7" slack="0"/>
<pin id="2256" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="icmp_ln66_2_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="15" slack="0"/>
<pin id="2263" dir="0" index="1" bw="15" slack="0"/>
<pin id="2264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_2/7 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="or_ln66_1_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="1" slack="0"/>
<pin id="2269" dir="0" index="1" bw="1" slack="0"/>
<pin id="2270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/7 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="or_ln66_2_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="1" slack="0"/>
<pin id="2275" dir="0" index="1" bw="1" slack="0"/>
<pin id="2276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_2/7 "/>
</bind>
</comp>

<comp id="2279" class="1004" name="and_ln66_1_fu_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="1" slack="0"/>
<pin id="2281" dir="0" index="1" bw="1" slack="0"/>
<pin id="2282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_1/7 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="select_ln66_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="1" slack="0"/>
<pin id="2287" dir="0" index="1" bw="16" slack="0"/>
<pin id="2288" dir="0" index="2" bw="16" slack="0"/>
<pin id="2289" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/7 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="or_ln66_3_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="1" slack="0"/>
<pin id="2295" dir="0" index="1" bw="1" slack="0"/>
<pin id="2296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_3/7 "/>
</bind>
</comp>

<comp id="2299" class="1004" name="result_pack_i_fu_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="1" slack="0"/>
<pin id="2301" dir="0" index="1" bw="16" slack="0"/>
<pin id="2302" dir="0" index="2" bw="16" slack="0"/>
<pin id="2303" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_i/7 "/>
</bind>
</comp>

<comp id="2307" class="1004" name="tmp_26_fu_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="1" slack="0"/>
<pin id="2309" dir="0" index="1" bw="40" slack="0"/>
<pin id="2310" dir="0" index="2" bw="7" slack="0"/>
<pin id="2311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="trunc_ln3_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="16" slack="0"/>
<pin id="2317" dir="0" index="1" bw="40" slack="0"/>
<pin id="2318" dir="0" index="2" bw="6" slack="0"/>
<pin id="2319" dir="0" index="3" bw="7" slack="0"/>
<pin id="2320" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="tmp_27_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="1" slack="0"/>
<pin id="2327" dir="0" index="1" bw="40" slack="0"/>
<pin id="2328" dir="0" index="2" bw="7" slack="0"/>
<pin id="2329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="2333" class="1004" name="tmp_3_fu_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="3" slack="0"/>
<pin id="2335" dir="0" index="1" bw="40" slack="0"/>
<pin id="2336" dir="0" index="2" bw="7" slack="0"/>
<pin id="2337" dir="0" index="3" bw="7" slack="0"/>
<pin id="2338" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="2343" class="1004" name="icmp_ln67_fu_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="3" slack="0"/>
<pin id="2345" dir="0" index="1" bw="3" slack="0"/>
<pin id="2346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/7 "/>
</bind>
</comp>

<comp id="2349" class="1004" name="or_ln67_fu_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="1" slack="0"/>
<pin id="2351" dir="0" index="1" bw="1" slack="0"/>
<pin id="2352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/7 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="xor_ln67_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="1" slack="0"/>
<pin id="2357" dir="0" index="1" bw="1" slack="0"/>
<pin id="2358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/7 "/>
</bind>
</comp>

<comp id="2361" class="1004" name="and_ln67_fu_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="1" slack="0"/>
<pin id="2363" dir="0" index="1" bw="1" slack="0"/>
<pin id="2364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/7 "/>
</bind>
</comp>

<comp id="2367" class="1004" name="xor_ln67_1_fu_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="1" slack="0"/>
<pin id="2369" dir="0" index="1" bw="1" slack="0"/>
<pin id="2370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_1/7 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="icmp_ln67_1_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="3" slack="0"/>
<pin id="2375" dir="0" index="1" bw="3" slack="0"/>
<pin id="2376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/7 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="tmp_4_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="15" slack="0"/>
<pin id="2381" dir="0" index="1" bw="40" slack="0"/>
<pin id="2382" dir="0" index="2" bw="6" slack="0"/>
<pin id="2383" dir="0" index="3" bw="7" slack="0"/>
<pin id="2384" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="icmp_ln67_2_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="15" slack="0"/>
<pin id="2391" dir="0" index="1" bw="15" slack="0"/>
<pin id="2392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/7 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="or_ln67_1_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="1" slack="0"/>
<pin id="2397" dir="0" index="1" bw="1" slack="0"/>
<pin id="2398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_1/7 "/>
</bind>
</comp>

<comp id="2401" class="1004" name="or_ln67_2_fu_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="1" slack="0"/>
<pin id="2403" dir="0" index="1" bw="1" slack="0"/>
<pin id="2404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_2/7 "/>
</bind>
</comp>

<comp id="2407" class="1004" name="and_ln67_1_fu_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="1" slack="0"/>
<pin id="2409" dir="0" index="1" bw="1" slack="0"/>
<pin id="2410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_1/7 "/>
</bind>
</comp>

<comp id="2413" class="1004" name="select_ln67_fu_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="1" slack="0"/>
<pin id="2415" dir="0" index="1" bw="16" slack="0"/>
<pin id="2416" dir="0" index="2" bw="16" slack="0"/>
<pin id="2417" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/7 "/>
</bind>
</comp>

<comp id="2421" class="1004" name="or_ln67_3_fu_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="1" slack="0"/>
<pin id="2423" dir="0" index="1" bw="1" slack="0"/>
<pin id="2424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_3/7 "/>
</bind>
</comp>

<comp id="2427" class="1004" name="result_pack_q_fu_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="1" slack="0"/>
<pin id="2429" dir="0" index="1" bw="16" slack="0"/>
<pin id="2430" dir="0" index="2" bw="16" slack="0"/>
<pin id="2431" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_q/7 "/>
</bind>
</comp>

<comp id="2435" class="1004" name="acc_i_2_fu_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="39" slack="0"/>
<pin id="2437" dir="0" index="1" bw="33" slack="0"/>
<pin id="2438" dir="0" index="2" bw="1" slack="0"/>
<pin id="2439" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_i_2/7 "/>
</bind>
</comp>

<comp id="2442" class="1004" name="sext_ln62_18_fu_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="39" slack="0"/>
<pin id="2444" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_18/7 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="acc_q_2_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="39" slack="0"/>
<pin id="2448" dir="0" index="1" bw="33" slack="0"/>
<pin id="2449" dir="0" index="2" bw="1" slack="0"/>
<pin id="2450" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_q_2/7 "/>
</bind>
</comp>

<comp id="2453" class="1004" name="sext_ln63_14_fu_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="39" slack="0"/>
<pin id="2455" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_14/7 "/>
</bind>
</comp>

<comp id="2457" class="1004" name="shl_ln62_3_fu_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="38" slack="0"/>
<pin id="2459" dir="0" index="1" bw="32" slack="1"/>
<pin id="2460" dir="0" index="2" bw="1" slack="0"/>
<pin id="2461" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_3/7 "/>
</bind>
</comp>

<comp id="2464" class="1004" name="sext_ln62_23_fu_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="38" slack="0"/>
<pin id="2466" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_23/7 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="acc_i_3_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="39" slack="0"/>
<pin id="2470" dir="0" index="1" bw="38" slack="0"/>
<pin id="2471" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_i_3/7 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="shl_ln63_3_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="38" slack="0"/>
<pin id="2476" dir="0" index="1" bw="32" slack="1"/>
<pin id="2477" dir="0" index="2" bw="1" slack="0"/>
<pin id="2478" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_3/7 "/>
</bind>
</comp>

<comp id="2481" class="1004" name="sext_ln63_19_fu_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="38" slack="0"/>
<pin id="2483" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_19/7 "/>
</bind>
</comp>

<comp id="2485" class="1004" name="acc_q_3_fu_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="39" slack="0"/>
<pin id="2487" dir="0" index="1" bw="38" slack="0"/>
<pin id="2488" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_q_3/7 "/>
</bind>
</comp>

<comp id="2491" class="1004" name="tmp_28_fu_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="1" slack="0"/>
<pin id="2493" dir="0" index="1" bw="40" slack="0"/>
<pin id="2494" dir="0" index="2" bw="7" slack="0"/>
<pin id="2495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="2499" class="1004" name="trunc_ln66_1_fu_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="16" slack="0"/>
<pin id="2501" dir="0" index="1" bw="40" slack="0"/>
<pin id="2502" dir="0" index="2" bw="6" slack="0"/>
<pin id="2503" dir="0" index="3" bw="7" slack="0"/>
<pin id="2504" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_1/7 "/>
</bind>
</comp>

<comp id="2509" class="1004" name="tmp_29_fu_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="1" slack="0"/>
<pin id="2511" dir="0" index="1" bw="40" slack="0"/>
<pin id="2512" dir="0" index="2" bw="7" slack="0"/>
<pin id="2513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="2517" class="1004" name="tmp_5_fu_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="3" slack="0"/>
<pin id="2519" dir="0" index="1" bw="40" slack="0"/>
<pin id="2520" dir="0" index="2" bw="7" slack="0"/>
<pin id="2521" dir="0" index="3" bw="7" slack="0"/>
<pin id="2522" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="2527" class="1004" name="icmp_ln66_3_fu_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="3" slack="0"/>
<pin id="2529" dir="0" index="1" bw="3" slack="0"/>
<pin id="2530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_3/7 "/>
</bind>
</comp>

<comp id="2533" class="1004" name="or_ln66_4_fu_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="1" slack="0"/>
<pin id="2535" dir="0" index="1" bw="1" slack="0"/>
<pin id="2536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_4/7 "/>
</bind>
</comp>

<comp id="2539" class="1004" name="xor_ln66_2_fu_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="1" slack="0"/>
<pin id="2541" dir="0" index="1" bw="1" slack="0"/>
<pin id="2542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_2/7 "/>
</bind>
</comp>

<comp id="2545" class="1004" name="and_ln66_2_fu_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="1" slack="0"/>
<pin id="2547" dir="0" index="1" bw="1" slack="0"/>
<pin id="2548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_2/7 "/>
</bind>
</comp>

<comp id="2551" class="1004" name="xor_ln66_3_fu_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="1" slack="0"/>
<pin id="2553" dir="0" index="1" bw="1" slack="0"/>
<pin id="2554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_3/7 "/>
</bind>
</comp>

<comp id="2557" class="1004" name="icmp_ln66_4_fu_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="3" slack="0"/>
<pin id="2559" dir="0" index="1" bw="3" slack="0"/>
<pin id="2560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_4/7 "/>
</bind>
</comp>

<comp id="2563" class="1004" name="tmp_6_fu_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="15" slack="0"/>
<pin id="2565" dir="0" index="1" bw="40" slack="0"/>
<pin id="2566" dir="0" index="2" bw="6" slack="0"/>
<pin id="2567" dir="0" index="3" bw="7" slack="0"/>
<pin id="2568" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="2573" class="1004" name="icmp_ln66_5_fu_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="15" slack="0"/>
<pin id="2575" dir="0" index="1" bw="15" slack="0"/>
<pin id="2576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_5/7 "/>
</bind>
</comp>

<comp id="2579" class="1004" name="or_ln66_5_fu_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="1" slack="0"/>
<pin id="2581" dir="0" index="1" bw="1" slack="0"/>
<pin id="2582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_5/7 "/>
</bind>
</comp>

<comp id="2585" class="1004" name="or_ln66_6_fu_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="1" slack="0"/>
<pin id="2587" dir="0" index="1" bw="1" slack="0"/>
<pin id="2588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_6/7 "/>
</bind>
</comp>

<comp id="2591" class="1004" name="and_ln66_3_fu_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="1" slack="0"/>
<pin id="2593" dir="0" index="1" bw="1" slack="0"/>
<pin id="2594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_3/7 "/>
</bind>
</comp>

<comp id="2597" class="1004" name="select_ln66_2_fu_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="1" slack="0"/>
<pin id="2599" dir="0" index="1" bw="16" slack="0"/>
<pin id="2600" dir="0" index="2" bw="16" slack="0"/>
<pin id="2601" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/7 "/>
</bind>
</comp>

<comp id="2605" class="1004" name="or_ln66_7_fu_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="1" slack="0"/>
<pin id="2607" dir="0" index="1" bw="1" slack="0"/>
<pin id="2608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_7/7 "/>
</bind>
</comp>

<comp id="2611" class="1004" name="result_pack_i_1_fu_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="1" slack="0"/>
<pin id="2613" dir="0" index="1" bw="16" slack="0"/>
<pin id="2614" dir="0" index="2" bw="16" slack="0"/>
<pin id="2615" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_i_1/7 "/>
</bind>
</comp>

<comp id="2619" class="1004" name="tmp_30_fu_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="1" slack="0"/>
<pin id="2621" dir="0" index="1" bw="40" slack="0"/>
<pin id="2622" dir="0" index="2" bw="7" slack="0"/>
<pin id="2623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="2627" class="1004" name="trunc_ln67_1_fu_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="16" slack="0"/>
<pin id="2629" dir="0" index="1" bw="40" slack="0"/>
<pin id="2630" dir="0" index="2" bw="6" slack="0"/>
<pin id="2631" dir="0" index="3" bw="7" slack="0"/>
<pin id="2632" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln67_1/7 "/>
</bind>
</comp>

<comp id="2637" class="1004" name="tmp_31_fu_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="1" slack="0"/>
<pin id="2639" dir="0" index="1" bw="40" slack="0"/>
<pin id="2640" dir="0" index="2" bw="7" slack="0"/>
<pin id="2641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="2645" class="1004" name="tmp_7_fu_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="3" slack="0"/>
<pin id="2647" dir="0" index="1" bw="40" slack="0"/>
<pin id="2648" dir="0" index="2" bw="7" slack="0"/>
<pin id="2649" dir="0" index="3" bw="7" slack="0"/>
<pin id="2650" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="2655" class="1004" name="icmp_ln67_3_fu_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="3" slack="0"/>
<pin id="2657" dir="0" index="1" bw="3" slack="0"/>
<pin id="2658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_3/7 "/>
</bind>
</comp>

<comp id="2661" class="1004" name="or_ln67_4_fu_2661">
<pin_list>
<pin id="2662" dir="0" index="0" bw="1" slack="0"/>
<pin id="2663" dir="0" index="1" bw="1" slack="0"/>
<pin id="2664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_4/7 "/>
</bind>
</comp>

<comp id="2667" class="1004" name="xor_ln67_2_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="1" slack="0"/>
<pin id="2669" dir="0" index="1" bw="1" slack="0"/>
<pin id="2670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_2/7 "/>
</bind>
</comp>

<comp id="2673" class="1004" name="and_ln67_2_fu_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="1" slack="0"/>
<pin id="2675" dir="0" index="1" bw="1" slack="0"/>
<pin id="2676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_2/7 "/>
</bind>
</comp>

<comp id="2679" class="1004" name="xor_ln67_3_fu_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="1" slack="0"/>
<pin id="2681" dir="0" index="1" bw="1" slack="0"/>
<pin id="2682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_3/7 "/>
</bind>
</comp>

<comp id="2685" class="1004" name="icmp_ln67_4_fu_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="3" slack="0"/>
<pin id="2687" dir="0" index="1" bw="3" slack="0"/>
<pin id="2688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_4/7 "/>
</bind>
</comp>

<comp id="2691" class="1004" name="tmp_8_fu_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="15" slack="0"/>
<pin id="2693" dir="0" index="1" bw="40" slack="0"/>
<pin id="2694" dir="0" index="2" bw="6" slack="0"/>
<pin id="2695" dir="0" index="3" bw="7" slack="0"/>
<pin id="2696" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="2701" class="1004" name="icmp_ln67_5_fu_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="15" slack="0"/>
<pin id="2703" dir="0" index="1" bw="15" slack="0"/>
<pin id="2704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_5/7 "/>
</bind>
</comp>

<comp id="2707" class="1004" name="or_ln67_5_fu_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="1" slack="0"/>
<pin id="2709" dir="0" index="1" bw="1" slack="0"/>
<pin id="2710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_5/7 "/>
</bind>
</comp>

<comp id="2713" class="1004" name="or_ln67_6_fu_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="1" slack="0"/>
<pin id="2715" dir="0" index="1" bw="1" slack="0"/>
<pin id="2716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_6/7 "/>
</bind>
</comp>

<comp id="2719" class="1004" name="and_ln67_3_fu_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="1" slack="0"/>
<pin id="2721" dir="0" index="1" bw="1" slack="0"/>
<pin id="2722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_3/7 "/>
</bind>
</comp>

<comp id="2725" class="1004" name="select_ln67_2_fu_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="1" slack="0"/>
<pin id="2727" dir="0" index="1" bw="16" slack="0"/>
<pin id="2728" dir="0" index="2" bw="16" slack="0"/>
<pin id="2729" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_2/7 "/>
</bind>
</comp>

<comp id="2733" class="1004" name="or_ln67_7_fu_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="1" slack="0"/>
<pin id="2735" dir="0" index="1" bw="1" slack="0"/>
<pin id="2736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_7/7 "/>
</bind>
</comp>

<comp id="2739" class="1004" name="result_pack_q_1_fu_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="1" slack="0"/>
<pin id="2741" dir="0" index="1" bw="16" slack="0"/>
<pin id="2742" dir="0" index="2" bw="16" slack="0"/>
<pin id="2743" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_q_1/7 "/>
</bind>
</comp>

<comp id="2747" class="1004" name="acc_i_4_fu_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="39" slack="0"/>
<pin id="2749" dir="0" index="1" bw="33" slack="0"/>
<pin id="2750" dir="0" index="2" bw="1" slack="0"/>
<pin id="2751" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_i_4/7 "/>
</bind>
</comp>

<comp id="2754" class="1004" name="sext_ln62_24_fu_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="39" slack="0"/>
<pin id="2756" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_24/7 "/>
</bind>
</comp>

<comp id="2758" class="1004" name="acc_q_4_fu_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="39" slack="0"/>
<pin id="2760" dir="0" index="1" bw="33" slack="0"/>
<pin id="2761" dir="0" index="2" bw="1" slack="0"/>
<pin id="2762" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_q_4/7 "/>
</bind>
</comp>

<comp id="2765" class="1004" name="sext_ln63_20_fu_2765">
<pin_list>
<pin id="2766" dir="0" index="0" bw="39" slack="0"/>
<pin id="2767" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_20/7 "/>
</bind>
</comp>

<comp id="2769" class="1004" name="shl_ln62_5_fu_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="38" slack="0"/>
<pin id="2771" dir="0" index="1" bw="32" slack="1"/>
<pin id="2772" dir="0" index="2" bw="1" slack="0"/>
<pin id="2773" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_5/7 "/>
</bind>
</comp>

<comp id="2776" class="1004" name="sext_ln62_25_fu_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="38" slack="0"/>
<pin id="2778" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_25/7 "/>
</bind>
</comp>

<comp id="2780" class="1004" name="acc_i_5_fu_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="39" slack="0"/>
<pin id="2782" dir="0" index="1" bw="38" slack="0"/>
<pin id="2783" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_i_5/7 "/>
</bind>
</comp>

<comp id="2786" class="1004" name="shl_ln63_5_fu_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="38" slack="0"/>
<pin id="2788" dir="0" index="1" bw="32" slack="1"/>
<pin id="2789" dir="0" index="2" bw="1" slack="0"/>
<pin id="2790" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_5/7 "/>
</bind>
</comp>

<comp id="2793" class="1004" name="sext_ln63_21_fu_2793">
<pin_list>
<pin id="2794" dir="0" index="0" bw="38" slack="0"/>
<pin id="2795" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_21/7 "/>
</bind>
</comp>

<comp id="2797" class="1004" name="acc_q_5_fu_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="39" slack="0"/>
<pin id="2799" dir="0" index="1" bw="38" slack="0"/>
<pin id="2800" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_q_5/7 "/>
</bind>
</comp>

<comp id="2803" class="1004" name="tmp_32_fu_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="1" slack="0"/>
<pin id="2805" dir="0" index="1" bw="40" slack="0"/>
<pin id="2806" dir="0" index="2" bw="7" slack="0"/>
<pin id="2807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="2811" class="1004" name="trunc_ln66_2_fu_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="16" slack="0"/>
<pin id="2813" dir="0" index="1" bw="40" slack="0"/>
<pin id="2814" dir="0" index="2" bw="6" slack="0"/>
<pin id="2815" dir="0" index="3" bw="7" slack="0"/>
<pin id="2816" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_2/7 "/>
</bind>
</comp>

<comp id="2821" class="1004" name="tmp_33_fu_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="1" slack="0"/>
<pin id="2823" dir="0" index="1" bw="40" slack="0"/>
<pin id="2824" dir="0" index="2" bw="7" slack="0"/>
<pin id="2825" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="2829" class="1004" name="tmp_9_fu_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="3" slack="0"/>
<pin id="2831" dir="0" index="1" bw="40" slack="0"/>
<pin id="2832" dir="0" index="2" bw="7" slack="0"/>
<pin id="2833" dir="0" index="3" bw="7" slack="0"/>
<pin id="2834" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="2839" class="1004" name="icmp_ln66_6_fu_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="3" slack="0"/>
<pin id="2841" dir="0" index="1" bw="3" slack="0"/>
<pin id="2842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_6/7 "/>
</bind>
</comp>

<comp id="2845" class="1004" name="or_ln66_8_fu_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="1" slack="0"/>
<pin id="2847" dir="0" index="1" bw="1" slack="0"/>
<pin id="2848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_8/7 "/>
</bind>
</comp>

<comp id="2851" class="1004" name="xor_ln66_4_fu_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="1" slack="0"/>
<pin id="2853" dir="0" index="1" bw="1" slack="0"/>
<pin id="2854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_4/7 "/>
</bind>
</comp>

<comp id="2857" class="1004" name="and_ln66_4_fu_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="1" slack="0"/>
<pin id="2859" dir="0" index="1" bw="1" slack="0"/>
<pin id="2860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_4/7 "/>
</bind>
</comp>

<comp id="2863" class="1004" name="xor_ln66_5_fu_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="1" slack="0"/>
<pin id="2865" dir="0" index="1" bw="1" slack="0"/>
<pin id="2866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_5/7 "/>
</bind>
</comp>

<comp id="2869" class="1004" name="icmp_ln66_7_fu_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="3" slack="0"/>
<pin id="2871" dir="0" index="1" bw="3" slack="0"/>
<pin id="2872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_7/7 "/>
</bind>
</comp>

<comp id="2875" class="1004" name="tmp_1_fu_2875">
<pin_list>
<pin id="2876" dir="0" index="0" bw="15" slack="0"/>
<pin id="2877" dir="0" index="1" bw="40" slack="0"/>
<pin id="2878" dir="0" index="2" bw="6" slack="0"/>
<pin id="2879" dir="0" index="3" bw="7" slack="0"/>
<pin id="2880" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="2885" class="1004" name="icmp_ln66_8_fu_2885">
<pin_list>
<pin id="2886" dir="0" index="0" bw="15" slack="0"/>
<pin id="2887" dir="0" index="1" bw="15" slack="0"/>
<pin id="2888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_8/7 "/>
</bind>
</comp>

<comp id="2891" class="1004" name="or_ln66_9_fu_2891">
<pin_list>
<pin id="2892" dir="0" index="0" bw="1" slack="0"/>
<pin id="2893" dir="0" index="1" bw="1" slack="0"/>
<pin id="2894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_9/7 "/>
</bind>
</comp>

<comp id="2897" class="1004" name="or_ln66_10_fu_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="1" slack="0"/>
<pin id="2899" dir="0" index="1" bw="1" slack="0"/>
<pin id="2900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_10/7 "/>
</bind>
</comp>

<comp id="2903" class="1004" name="and_ln66_5_fu_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="1" slack="0"/>
<pin id="2905" dir="0" index="1" bw="1" slack="0"/>
<pin id="2906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_5/7 "/>
</bind>
</comp>

<comp id="2909" class="1004" name="select_ln66_4_fu_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="1" slack="0"/>
<pin id="2911" dir="0" index="1" bw="16" slack="0"/>
<pin id="2912" dir="0" index="2" bw="16" slack="0"/>
<pin id="2913" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_4/7 "/>
</bind>
</comp>

<comp id="2917" class="1004" name="or_ln66_11_fu_2917">
<pin_list>
<pin id="2918" dir="0" index="0" bw="1" slack="0"/>
<pin id="2919" dir="0" index="1" bw="1" slack="0"/>
<pin id="2920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_11/7 "/>
</bind>
</comp>

<comp id="2923" class="1004" name="result_pack_i_2_fu_2923">
<pin_list>
<pin id="2924" dir="0" index="0" bw="1" slack="0"/>
<pin id="2925" dir="0" index="1" bw="16" slack="0"/>
<pin id="2926" dir="0" index="2" bw="16" slack="0"/>
<pin id="2927" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_i_2/7 "/>
</bind>
</comp>

<comp id="2931" class="1004" name="tmp_34_fu_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="1" slack="0"/>
<pin id="2933" dir="0" index="1" bw="40" slack="0"/>
<pin id="2934" dir="0" index="2" bw="7" slack="0"/>
<pin id="2935" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="2939" class="1004" name="trunc_ln67_2_fu_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="16" slack="0"/>
<pin id="2941" dir="0" index="1" bw="40" slack="0"/>
<pin id="2942" dir="0" index="2" bw="6" slack="0"/>
<pin id="2943" dir="0" index="3" bw="7" slack="0"/>
<pin id="2944" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln67_2/7 "/>
</bind>
</comp>

<comp id="2949" class="1004" name="tmp_35_fu_2949">
<pin_list>
<pin id="2950" dir="0" index="0" bw="1" slack="0"/>
<pin id="2951" dir="0" index="1" bw="40" slack="0"/>
<pin id="2952" dir="0" index="2" bw="7" slack="0"/>
<pin id="2953" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="2957" class="1004" name="tmp_10_fu_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="3" slack="0"/>
<pin id="2959" dir="0" index="1" bw="40" slack="0"/>
<pin id="2960" dir="0" index="2" bw="7" slack="0"/>
<pin id="2961" dir="0" index="3" bw="7" slack="0"/>
<pin id="2962" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="2967" class="1004" name="icmp_ln67_6_fu_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="3" slack="0"/>
<pin id="2969" dir="0" index="1" bw="3" slack="0"/>
<pin id="2970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_6/7 "/>
</bind>
</comp>

<comp id="2973" class="1004" name="or_ln67_8_fu_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="1" slack="0"/>
<pin id="2975" dir="0" index="1" bw="1" slack="0"/>
<pin id="2976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_8/7 "/>
</bind>
</comp>

<comp id="2979" class="1004" name="xor_ln67_4_fu_2979">
<pin_list>
<pin id="2980" dir="0" index="0" bw="1" slack="0"/>
<pin id="2981" dir="0" index="1" bw="1" slack="0"/>
<pin id="2982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_4/7 "/>
</bind>
</comp>

<comp id="2985" class="1004" name="and_ln67_4_fu_2985">
<pin_list>
<pin id="2986" dir="0" index="0" bw="1" slack="0"/>
<pin id="2987" dir="0" index="1" bw="1" slack="0"/>
<pin id="2988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_4/7 "/>
</bind>
</comp>

<comp id="2991" class="1004" name="xor_ln67_5_fu_2991">
<pin_list>
<pin id="2992" dir="0" index="0" bw="1" slack="0"/>
<pin id="2993" dir="0" index="1" bw="1" slack="0"/>
<pin id="2994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_5/7 "/>
</bind>
</comp>

<comp id="2997" class="1004" name="icmp_ln67_7_fu_2997">
<pin_list>
<pin id="2998" dir="0" index="0" bw="3" slack="0"/>
<pin id="2999" dir="0" index="1" bw="3" slack="0"/>
<pin id="3000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_7/7 "/>
</bind>
</comp>

<comp id="3003" class="1004" name="tmp_11_fu_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="15" slack="0"/>
<pin id="3005" dir="0" index="1" bw="40" slack="0"/>
<pin id="3006" dir="0" index="2" bw="6" slack="0"/>
<pin id="3007" dir="0" index="3" bw="7" slack="0"/>
<pin id="3008" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="3013" class="1004" name="icmp_ln67_8_fu_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="15" slack="0"/>
<pin id="3015" dir="0" index="1" bw="15" slack="0"/>
<pin id="3016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_8/7 "/>
</bind>
</comp>

<comp id="3019" class="1004" name="or_ln67_9_fu_3019">
<pin_list>
<pin id="3020" dir="0" index="0" bw="1" slack="0"/>
<pin id="3021" dir="0" index="1" bw="1" slack="0"/>
<pin id="3022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_9/7 "/>
</bind>
</comp>

<comp id="3025" class="1004" name="or_ln67_10_fu_3025">
<pin_list>
<pin id="3026" dir="0" index="0" bw="1" slack="0"/>
<pin id="3027" dir="0" index="1" bw="1" slack="0"/>
<pin id="3028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_10/7 "/>
</bind>
</comp>

<comp id="3031" class="1004" name="and_ln67_5_fu_3031">
<pin_list>
<pin id="3032" dir="0" index="0" bw="1" slack="0"/>
<pin id="3033" dir="0" index="1" bw="1" slack="0"/>
<pin id="3034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_5/7 "/>
</bind>
</comp>

<comp id="3037" class="1004" name="select_ln67_4_fu_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="1" slack="0"/>
<pin id="3039" dir="0" index="1" bw="16" slack="0"/>
<pin id="3040" dir="0" index="2" bw="16" slack="0"/>
<pin id="3041" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_4/7 "/>
</bind>
</comp>

<comp id="3045" class="1004" name="or_ln67_11_fu_3045">
<pin_list>
<pin id="3046" dir="0" index="0" bw="1" slack="0"/>
<pin id="3047" dir="0" index="1" bw="1" slack="0"/>
<pin id="3048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_11/7 "/>
</bind>
</comp>

<comp id="3051" class="1004" name="result_pack_q_2_fu_3051">
<pin_list>
<pin id="3052" dir="0" index="0" bw="1" slack="0"/>
<pin id="3053" dir="0" index="1" bw="16" slack="0"/>
<pin id="3054" dir="0" index="2" bw="16" slack="0"/>
<pin id="3055" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_q_2/7 "/>
</bind>
</comp>

<comp id="3059" class="1004" name="acc_i_6_fu_3059">
<pin_list>
<pin id="3060" dir="0" index="0" bw="39" slack="0"/>
<pin id="3061" dir="0" index="1" bw="33" slack="0"/>
<pin id="3062" dir="0" index="2" bw="1" slack="0"/>
<pin id="3063" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_i_6/7 "/>
</bind>
</comp>

<comp id="3066" class="1004" name="sext_ln62_26_fu_3066">
<pin_list>
<pin id="3067" dir="0" index="0" bw="39" slack="0"/>
<pin id="3068" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_26/7 "/>
</bind>
</comp>

<comp id="3070" class="1004" name="acc_q_6_fu_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="39" slack="0"/>
<pin id="3072" dir="0" index="1" bw="33" slack="0"/>
<pin id="3073" dir="0" index="2" bw="1" slack="0"/>
<pin id="3074" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_q_6/7 "/>
</bind>
</comp>

<comp id="3077" class="1004" name="sext_ln63_22_fu_3077">
<pin_list>
<pin id="3078" dir="0" index="0" bw="39" slack="0"/>
<pin id="3079" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_22/7 "/>
</bind>
</comp>

<comp id="3081" class="1004" name="shl_ln62_7_fu_3081">
<pin_list>
<pin id="3082" dir="0" index="0" bw="38" slack="0"/>
<pin id="3083" dir="0" index="1" bw="32" slack="1"/>
<pin id="3084" dir="0" index="2" bw="1" slack="0"/>
<pin id="3085" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62_7/7 "/>
</bind>
</comp>

<comp id="3088" class="1004" name="sext_ln62_27_fu_3088">
<pin_list>
<pin id="3089" dir="0" index="0" bw="38" slack="0"/>
<pin id="3090" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_27/7 "/>
</bind>
</comp>

<comp id="3092" class="1004" name="acc_i_7_fu_3092">
<pin_list>
<pin id="3093" dir="0" index="0" bw="39" slack="0"/>
<pin id="3094" dir="0" index="1" bw="38" slack="0"/>
<pin id="3095" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_i_7/7 "/>
</bind>
</comp>

<comp id="3098" class="1004" name="shl_ln63_7_fu_3098">
<pin_list>
<pin id="3099" dir="0" index="0" bw="38" slack="0"/>
<pin id="3100" dir="0" index="1" bw="32" slack="1"/>
<pin id="3101" dir="0" index="2" bw="1" slack="0"/>
<pin id="3102" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_7/7 "/>
</bind>
</comp>

<comp id="3105" class="1004" name="sext_ln63_23_fu_3105">
<pin_list>
<pin id="3106" dir="0" index="0" bw="38" slack="0"/>
<pin id="3107" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_23/7 "/>
</bind>
</comp>

<comp id="3109" class="1004" name="acc_q_7_fu_3109">
<pin_list>
<pin id="3110" dir="0" index="0" bw="39" slack="0"/>
<pin id="3111" dir="0" index="1" bw="38" slack="0"/>
<pin id="3112" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_q_7/7 "/>
</bind>
</comp>

<comp id="3115" class="1004" name="tmp_36_fu_3115">
<pin_list>
<pin id="3116" dir="0" index="0" bw="1" slack="0"/>
<pin id="3117" dir="0" index="1" bw="40" slack="0"/>
<pin id="3118" dir="0" index="2" bw="7" slack="0"/>
<pin id="3119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="3123" class="1004" name="trunc_ln66_3_fu_3123">
<pin_list>
<pin id="3124" dir="0" index="0" bw="16" slack="0"/>
<pin id="3125" dir="0" index="1" bw="40" slack="0"/>
<pin id="3126" dir="0" index="2" bw="6" slack="0"/>
<pin id="3127" dir="0" index="3" bw="7" slack="0"/>
<pin id="3128" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln66_3/7 "/>
</bind>
</comp>

<comp id="3133" class="1004" name="tmp_37_fu_3133">
<pin_list>
<pin id="3134" dir="0" index="0" bw="1" slack="0"/>
<pin id="3135" dir="0" index="1" bw="40" slack="0"/>
<pin id="3136" dir="0" index="2" bw="7" slack="0"/>
<pin id="3137" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="3141" class="1004" name="tmp_16_fu_3141">
<pin_list>
<pin id="3142" dir="0" index="0" bw="3" slack="0"/>
<pin id="3143" dir="0" index="1" bw="40" slack="0"/>
<pin id="3144" dir="0" index="2" bw="7" slack="0"/>
<pin id="3145" dir="0" index="3" bw="7" slack="0"/>
<pin id="3146" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="3151" class="1004" name="icmp_ln66_9_fu_3151">
<pin_list>
<pin id="3152" dir="0" index="0" bw="3" slack="0"/>
<pin id="3153" dir="0" index="1" bw="3" slack="0"/>
<pin id="3154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_9/7 "/>
</bind>
</comp>

<comp id="3157" class="1004" name="or_ln66_12_fu_3157">
<pin_list>
<pin id="3158" dir="0" index="0" bw="1" slack="0"/>
<pin id="3159" dir="0" index="1" bw="1" slack="0"/>
<pin id="3160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_12/7 "/>
</bind>
</comp>

<comp id="3163" class="1004" name="xor_ln66_6_fu_3163">
<pin_list>
<pin id="3164" dir="0" index="0" bw="1" slack="0"/>
<pin id="3165" dir="0" index="1" bw="1" slack="0"/>
<pin id="3166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_6/7 "/>
</bind>
</comp>

<comp id="3169" class="1004" name="and_ln66_6_fu_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="1" slack="0"/>
<pin id="3171" dir="0" index="1" bw="1" slack="0"/>
<pin id="3172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_6/7 "/>
</bind>
</comp>

<comp id="3175" class="1004" name="xor_ln66_7_fu_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="1" slack="0"/>
<pin id="3177" dir="0" index="1" bw="1" slack="0"/>
<pin id="3178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_7/7 "/>
</bind>
</comp>

<comp id="3181" class="1004" name="icmp_ln66_10_fu_3181">
<pin_list>
<pin id="3182" dir="0" index="0" bw="3" slack="0"/>
<pin id="3183" dir="0" index="1" bw="3" slack="0"/>
<pin id="3184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_10/7 "/>
</bind>
</comp>

<comp id="3187" class="1004" name="tmp_13_fu_3187">
<pin_list>
<pin id="3188" dir="0" index="0" bw="15" slack="0"/>
<pin id="3189" dir="0" index="1" bw="40" slack="0"/>
<pin id="3190" dir="0" index="2" bw="6" slack="0"/>
<pin id="3191" dir="0" index="3" bw="7" slack="0"/>
<pin id="3192" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="3197" class="1004" name="icmp_ln66_11_fu_3197">
<pin_list>
<pin id="3198" dir="0" index="0" bw="15" slack="0"/>
<pin id="3199" dir="0" index="1" bw="15" slack="0"/>
<pin id="3200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_11/7 "/>
</bind>
</comp>

<comp id="3203" class="1004" name="or_ln66_13_fu_3203">
<pin_list>
<pin id="3204" dir="0" index="0" bw="1" slack="0"/>
<pin id="3205" dir="0" index="1" bw="1" slack="0"/>
<pin id="3206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_13/7 "/>
</bind>
</comp>

<comp id="3209" class="1004" name="or_ln66_14_fu_3209">
<pin_list>
<pin id="3210" dir="0" index="0" bw="1" slack="0"/>
<pin id="3211" dir="0" index="1" bw="1" slack="0"/>
<pin id="3212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_14/7 "/>
</bind>
</comp>

<comp id="3215" class="1004" name="and_ln66_7_fu_3215">
<pin_list>
<pin id="3216" dir="0" index="0" bw="1" slack="0"/>
<pin id="3217" dir="0" index="1" bw="1" slack="0"/>
<pin id="3218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_7/7 "/>
</bind>
</comp>

<comp id="3221" class="1004" name="select_ln66_6_fu_3221">
<pin_list>
<pin id="3222" dir="0" index="0" bw="1" slack="0"/>
<pin id="3223" dir="0" index="1" bw="16" slack="0"/>
<pin id="3224" dir="0" index="2" bw="16" slack="0"/>
<pin id="3225" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_6/7 "/>
</bind>
</comp>

<comp id="3229" class="1004" name="or_ln66_15_fu_3229">
<pin_list>
<pin id="3230" dir="0" index="0" bw="1" slack="0"/>
<pin id="3231" dir="0" index="1" bw="1" slack="0"/>
<pin id="3232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_15/7 "/>
</bind>
</comp>

<comp id="3235" class="1004" name="result_pack_i_3_fu_3235">
<pin_list>
<pin id="3236" dir="0" index="0" bw="1" slack="0"/>
<pin id="3237" dir="0" index="1" bw="16" slack="0"/>
<pin id="3238" dir="0" index="2" bw="16" slack="0"/>
<pin id="3239" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_i_3/7 "/>
</bind>
</comp>

<comp id="3243" class="1004" name="tmp_38_fu_3243">
<pin_list>
<pin id="3244" dir="0" index="0" bw="1" slack="0"/>
<pin id="3245" dir="0" index="1" bw="40" slack="0"/>
<pin id="3246" dir="0" index="2" bw="7" slack="0"/>
<pin id="3247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="3251" class="1004" name="trunc_ln67_3_fu_3251">
<pin_list>
<pin id="3252" dir="0" index="0" bw="16" slack="0"/>
<pin id="3253" dir="0" index="1" bw="40" slack="0"/>
<pin id="3254" dir="0" index="2" bw="6" slack="0"/>
<pin id="3255" dir="0" index="3" bw="7" slack="0"/>
<pin id="3256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln67_3/7 "/>
</bind>
</comp>

<comp id="3261" class="1004" name="tmp_39_fu_3261">
<pin_list>
<pin id="3262" dir="0" index="0" bw="1" slack="0"/>
<pin id="3263" dir="0" index="1" bw="40" slack="0"/>
<pin id="3264" dir="0" index="2" bw="7" slack="0"/>
<pin id="3265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="3269" class="1004" name="tmp_17_fu_3269">
<pin_list>
<pin id="3270" dir="0" index="0" bw="3" slack="0"/>
<pin id="3271" dir="0" index="1" bw="40" slack="0"/>
<pin id="3272" dir="0" index="2" bw="7" slack="0"/>
<pin id="3273" dir="0" index="3" bw="7" slack="0"/>
<pin id="3274" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="3279" class="1004" name="icmp_ln67_9_fu_3279">
<pin_list>
<pin id="3280" dir="0" index="0" bw="3" slack="0"/>
<pin id="3281" dir="0" index="1" bw="3" slack="0"/>
<pin id="3282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_9/7 "/>
</bind>
</comp>

<comp id="3285" class="1004" name="or_ln67_12_fu_3285">
<pin_list>
<pin id="3286" dir="0" index="0" bw="1" slack="0"/>
<pin id="3287" dir="0" index="1" bw="1" slack="0"/>
<pin id="3288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_12/7 "/>
</bind>
</comp>

<comp id="3291" class="1004" name="xor_ln67_6_fu_3291">
<pin_list>
<pin id="3292" dir="0" index="0" bw="1" slack="0"/>
<pin id="3293" dir="0" index="1" bw="1" slack="0"/>
<pin id="3294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_6/7 "/>
</bind>
</comp>

<comp id="3297" class="1004" name="and_ln67_6_fu_3297">
<pin_list>
<pin id="3298" dir="0" index="0" bw="1" slack="0"/>
<pin id="3299" dir="0" index="1" bw="1" slack="0"/>
<pin id="3300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_6/7 "/>
</bind>
</comp>

<comp id="3303" class="1004" name="xor_ln67_7_fu_3303">
<pin_list>
<pin id="3304" dir="0" index="0" bw="1" slack="0"/>
<pin id="3305" dir="0" index="1" bw="1" slack="0"/>
<pin id="3306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_7/7 "/>
</bind>
</comp>

<comp id="3309" class="1004" name="icmp_ln67_10_fu_3309">
<pin_list>
<pin id="3310" dir="0" index="0" bw="3" slack="0"/>
<pin id="3311" dir="0" index="1" bw="3" slack="0"/>
<pin id="3312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_10/7 "/>
</bind>
</comp>

<comp id="3315" class="1004" name="tmp_15_fu_3315">
<pin_list>
<pin id="3316" dir="0" index="0" bw="15" slack="0"/>
<pin id="3317" dir="0" index="1" bw="40" slack="0"/>
<pin id="3318" dir="0" index="2" bw="6" slack="0"/>
<pin id="3319" dir="0" index="3" bw="7" slack="0"/>
<pin id="3320" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="3325" class="1004" name="icmp_ln67_11_fu_3325">
<pin_list>
<pin id="3326" dir="0" index="0" bw="15" slack="0"/>
<pin id="3327" dir="0" index="1" bw="15" slack="0"/>
<pin id="3328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_11/7 "/>
</bind>
</comp>

<comp id="3331" class="1004" name="or_ln67_13_fu_3331">
<pin_list>
<pin id="3332" dir="0" index="0" bw="1" slack="0"/>
<pin id="3333" dir="0" index="1" bw="1" slack="0"/>
<pin id="3334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_13/7 "/>
</bind>
</comp>

<comp id="3337" class="1004" name="or_ln67_14_fu_3337">
<pin_list>
<pin id="3338" dir="0" index="0" bw="1" slack="0"/>
<pin id="3339" dir="0" index="1" bw="1" slack="0"/>
<pin id="3340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_14/7 "/>
</bind>
</comp>

<comp id="3343" class="1004" name="and_ln67_7_fu_3343">
<pin_list>
<pin id="3344" dir="0" index="0" bw="1" slack="0"/>
<pin id="3345" dir="0" index="1" bw="1" slack="0"/>
<pin id="3346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_7/7 "/>
</bind>
</comp>

<comp id="3349" class="1004" name="select_ln67_6_fu_3349">
<pin_list>
<pin id="3350" dir="0" index="0" bw="1" slack="0"/>
<pin id="3351" dir="0" index="1" bw="16" slack="0"/>
<pin id="3352" dir="0" index="2" bw="16" slack="0"/>
<pin id="3353" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_6/7 "/>
</bind>
</comp>

<comp id="3357" class="1004" name="or_ln67_15_fu_3357">
<pin_list>
<pin id="3358" dir="0" index="0" bw="1" slack="0"/>
<pin id="3359" dir="0" index="1" bw="1" slack="0"/>
<pin id="3360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_15/7 "/>
</bind>
</comp>

<comp id="3363" class="1004" name="result_pack_q_3_fu_3363">
<pin_list>
<pin id="3364" dir="0" index="0" bw="1" slack="0"/>
<pin id="3365" dir="0" index="1" bw="16" slack="0"/>
<pin id="3366" dir="0" index="2" bw="16" slack="0"/>
<pin id="3367" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_pack_q_3/7 "/>
</bind>
</comp>

<comp id="3371" class="1004" name="p_0_fu_3371">
<pin_list>
<pin id="3372" dir="0" index="0" bw="128" slack="0"/>
<pin id="3373" dir="0" index="1" bw="16" slack="1"/>
<pin id="3374" dir="0" index="2" bw="16" slack="1"/>
<pin id="3375" dir="0" index="3" bw="16" slack="1"/>
<pin id="3376" dir="0" index="4" bw="16" slack="1"/>
<pin id="3377" dir="0" index="5" bw="16" slack="1"/>
<pin id="3378" dir="0" index="6" bw="16" slack="1"/>
<pin id="3379" dir="0" index="7" bw="16" slack="1"/>
<pin id="3380" dir="0" index="8" bw="16" slack="1"/>
<pin id="3381" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="3384" class="1007" name="grp_fu_3384">
<pin_list>
<pin id="3385" dir="0" index="0" bw="16" slack="0"/>
<pin id="3386" dir="0" index="1" bw="16" slack="0"/>
<pin id="3387" dir="0" index="2" bw="32" slack="0"/>
<pin id="3388" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_2/3 mul_ln62_2_cast/5 add_ln62_1/5 "/>
</bind>
</comp>

<comp id="3392" class="1007" name="grp_fu_3392">
<pin_list>
<pin id="3393" dir="0" index="0" bw="16" slack="0"/>
<pin id="3394" dir="0" index="1" bw="16" slack="0"/>
<pin id="3395" dir="0" index="2" bw="32" slack="0"/>
<pin id="3396" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_2/3 mul_ln63_2_cast/5 add_ln63_1/5 "/>
</bind>
</comp>

<comp id="3400" class="1007" name="grp_fu_3400">
<pin_list>
<pin id="3401" dir="0" index="0" bw="16" slack="0"/>
<pin id="3402" dir="0" index="1" bw="16" slack="0"/>
<pin id="3403" dir="0" index="2" bw="32" slack="0"/>
<pin id="3404" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_6/3 mul_ln62_6_cast/5 add_ln62_5/5 "/>
</bind>
</comp>

<comp id="3408" class="1007" name="grp_fu_3408">
<pin_list>
<pin id="3409" dir="0" index="0" bw="16" slack="0"/>
<pin id="3410" dir="0" index="1" bw="16" slack="0"/>
<pin id="3411" dir="0" index="2" bw="32" slack="0"/>
<pin id="3412" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_6/3 mul_ln63_6_cast/5 add_ln63_5/5 "/>
</bind>
</comp>

<comp id="3416" class="1007" name="grp_fu_3416">
<pin_list>
<pin id="3417" dir="0" index="0" bw="16" slack="0"/>
<pin id="3418" dir="0" index="1" bw="16" slack="0"/>
<pin id="3419" dir="0" index="2" bw="32" slack="0"/>
<pin id="3420" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_10/3 mul_ln62_10_cast/5 add_ln62_8/5 "/>
</bind>
</comp>

<comp id="3424" class="1007" name="grp_fu_3424">
<pin_list>
<pin id="3425" dir="0" index="0" bw="16" slack="0"/>
<pin id="3426" dir="0" index="1" bw="16" slack="0"/>
<pin id="3427" dir="0" index="2" bw="32" slack="0"/>
<pin id="3428" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_10/3 mul_ln63_10_cast/5 add_ln63_8/5 "/>
</bind>
</comp>

<comp id="3432" class="1007" name="grp_fu_3432">
<pin_list>
<pin id="3433" dir="0" index="0" bw="16" slack="0"/>
<pin id="3434" dir="0" index="1" bw="16" slack="0"/>
<pin id="3435" dir="0" index="2" bw="32" slack="0"/>
<pin id="3436" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_14/3 mul_ln62_14_cast/5 add_ln62_10/5 "/>
</bind>
</comp>

<comp id="3440" class="1007" name="grp_fu_3440">
<pin_list>
<pin id="3441" dir="0" index="0" bw="16" slack="0"/>
<pin id="3442" dir="0" index="1" bw="16" slack="0"/>
<pin id="3443" dir="0" index="2" bw="32" slack="0"/>
<pin id="3444" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_14/3 mul_ln63_14_cast/5 add_ln63_10/5 "/>
</bind>
</comp>

<comp id="3448" class="1007" name="grp_fu_3448">
<pin_list>
<pin id="3449" dir="0" index="0" bw="16" slack="0"/>
<pin id="3450" dir="0" index="1" bw="16" slack="0"/>
<pin id="3451" dir="0" index="2" bw="33" slack="0"/>
<pin id="3452" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_1/4 mul_ln62_1_cast/6 add_ln62/6 "/>
</bind>
</comp>

<comp id="3457" class="1007" name="grp_fu_3457">
<pin_list>
<pin id="3458" dir="0" index="0" bw="16" slack="0"/>
<pin id="3459" dir="0" index="1" bw="16" slack="0"/>
<pin id="3460" dir="0" index="2" bw="33" slack="0"/>
<pin id="3461" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_1/4 mul_ln63_1_cast/6 add_ln63/6 "/>
</bind>
</comp>

<comp id="3466" class="1007" name="grp_fu_3466">
<pin_list>
<pin id="3467" dir="0" index="0" bw="16" slack="0"/>
<pin id="3468" dir="0" index="1" bw="16" slack="0"/>
<pin id="3469" dir="0" index="2" bw="33" slack="0"/>
<pin id="3470" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_5/4 mul_ln62_5_cast/6 add_ln62_2/6 "/>
</bind>
</comp>

<comp id="3475" class="1007" name="grp_fu_3475">
<pin_list>
<pin id="3476" dir="0" index="0" bw="16" slack="0"/>
<pin id="3477" dir="0" index="1" bw="16" slack="0"/>
<pin id="3478" dir="0" index="2" bw="33" slack="0"/>
<pin id="3479" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_5/4 mul_ln63_5_cast/6 add_ln63_2/6 "/>
</bind>
</comp>

<comp id="3484" class="1007" name="grp_fu_3484">
<pin_list>
<pin id="3485" dir="0" index="0" bw="16" slack="0"/>
<pin id="3486" dir="0" index="1" bw="16" slack="0"/>
<pin id="3487" dir="0" index="2" bw="33" slack="0"/>
<pin id="3488" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_9/4 mul_ln62_9_cast/6 add_ln62_4/6 "/>
</bind>
</comp>

<comp id="3493" class="1007" name="grp_fu_3493">
<pin_list>
<pin id="3494" dir="0" index="0" bw="16" slack="0"/>
<pin id="3495" dir="0" index="1" bw="16" slack="0"/>
<pin id="3496" dir="0" index="2" bw="33" slack="0"/>
<pin id="3497" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_9/4 mul_ln63_9_cast/6 add_ln63_4/6 "/>
</bind>
</comp>

<comp id="3502" class="1007" name="grp_fu_3502">
<pin_list>
<pin id="3503" dir="0" index="0" bw="16" slack="0"/>
<pin id="3504" dir="0" index="1" bw="16" slack="0"/>
<pin id="3505" dir="0" index="2" bw="33" slack="0"/>
<pin id="3506" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_13/4 mul_ln62_13_cast/6 add_ln62_6/6 "/>
</bind>
</comp>

<comp id="3511" class="1007" name="grp_fu_3511">
<pin_list>
<pin id="3512" dir="0" index="0" bw="16" slack="0"/>
<pin id="3513" dir="0" index="1" bw="16" slack="0"/>
<pin id="3514" dir="0" index="2" bw="33" slack="0"/>
<pin id="3515" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln63_13/4 mul_ln63_13_cast/6 add_ln63_6/6 "/>
</bind>
</comp>

<comp id="3520" class="1005" name="phi_urem354_reg_3520">
<pin_list>
<pin id="3521" dir="0" index="0" bw="11" slack="0"/>
<pin id="3522" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem354 "/>
</bind>
</comp>

<comp id="3528" class="1005" name="phi_mul352_reg_3528">
<pin_list>
<pin id="3529" dir="0" index="0" bw="22" slack="0"/>
<pin id="3530" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul352 "/>
</bind>
</comp>

<comp id="3535" class="1005" name="k_reg_3535">
<pin_list>
<pin id="3536" dir="0" index="0" bw="11" slack="0"/>
<pin id="3537" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="3542" class="1005" name="write_bank_idx_load_read_reg_3542">
<pin_list>
<pin id="3543" dir="0" index="0" bw="2" slack="1"/>
<pin id="3544" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="write_bank_idx_load_read "/>
</bind>
</comp>

<comp id="3570" class="1005" name="k_1_reg_3570">
<pin_list>
<pin id="3571" dir="0" index="0" bw="11" slack="1"/>
<pin id="3572" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="3575" class="1005" name="icmp_ln31_reg_3575">
<pin_list>
<pin id="3576" dir="0" index="0" bw="1" slack="6"/>
<pin id="3577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="3579" class="1005" name="trunc_ln31_reg_3579">
<pin_list>
<pin id="3580" dir="0" index="0" bw="3" slack="1"/>
<pin id="3581" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="3587" class="1005" name="tmp_14_reg_3587">
<pin_list>
<pin id="3588" dir="0" index="0" bw="9" slack="1"/>
<pin id="3589" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="3592" class="1005" name="tmp_23_reg_3592">
<pin_list>
<pin id="3593" dir="0" index="0" bw="10" slack="1"/>
<pin id="3594" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="3597" class="1005" name="tmp_reg_3597">
<pin_list>
<pin id="3598" dir="0" index="0" bw="10" slack="1"/>
<pin id="3599" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="3602" class="1005" name="input_pack_i_reg_3602">
<pin_list>
<pin id="3603" dir="0" index="0" bw="16" slack="3"/>
<pin id="3604" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_pack_i "/>
</bind>
</comp>

<comp id="3607" class="1005" name="input_pack_q_reg_3607">
<pin_list>
<pin id="3608" dir="0" index="0" bw="16" slack="3"/>
<pin id="3609" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_pack_q "/>
</bind>
</comp>

<comp id="3612" class="1005" name="sample_i_8_reg_3612">
<pin_list>
<pin id="3613" dir="0" index="0" bw="16" slack="3"/>
<pin id="3614" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_8 "/>
</bind>
</comp>

<comp id="3617" class="1005" name="sample_q_8_reg_3617">
<pin_list>
<pin id="3618" dir="0" index="0" bw="16" slack="3"/>
<pin id="3619" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_8 "/>
</bind>
</comp>

<comp id="3622" class="1005" name="sample_i_12_reg_3622">
<pin_list>
<pin id="3623" dir="0" index="0" bw="16" slack="3"/>
<pin id="3624" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_12 "/>
</bind>
</comp>

<comp id="3627" class="1005" name="sample_q_12_reg_3627">
<pin_list>
<pin id="3628" dir="0" index="0" bw="16" slack="3"/>
<pin id="3629" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_12 "/>
</bind>
</comp>

<comp id="3632" class="1005" name="sample_i_14_reg_3632">
<pin_list>
<pin id="3633" dir="0" index="0" bw="16" slack="3"/>
<pin id="3634" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_14 "/>
</bind>
</comp>

<comp id="3637" class="1005" name="sample_q_14_reg_3637">
<pin_list>
<pin id="3638" dir="0" index="0" bw="16" slack="3"/>
<pin id="3639" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_14 "/>
</bind>
</comp>

<comp id="3642" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_reg_3642">
<pin_list>
<pin id="3643" dir="0" index="0" bw="10" slack="1"/>
<pin id="3644" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr "/>
</bind>
</comp>

<comp id="3647" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_reg_3647">
<pin_list>
<pin id="3648" dir="0" index="0" bw="10" slack="1"/>
<pin id="3649" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr "/>
</bind>
</comp>

<comp id="3652" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_reg_3652">
<pin_list>
<pin id="3653" dir="0" index="0" bw="10" slack="1"/>
<pin id="3654" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr "/>
</bind>
</comp>

<comp id="3657" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_reg_3657">
<pin_list>
<pin id="3658" dir="0" index="0" bw="10" slack="1"/>
<pin id="3659" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr "/>
</bind>
</comp>

<comp id="3662" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_reg_3662">
<pin_list>
<pin id="3663" dir="0" index="0" bw="10" slack="1"/>
<pin id="3664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr "/>
</bind>
</comp>

<comp id="3667" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_reg_3667">
<pin_list>
<pin id="3668" dir="0" index="0" bw="10" slack="1"/>
<pin id="3669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr "/>
</bind>
</comp>

<comp id="3672" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_reg_3672">
<pin_list>
<pin id="3673" dir="0" index="0" bw="10" slack="1"/>
<pin id="3674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr "/>
</bind>
</comp>

<comp id="3677" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_reg_3677">
<pin_list>
<pin id="3678" dir="0" index="0" bw="10" slack="1"/>
<pin id="3679" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr "/>
</bind>
</comp>

<comp id="3682" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_reg_3682">
<pin_list>
<pin id="3683" dir="0" index="0" bw="10" slack="1"/>
<pin id="3684" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr "/>
</bind>
</comp>

<comp id="3687" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_reg_3687">
<pin_list>
<pin id="3688" dir="0" index="0" bw="10" slack="1"/>
<pin id="3689" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr "/>
</bind>
</comp>

<comp id="3692" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_reg_3692">
<pin_list>
<pin id="3693" dir="0" index="0" bw="10" slack="1"/>
<pin id="3694" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr "/>
</bind>
</comp>

<comp id="3697" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_reg_3697">
<pin_list>
<pin id="3698" dir="0" index="0" bw="10" slack="1"/>
<pin id="3699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr "/>
</bind>
</comp>

<comp id="3702" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_reg_3702">
<pin_list>
<pin id="3703" dir="0" index="0" bw="10" slack="1"/>
<pin id="3704" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr "/>
</bind>
</comp>

<comp id="3707" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_reg_3707">
<pin_list>
<pin id="3708" dir="0" index="0" bw="10" slack="1"/>
<pin id="3709" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr "/>
</bind>
</comp>

<comp id="3712" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_reg_3712">
<pin_list>
<pin id="3713" dir="0" index="0" bw="10" slack="1"/>
<pin id="3714" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr "/>
</bind>
</comp>

<comp id="3717" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_reg_3717">
<pin_list>
<pin id="3718" dir="0" index="0" bw="10" slack="1"/>
<pin id="3719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr "/>
</bind>
</comp>

<comp id="3722" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_reg_3722">
<pin_list>
<pin id="3723" dir="0" index="0" bw="10" slack="1"/>
<pin id="3724" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr "/>
</bind>
</comp>

<comp id="3727" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_reg_3727">
<pin_list>
<pin id="3728" dir="0" index="0" bw="10" slack="1"/>
<pin id="3729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr "/>
</bind>
</comp>

<comp id="3732" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_reg_3732">
<pin_list>
<pin id="3733" dir="0" index="0" bw="10" slack="1"/>
<pin id="3734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr "/>
</bind>
</comp>

<comp id="3737" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_reg_3737">
<pin_list>
<pin id="3738" dir="0" index="0" bw="10" slack="1"/>
<pin id="3739" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr "/>
</bind>
</comp>

<comp id="3742" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_reg_3742">
<pin_list>
<pin id="3743" dir="0" index="0" bw="10" slack="1"/>
<pin id="3744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr "/>
</bind>
</comp>

<comp id="3747" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_reg_3747">
<pin_list>
<pin id="3748" dir="0" index="0" bw="10" slack="1"/>
<pin id="3749" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr "/>
</bind>
</comp>

<comp id="3752" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_reg_3752">
<pin_list>
<pin id="3753" dir="0" index="0" bw="10" slack="1"/>
<pin id="3754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr "/>
</bind>
</comp>

<comp id="3757" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_reg_3757">
<pin_list>
<pin id="3758" dir="0" index="0" bw="10" slack="1"/>
<pin id="3759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr "/>
</bind>
</comp>

<comp id="3762" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_reg_3762">
<pin_list>
<pin id="3763" dir="0" index="0" bw="10" slack="1"/>
<pin id="3764" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr "/>
</bind>
</comp>

<comp id="3767" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_reg_3767">
<pin_list>
<pin id="3768" dir="0" index="0" bw="10" slack="1"/>
<pin id="3769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr "/>
</bind>
</comp>

<comp id="3772" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_reg_3772">
<pin_list>
<pin id="3773" dir="0" index="0" bw="10" slack="1"/>
<pin id="3774" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr "/>
</bind>
</comp>

<comp id="3777" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_reg_3777">
<pin_list>
<pin id="3778" dir="0" index="0" bw="10" slack="1"/>
<pin id="3779" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr "/>
</bind>
</comp>

<comp id="3782" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_reg_3782">
<pin_list>
<pin id="3783" dir="0" index="0" bw="10" slack="1"/>
<pin id="3784" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr "/>
</bind>
</comp>

<comp id="3787" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_reg_3787">
<pin_list>
<pin id="3788" dir="0" index="0" bw="10" slack="1"/>
<pin id="3789" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr "/>
</bind>
</comp>

<comp id="3792" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_reg_3792">
<pin_list>
<pin id="3793" dir="0" index="0" bw="10" slack="1"/>
<pin id="3794" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr "/>
</bind>
</comp>

<comp id="3797" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_reg_3797">
<pin_list>
<pin id="3798" dir="0" index="0" bw="10" slack="1"/>
<pin id="3799" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr "/>
</bind>
</comp>

<comp id="3802" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_reg_3802">
<pin_list>
<pin id="3803" dir="0" index="0" bw="10" slack="1"/>
<pin id="3804" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr "/>
</bind>
</comp>

<comp id="3807" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_reg_3807">
<pin_list>
<pin id="3808" dir="0" index="0" bw="10" slack="1"/>
<pin id="3809" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr "/>
</bind>
</comp>

<comp id="3812" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_reg_3812">
<pin_list>
<pin id="3813" dir="0" index="0" bw="10" slack="1"/>
<pin id="3814" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr "/>
</bind>
</comp>

<comp id="3817" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_reg_3817">
<pin_list>
<pin id="3818" dir="0" index="0" bw="10" slack="1"/>
<pin id="3819" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr "/>
</bind>
</comp>

<comp id="3822" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_reg_3822">
<pin_list>
<pin id="3823" dir="0" index="0" bw="10" slack="1"/>
<pin id="3824" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr "/>
</bind>
</comp>

<comp id="3827" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_reg_3827">
<pin_list>
<pin id="3828" dir="0" index="0" bw="10" slack="1"/>
<pin id="3829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 "/>
</bind>
</comp>

<comp id="3832" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_reg_3832">
<pin_list>
<pin id="3833" dir="0" index="0" bw="10" slack="1"/>
<pin id="3834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 "/>
</bind>
</comp>

<comp id="3837" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_reg_3837">
<pin_list>
<pin id="3838" dir="0" index="0" bw="10" slack="1"/>
<pin id="3839" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 "/>
</bind>
</comp>

<comp id="3842" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_reg_3842">
<pin_list>
<pin id="3843" dir="0" index="0" bw="10" slack="1"/>
<pin id="3844" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 "/>
</bind>
</comp>

<comp id="3847" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_reg_3847">
<pin_list>
<pin id="3848" dir="0" index="0" bw="10" slack="1"/>
<pin id="3849" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="3852" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_reg_3852">
<pin_list>
<pin id="3853" dir="0" index="0" bw="10" slack="1"/>
<pin id="3854" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 "/>
</bind>
</comp>

<comp id="3857" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_reg_3857">
<pin_list>
<pin id="3858" dir="0" index="0" bw="10" slack="1"/>
<pin id="3859" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 "/>
</bind>
</comp>

<comp id="3862" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_reg_3862">
<pin_list>
<pin id="3863" dir="0" index="0" bw="10" slack="1"/>
<pin id="3864" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 "/>
</bind>
</comp>

<comp id="3867" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_reg_3867">
<pin_list>
<pin id="3868" dir="0" index="0" bw="10" slack="1"/>
<pin id="3869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 "/>
</bind>
</comp>

<comp id="3872" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_reg_3872">
<pin_list>
<pin id="3873" dir="0" index="0" bw="10" slack="1"/>
<pin id="3874" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="3877" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_reg_3877">
<pin_list>
<pin id="3878" dir="0" index="0" bw="10" slack="1"/>
<pin id="3879" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 "/>
</bind>
</comp>

<comp id="3882" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_reg_3882">
<pin_list>
<pin id="3883" dir="0" index="0" bw="10" slack="1"/>
<pin id="3884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 "/>
</bind>
</comp>

<comp id="3887" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_reg_3887">
<pin_list>
<pin id="3888" dir="0" index="0" bw="10" slack="1"/>
<pin id="3889" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 "/>
</bind>
</comp>

<comp id="3892" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_reg_3892">
<pin_list>
<pin id="3893" dir="0" index="0" bw="10" slack="1"/>
<pin id="3894" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 "/>
</bind>
</comp>

<comp id="3897" class="1005" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_reg_3897">
<pin_list>
<pin id="3898" dir="0" index="0" bw="10" slack="1"/>
<pin id="3899" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="3902" class="1005" name="w_reg_3902">
<pin_list>
<pin id="3903" dir="0" index="0" bw="16" slack="2"/>
<pin id="3904" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="3907" class="1005" name="w_1_reg_3907">
<pin_list>
<pin id="3908" dir="0" index="0" bw="16" slack="1"/>
<pin id="3909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="3912" class="1005" name="sext_ln62_3_reg_3912">
<pin_list>
<pin id="3913" dir="0" index="0" bw="32" slack="1"/>
<pin id="3914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_3 "/>
</bind>
</comp>

<comp id="3924" class="1005" name="sample_i_1_reg_3924">
<pin_list>
<pin id="3925" dir="0" index="0" bw="16" slack="1"/>
<pin id="3926" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_i_1 "/>
</bind>
</comp>

<comp id="3929" class="1005" name="sext_ln62_5_reg_3929">
<pin_list>
<pin id="3930" dir="0" index="0" bw="32" slack="1"/>
<pin id="3931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_5 "/>
</bind>
</comp>

<comp id="3934" class="1005" name="sample_i_3_reg_3934">
<pin_list>
<pin id="3935" dir="0" index="0" bw="16" slack="3"/>
<pin id="3936" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_3 "/>
</bind>
</comp>

<comp id="3939" class="1005" name="sample_q_1_reg_3939">
<pin_list>
<pin id="3940" dir="0" index="0" bw="16" slack="1"/>
<pin id="3941" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_q_1 "/>
</bind>
</comp>

<comp id="3944" class="1005" name="sext_ln63_2_reg_3944">
<pin_list>
<pin id="3945" dir="0" index="0" bw="32" slack="1"/>
<pin id="3946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_2 "/>
</bind>
</comp>

<comp id="3949" class="1005" name="sample_q_3_reg_3949">
<pin_list>
<pin id="3950" dir="0" index="0" bw="16" slack="3"/>
<pin id="3951" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_3 "/>
</bind>
</comp>

<comp id="3954" class="1005" name="w_3_reg_3954">
<pin_list>
<pin id="3955" dir="0" index="0" bw="16" slack="3"/>
<pin id="3956" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

<comp id="3959" class="1005" name="sample_i_5_reg_3959">
<pin_list>
<pin id="3960" dir="0" index="0" bw="16" slack="1"/>
<pin id="3961" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_i_5 "/>
</bind>
</comp>

<comp id="3964" class="1005" name="sext_ln62_11_reg_3964">
<pin_list>
<pin id="3965" dir="0" index="0" bw="32" slack="1"/>
<pin id="3966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_11 "/>
</bind>
</comp>

<comp id="3969" class="1005" name="sample_i_7_reg_3969">
<pin_list>
<pin id="3970" dir="0" index="0" bw="16" slack="3"/>
<pin id="3971" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_7 "/>
</bind>
</comp>

<comp id="3974" class="1005" name="sample_q_5_reg_3974">
<pin_list>
<pin id="3975" dir="0" index="0" bw="16" slack="1"/>
<pin id="3976" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_q_5 "/>
</bind>
</comp>

<comp id="3979" class="1005" name="sext_ln63_7_reg_3979">
<pin_list>
<pin id="3980" dir="0" index="0" bw="32" slack="1"/>
<pin id="3981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_7 "/>
</bind>
</comp>

<comp id="3984" class="1005" name="sample_q_7_reg_3984">
<pin_list>
<pin id="3985" dir="0" index="0" bw="16" slack="3"/>
<pin id="3986" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_7 "/>
</bind>
</comp>

<comp id="3989" class="1005" name="sample_i_9_reg_3989">
<pin_list>
<pin id="3990" dir="0" index="0" bw="16" slack="1"/>
<pin id="3991" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_i_9 "/>
</bind>
</comp>

<comp id="3994" class="1005" name="sext_ln62_16_reg_3994">
<pin_list>
<pin id="3995" dir="0" index="0" bw="32" slack="1"/>
<pin id="3996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_16 "/>
</bind>
</comp>

<comp id="3999" class="1005" name="sample_i_13_reg_3999">
<pin_list>
<pin id="4000" dir="0" index="0" bw="16" slack="3"/>
<pin id="4001" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_13 "/>
</bind>
</comp>

<comp id="4004" class="1005" name="sample_q_9_reg_4004">
<pin_list>
<pin id="4005" dir="0" index="0" bw="16" slack="1"/>
<pin id="4006" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_q_9 "/>
</bind>
</comp>

<comp id="4009" class="1005" name="sext_ln63_12_reg_4009">
<pin_list>
<pin id="4010" dir="0" index="0" bw="32" slack="1"/>
<pin id="4011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_12 "/>
</bind>
</comp>

<comp id="4014" class="1005" name="sample_q_13_reg_4014">
<pin_list>
<pin id="4015" dir="0" index="0" bw="16" slack="3"/>
<pin id="4016" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_13 "/>
</bind>
</comp>

<comp id="4019" class="1005" name="sample_i_16_reg_4019">
<pin_list>
<pin id="4020" dir="0" index="0" bw="16" slack="1"/>
<pin id="4021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_i_16 "/>
</bind>
</comp>

<comp id="4024" class="1005" name="sext_ln62_21_reg_4024">
<pin_list>
<pin id="4025" dir="0" index="0" bw="32" slack="1"/>
<pin id="4026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_21 "/>
</bind>
</comp>

<comp id="4029" class="1005" name="sample_i_11_reg_4029">
<pin_list>
<pin id="4030" dir="0" index="0" bw="16" slack="3"/>
<pin id="4031" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_i_11 "/>
</bind>
</comp>

<comp id="4034" class="1005" name="sample_q_16_reg_4034">
<pin_list>
<pin id="4035" dir="0" index="0" bw="16" slack="1"/>
<pin id="4036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_q_16 "/>
</bind>
</comp>

<comp id="4039" class="1005" name="sext_ln63_17_reg_4039">
<pin_list>
<pin id="4040" dir="0" index="0" bw="32" slack="1"/>
<pin id="4041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_17 "/>
</bind>
</comp>

<comp id="4044" class="1005" name="sample_q_11_reg_4044">
<pin_list>
<pin id="4045" dir="0" index="0" bw="16" slack="3"/>
<pin id="4046" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sample_q_11 "/>
</bind>
</comp>

<comp id="4049" class="1005" name="sext_ln62_2_reg_4049">
<pin_list>
<pin id="4050" dir="0" index="0" bw="32" slack="1"/>
<pin id="4051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_2 "/>
</bind>
</comp>

<comp id="4061" class="1005" name="sext_ln62_4_reg_4061">
<pin_list>
<pin id="4062" dir="0" index="0" bw="32" slack="1"/>
<pin id="4063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_4 "/>
</bind>
</comp>

<comp id="4066" class="1005" name="sext_ln63_1_reg_4066">
<pin_list>
<pin id="4067" dir="0" index="0" bw="32" slack="1"/>
<pin id="4068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_1 "/>
</bind>
</comp>

<comp id="4071" class="1005" name="sext_ln62_10_reg_4071">
<pin_list>
<pin id="4072" dir="0" index="0" bw="32" slack="1"/>
<pin id="4073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_10 "/>
</bind>
</comp>

<comp id="4076" class="1005" name="sext_ln63_6_reg_4076">
<pin_list>
<pin id="4077" dir="0" index="0" bw="32" slack="1"/>
<pin id="4078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_6 "/>
</bind>
</comp>

<comp id="4081" class="1005" name="sext_ln62_15_reg_4081">
<pin_list>
<pin id="4082" dir="0" index="0" bw="32" slack="1"/>
<pin id="4083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_15 "/>
</bind>
</comp>

<comp id="4086" class="1005" name="sext_ln63_11_reg_4086">
<pin_list>
<pin id="4087" dir="0" index="0" bw="32" slack="1"/>
<pin id="4088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_11 "/>
</bind>
</comp>

<comp id="4091" class="1005" name="sext_ln62_20_reg_4091">
<pin_list>
<pin id="4092" dir="0" index="0" bw="32" slack="1"/>
<pin id="4093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_20 "/>
</bind>
</comp>

<comp id="4096" class="1005" name="sext_ln63_16_reg_4096">
<pin_list>
<pin id="4097" dir="0" index="0" bw="32" slack="1"/>
<pin id="4098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_16 "/>
</bind>
</comp>

<comp id="4101" class="1005" name="mul_ln62_cast_reg_4101">
<pin_list>
<pin id="4102" dir="0" index="0" bw="33" slack="1"/>
<pin id="4103" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_cast "/>
</bind>
</comp>

<comp id="4106" class="1005" name="mul_ln63_cast_reg_4106">
<pin_list>
<pin id="4107" dir="0" index="0" bw="33" slack="1"/>
<pin id="4108" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_cast "/>
</bind>
</comp>

<comp id="4111" class="1005" name="mul_ln62_4_cast_reg_4111">
<pin_list>
<pin id="4112" dir="0" index="0" bw="33" slack="1"/>
<pin id="4113" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_4_cast "/>
</bind>
</comp>

<comp id="4116" class="1005" name="mul_ln63_4_cast_reg_4116">
<pin_list>
<pin id="4117" dir="0" index="0" bw="33" slack="1"/>
<pin id="4118" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_4_cast "/>
</bind>
</comp>

<comp id="4121" class="1005" name="mul_ln62_8_cast_reg_4121">
<pin_list>
<pin id="4122" dir="0" index="0" bw="33" slack="1"/>
<pin id="4123" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_8_cast "/>
</bind>
</comp>

<comp id="4126" class="1005" name="mul_ln63_8_cast_reg_4126">
<pin_list>
<pin id="4127" dir="0" index="0" bw="33" slack="1"/>
<pin id="4128" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_8_cast "/>
</bind>
</comp>

<comp id="4131" class="1005" name="mul_ln62_12_cast_reg_4131">
<pin_list>
<pin id="4132" dir="0" index="0" bw="33" slack="1"/>
<pin id="4133" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_12_cast "/>
</bind>
</comp>

<comp id="4136" class="1005" name="mul_ln63_12_cast_reg_4136">
<pin_list>
<pin id="4137" dir="0" index="0" bw="33" slack="1"/>
<pin id="4138" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_12_cast "/>
</bind>
</comp>

<comp id="4141" class="1005" name="add_ln62_1_reg_4141">
<pin_list>
<pin id="4142" dir="0" index="0" bw="33" slack="1"/>
<pin id="4143" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="4146" class="1005" name="add_ln63_1_reg_4146">
<pin_list>
<pin id="4147" dir="0" index="0" bw="33" slack="1"/>
<pin id="4148" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="4151" class="1005" name="mul_ln62_3_reg_4151">
<pin_list>
<pin id="4152" dir="0" index="0" bw="32" slack="1"/>
<pin id="4153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_3 "/>
</bind>
</comp>

<comp id="4156" class="1005" name="mul_ln63_3_reg_4156">
<pin_list>
<pin id="4157" dir="0" index="0" bw="32" slack="1"/>
<pin id="4158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_3 "/>
</bind>
</comp>

<comp id="4161" class="1005" name="add_ln62_5_reg_4161">
<pin_list>
<pin id="4162" dir="0" index="0" bw="33" slack="1"/>
<pin id="4163" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_5 "/>
</bind>
</comp>

<comp id="4166" class="1005" name="add_ln63_5_reg_4166">
<pin_list>
<pin id="4167" dir="0" index="0" bw="33" slack="1"/>
<pin id="4168" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_5 "/>
</bind>
</comp>

<comp id="4171" class="1005" name="mul_ln62_7_reg_4171">
<pin_list>
<pin id="4172" dir="0" index="0" bw="32" slack="1"/>
<pin id="4173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_7 "/>
</bind>
</comp>

<comp id="4176" class="1005" name="mul_ln63_7_reg_4176">
<pin_list>
<pin id="4177" dir="0" index="0" bw="32" slack="1"/>
<pin id="4178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_7 "/>
</bind>
</comp>

<comp id="4181" class="1005" name="add_ln62_8_reg_4181">
<pin_list>
<pin id="4182" dir="0" index="0" bw="33" slack="1"/>
<pin id="4183" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_8 "/>
</bind>
</comp>

<comp id="4186" class="1005" name="add_ln63_8_reg_4186">
<pin_list>
<pin id="4187" dir="0" index="0" bw="33" slack="1"/>
<pin id="4188" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_8 "/>
</bind>
</comp>

<comp id="4191" class="1005" name="mul_ln62_11_reg_4191">
<pin_list>
<pin id="4192" dir="0" index="0" bw="32" slack="1"/>
<pin id="4193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_11 "/>
</bind>
</comp>

<comp id="4196" class="1005" name="mul_ln63_11_reg_4196">
<pin_list>
<pin id="4197" dir="0" index="0" bw="32" slack="1"/>
<pin id="4198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_11 "/>
</bind>
</comp>

<comp id="4201" class="1005" name="add_ln62_10_reg_4201">
<pin_list>
<pin id="4202" dir="0" index="0" bw="33" slack="1"/>
<pin id="4203" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_10 "/>
</bind>
</comp>

<comp id="4206" class="1005" name="add_ln63_10_reg_4206">
<pin_list>
<pin id="4207" dir="0" index="0" bw="33" slack="1"/>
<pin id="4208" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_10 "/>
</bind>
</comp>

<comp id="4211" class="1005" name="mul_ln62_15_reg_4211">
<pin_list>
<pin id="4212" dir="0" index="0" bw="32" slack="1"/>
<pin id="4213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62_15 "/>
</bind>
</comp>

<comp id="4216" class="1005" name="mul_ln63_15_reg_4216">
<pin_list>
<pin id="4217" dir="0" index="0" bw="32" slack="1"/>
<pin id="4218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_15 "/>
</bind>
</comp>

<comp id="4221" class="1005" name="result_pack_i_reg_4221">
<pin_list>
<pin id="4222" dir="0" index="0" bw="16" slack="1"/>
<pin id="4223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i "/>
</bind>
</comp>

<comp id="4226" class="1005" name="result_pack_q_reg_4226">
<pin_list>
<pin id="4227" dir="0" index="0" bw="16" slack="1"/>
<pin id="4228" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q "/>
</bind>
</comp>

<comp id="4231" class="1005" name="result_pack_i_1_reg_4231">
<pin_list>
<pin id="4232" dir="0" index="0" bw="16" slack="1"/>
<pin id="4233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_1 "/>
</bind>
</comp>

<comp id="4236" class="1005" name="result_pack_q_1_reg_4236">
<pin_list>
<pin id="4237" dir="0" index="0" bw="16" slack="1"/>
<pin id="4238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_1 "/>
</bind>
</comp>

<comp id="4241" class="1005" name="result_pack_i_2_reg_4241">
<pin_list>
<pin id="4242" dir="0" index="0" bw="16" slack="1"/>
<pin id="4243" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_2 "/>
</bind>
</comp>

<comp id="4246" class="1005" name="result_pack_q_2_reg_4246">
<pin_list>
<pin id="4247" dir="0" index="0" bw="16" slack="1"/>
<pin id="4248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_2 "/>
</bind>
</comp>

<comp id="4251" class="1005" name="result_pack_i_3_reg_4251">
<pin_list>
<pin id="4252" dir="0" index="0" bw="16" slack="1"/>
<pin id="4253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_3 "/>
</bind>
</comp>

<comp id="4256" class="1005" name="result_pack_q_3_reg_4256">
<pin_list>
<pin id="4257" dir="0" index="0" bw="16" slack="1"/>
<pin id="4258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="243"><net_src comp="80" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="100" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="144" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="238" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="176" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="176" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="176" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="72" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="176" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="176" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="176" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="176" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="176" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="176" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="176" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="176" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="176" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="176" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="176" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="176" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="176" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="176" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="176" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="176" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="78" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="176" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="176" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="176" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="176" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="176" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="176" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="176" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="176" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="176" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="8" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="176" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="176" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="176" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="176" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="42" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="176" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="44" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="176" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="176" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="176" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="50" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="176" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="495" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="502" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="509" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="516" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="523" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="176" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="572"><net_src comp="44" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="176" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="176" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="586"><net_src comp="48" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="176" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="50" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="176" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="560" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="596"><net_src comp="567" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="597"><net_src comp="574" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="598"><net_src comp="581" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="605"><net_src comp="42" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="176" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="44" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="176" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="619"><net_src comp="46" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="176" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="48" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="176" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="176" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="600" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="636"><net_src comp="607" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="637"><net_src comp="614" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="638"><net_src comp="621" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="645"><net_src comp="271" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="651"><net_src comp="278" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="285" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="292" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="669"><net_src comp="383" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="390" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="681"><net_src comp="397" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="687"><net_src comp="404" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="693"><net_src comp="42" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="176" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="44" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="176" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="46" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="176" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="176" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="50" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="176" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="688" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="724"><net_src comp="695" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="725"><net_src comp="702" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="726"><net_src comp="709" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="733"><net_src comp="299" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="739"><net_src comp="306" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="745"><net_src comp="313" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="751"><net_src comp="320" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="411" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="418" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="425" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="432" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="327" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="334" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="341" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="799"><net_src comp="348" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="805"><net_src comp="439" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="811"><net_src comp="446" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="453" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="823"><net_src comp="460" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="829"><net_src comp="355" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="835"><net_src comp="362" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="841"><net_src comp="369" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="847"><net_src comp="376" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="467" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="859"><net_src comp="474" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="865"><net_src comp="481" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="871"><net_src comp="488" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="876"><net_src comp="102" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="104" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="102" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="106" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="887" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="108" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="909"><net_src comp="887" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="106" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="110" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="112" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="887" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="902" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="905" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="114" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="116" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="118" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="120" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="911" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="122" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="959"><net_src comp="124" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="947" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="126" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="962"><net_src comp="128" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="966"><net_src comp="905" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="122" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="983"><net_src comp="124" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="971" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="126" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="128" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="108" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="136" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="990" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="102" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1014"><net_src comp="896" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="1002" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1026"><net_src comp="1023" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1030"><net_src comp="1023" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1032"><net_src comp="1023" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1033"><net_src comp="1023" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1034"><net_src comp="1023" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1035"><net_src comp="1023" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1036"><net_src comp="1023" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1037"><net_src comp="1023" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1038"><net_src comp="1023" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1039"><net_src comp="1023" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1040"><net_src comp="1023" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1041"><net_src comp="1023" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1042"><net_src comp="1023" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1043"><net_src comp="1023" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1044"><net_src comp="1023" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1045"><net_src comp="1023" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1046"><net_src comp="1023" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1047"><net_src comp="1023" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1048"><net_src comp="1023" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1049"><net_src comp="1023" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1050"><net_src comp="1023" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1051"><net_src comp="1023" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1052"><net_src comp="1023" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1053"><net_src comp="1023" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1054"><net_src comp="1023" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1055"><net_src comp="1023" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1056"><net_src comp="1023" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1057"><net_src comp="1023" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1062"><net_src comp="1020" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="138" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1070"><net_src comp="140" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="1020" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1072"><net_src comp="118" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1073"><net_src comp="142" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1077"><net_src comp="1064" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1086"><net_src comp="258" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1089"><net_src comp="1083" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1090"><net_src comp="1083" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1097"><net_src comp="146" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="258" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="148" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="150" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1101"><net_src comp="1091" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="1102"><net_src comp="1091" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="1103"><net_src comp="1091" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="1104"><net_src comp="1091" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="1111"><net_src comp="146" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="258" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="152" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="154" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1115"><net_src comp="1105" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="1116"><net_src comp="1105" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="1117"><net_src comp="1105" pin="4"/><net_sink comp="728" pin=1"/></net>

<net id="1118"><net_src comp="1105" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="1125"><net_src comp="146" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1126"><net_src comp="258" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1127"><net_src comp="156" pin="0"/><net_sink comp="1119" pin=2"/></net>

<net id="1128"><net_src comp="158" pin="0"/><net_sink comp="1119" pin=3"/></net>

<net id="1129"><net_src comp="1119" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="1130"><net_src comp="1119" pin="4"/><net_sink comp="758" pin=1"/></net>

<net id="1131"><net_src comp="1119" pin="4"/><net_sink comp="752" pin=1"/></net>

<net id="1132"><net_src comp="1119" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="1139"><net_src comp="146" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="258" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1141"><net_src comp="160" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1142"><net_src comp="162" pin="0"/><net_sink comp="1133" pin=3"/></net>

<net id="1143"><net_src comp="1133" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="1144"><net_src comp="1133" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="1145"><net_src comp="1133" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="1146"><net_src comp="1133" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="1153"><net_src comp="146" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1154"><net_src comp="258" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="164" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1156"><net_src comp="166" pin="0"/><net_sink comp="1147" pin=3"/></net>

<net id="1157"><net_src comp="1147" pin="4"/><net_sink comp="812" pin=1"/></net>

<net id="1158"><net_src comp="1147" pin="4"/><net_sink comp="806" pin=1"/></net>

<net id="1159"><net_src comp="1147" pin="4"/><net_sink comp="800" pin=1"/></net>

<net id="1160"><net_src comp="1147" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="1167"><net_src comp="146" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="258" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1169"><net_src comp="168" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1170"><net_src comp="170" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1171"><net_src comp="1161" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="1172"><net_src comp="1161" pin="4"/><net_sink comp="830" pin=1"/></net>

<net id="1173"><net_src comp="1161" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="1174"><net_src comp="1161" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="1181"><net_src comp="146" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="258" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="172" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1184"><net_src comp="174" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1185"><net_src comp="1175" pin="4"/><net_sink comp="860" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="1187"><net_src comp="1175" pin="4"/><net_sink comp="848" pin=1"/></net>

<net id="1188"><net_src comp="1175" pin="4"/><net_sink comp="866" pin=1"/></net>

<net id="1192"><net_src comp="1189" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1195"><net_src comp="1189" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1196"><net_src comp="1189" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1200"><net_src comp="1197" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1203"><net_src comp="1197" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="1204"><net_src comp="1197" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1208"><net_src comp="1205" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1211"><net_src comp="1205" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1212"><net_src comp="1205" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1217"><net_src comp="1058" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1233"><net_src comp="178" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1234"><net_src comp="180" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1235"><net_src comp="530" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1236"><net_src comp="182" pin="0"/><net_sink comp="1218" pin=3"/></net>

<net id="1237"><net_src comp="536" pin="3"/><net_sink comp="1218" pin=4"/></net>

<net id="1238"><net_src comp="184" pin="0"/><net_sink comp="1218" pin=5"/></net>

<net id="1239"><net_src comp="542" pin="3"/><net_sink comp="1218" pin=6"/></net>

<net id="1240"><net_src comp="186" pin="0"/><net_sink comp="1218" pin=7"/></net>

<net id="1241"><net_src comp="548" pin="3"/><net_sink comp="1218" pin=8"/></net>

<net id="1242"><net_src comp="188" pin="0"/><net_sink comp="1218" pin=9"/></net>

<net id="1243"><net_src comp="554" pin="3"/><net_sink comp="1218" pin=10"/></net>

<net id="1244"><net_src comp="190" pin="0"/><net_sink comp="1218" pin=11"/></net>

<net id="1260"><net_src comp="178" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1261"><net_src comp="182" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1262"><net_src comp="530" pin="3"/><net_sink comp="1245" pin=2"/></net>

<net id="1263"><net_src comp="184" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1264"><net_src comp="536" pin="3"/><net_sink comp="1245" pin=4"/></net>

<net id="1265"><net_src comp="186" pin="0"/><net_sink comp="1245" pin=5"/></net>

<net id="1266"><net_src comp="542" pin="3"/><net_sink comp="1245" pin=6"/></net>

<net id="1267"><net_src comp="188" pin="0"/><net_sink comp="1245" pin=7"/></net>

<net id="1268"><net_src comp="548" pin="3"/><net_sink comp="1245" pin=8"/></net>

<net id="1269"><net_src comp="180" pin="0"/><net_sink comp="1245" pin=9"/></net>

<net id="1270"><net_src comp="554" pin="3"/><net_sink comp="1245" pin=10"/></net>

<net id="1271"><net_src comp="190" pin="0"/><net_sink comp="1245" pin=11"/></net>

<net id="1287"><net_src comp="178" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1288"><net_src comp="184" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1289"><net_src comp="530" pin="3"/><net_sink comp="1272" pin=2"/></net>

<net id="1290"><net_src comp="186" pin="0"/><net_sink comp="1272" pin=3"/></net>

<net id="1291"><net_src comp="536" pin="3"/><net_sink comp="1272" pin=4"/></net>

<net id="1292"><net_src comp="188" pin="0"/><net_sink comp="1272" pin=5"/></net>

<net id="1293"><net_src comp="542" pin="3"/><net_sink comp="1272" pin=6"/></net>

<net id="1294"><net_src comp="180" pin="0"/><net_sink comp="1272" pin=7"/></net>

<net id="1295"><net_src comp="548" pin="3"/><net_sink comp="1272" pin=8"/></net>

<net id="1296"><net_src comp="182" pin="0"/><net_sink comp="1272" pin=9"/></net>

<net id="1297"><net_src comp="554" pin="3"/><net_sink comp="1272" pin=10"/></net>

<net id="1298"><net_src comp="190" pin="0"/><net_sink comp="1272" pin=11"/></net>

<net id="1302"><net_src comp="1272" pin="13"/><net_sink comp="1299" pin=0"/></net>

<net id="1316"><net_src comp="192" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1317"><net_src comp="132" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1318"><net_src comp="640" pin="3"/><net_sink comp="1303" pin=2"/></net>

<net id="1319"><net_src comp="134" pin="0"/><net_sink comp="1303" pin=3"/></net>

<net id="1320"><net_src comp="646" pin="3"/><net_sink comp="1303" pin=4"/></net>

<net id="1321"><net_src comp="194" pin="0"/><net_sink comp="1303" pin=5"/></net>

<net id="1322"><net_src comp="652" pin="3"/><net_sink comp="1303" pin=6"/></net>

<net id="1323"><net_src comp="130" pin="0"/><net_sink comp="1303" pin=7"/></net>

<net id="1324"><net_src comp="658" pin="3"/><net_sink comp="1303" pin=8"/></net>

<net id="1325"><net_src comp="190" pin="0"/><net_sink comp="1303" pin=9"/></net>

<net id="1339"><net_src comp="192" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1340"><net_src comp="134" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1341"><net_src comp="640" pin="3"/><net_sink comp="1326" pin=2"/></net>

<net id="1342"><net_src comp="194" pin="0"/><net_sink comp="1326" pin=3"/></net>

<net id="1343"><net_src comp="646" pin="3"/><net_sink comp="1326" pin=4"/></net>

<net id="1344"><net_src comp="130" pin="0"/><net_sink comp="1326" pin=5"/></net>

<net id="1345"><net_src comp="652" pin="3"/><net_sink comp="1326" pin=6"/></net>

<net id="1346"><net_src comp="132" pin="0"/><net_sink comp="1326" pin=7"/></net>

<net id="1347"><net_src comp="658" pin="3"/><net_sink comp="1326" pin=8"/></net>

<net id="1348"><net_src comp="190" pin="0"/><net_sink comp="1326" pin=9"/></net>

<net id="1352"><net_src comp="1326" pin="11"/><net_sink comp="1349" pin=0"/></net>

<net id="1366"><net_src comp="192" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1367"><net_src comp="194" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1368"><net_src comp="640" pin="3"/><net_sink comp="1353" pin=2"/></net>

<net id="1369"><net_src comp="130" pin="0"/><net_sink comp="1353" pin=3"/></net>

<net id="1370"><net_src comp="646" pin="3"/><net_sink comp="1353" pin=4"/></net>

<net id="1371"><net_src comp="132" pin="0"/><net_sink comp="1353" pin=5"/></net>

<net id="1372"><net_src comp="652" pin="3"/><net_sink comp="1353" pin=6"/></net>

<net id="1373"><net_src comp="134" pin="0"/><net_sink comp="1353" pin=7"/></net>

<net id="1374"><net_src comp="658" pin="3"/><net_sink comp="1353" pin=8"/></net>

<net id="1375"><net_src comp="190" pin="0"/><net_sink comp="1353" pin=9"/></net>

<net id="1389"><net_src comp="192" pin="0"/><net_sink comp="1376" pin=0"/></net>

<net id="1390"><net_src comp="132" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1391"><net_src comp="664" pin="3"/><net_sink comp="1376" pin=2"/></net>

<net id="1392"><net_src comp="134" pin="0"/><net_sink comp="1376" pin=3"/></net>

<net id="1393"><net_src comp="670" pin="3"/><net_sink comp="1376" pin=4"/></net>

<net id="1394"><net_src comp="194" pin="0"/><net_sink comp="1376" pin=5"/></net>

<net id="1395"><net_src comp="676" pin="3"/><net_sink comp="1376" pin=6"/></net>

<net id="1396"><net_src comp="130" pin="0"/><net_sink comp="1376" pin=7"/></net>

<net id="1397"><net_src comp="682" pin="3"/><net_sink comp="1376" pin=8"/></net>

<net id="1398"><net_src comp="190" pin="0"/><net_sink comp="1376" pin=9"/></net>

<net id="1412"><net_src comp="192" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1413"><net_src comp="134" pin="0"/><net_sink comp="1399" pin=1"/></net>

<net id="1414"><net_src comp="664" pin="3"/><net_sink comp="1399" pin=2"/></net>

<net id="1415"><net_src comp="194" pin="0"/><net_sink comp="1399" pin=3"/></net>

<net id="1416"><net_src comp="670" pin="3"/><net_sink comp="1399" pin=4"/></net>

<net id="1417"><net_src comp="130" pin="0"/><net_sink comp="1399" pin=5"/></net>

<net id="1418"><net_src comp="676" pin="3"/><net_sink comp="1399" pin=6"/></net>

<net id="1419"><net_src comp="132" pin="0"/><net_sink comp="1399" pin=7"/></net>

<net id="1420"><net_src comp="682" pin="3"/><net_sink comp="1399" pin=8"/></net>

<net id="1421"><net_src comp="190" pin="0"/><net_sink comp="1399" pin=9"/></net>

<net id="1425"><net_src comp="1399" pin="11"/><net_sink comp="1422" pin=0"/></net>

<net id="1439"><net_src comp="192" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1440"><net_src comp="194" pin="0"/><net_sink comp="1426" pin=1"/></net>

<net id="1441"><net_src comp="664" pin="3"/><net_sink comp="1426" pin=2"/></net>

<net id="1442"><net_src comp="130" pin="0"/><net_sink comp="1426" pin=3"/></net>

<net id="1443"><net_src comp="670" pin="3"/><net_sink comp="1426" pin=4"/></net>

<net id="1444"><net_src comp="132" pin="0"/><net_sink comp="1426" pin=5"/></net>

<net id="1445"><net_src comp="676" pin="3"/><net_sink comp="1426" pin=6"/></net>

<net id="1446"><net_src comp="134" pin="0"/><net_sink comp="1426" pin=7"/></net>

<net id="1447"><net_src comp="682" pin="3"/><net_sink comp="1426" pin=8"/></net>

<net id="1448"><net_src comp="190" pin="0"/><net_sink comp="1426" pin=9"/></net>

<net id="1464"><net_src comp="178" pin="0"/><net_sink comp="1449" pin=0"/></net>

<net id="1465"><net_src comp="186" pin="0"/><net_sink comp="1449" pin=1"/></net>

<net id="1466"><net_src comp="530" pin="3"/><net_sink comp="1449" pin=2"/></net>

<net id="1467"><net_src comp="188" pin="0"/><net_sink comp="1449" pin=3"/></net>

<net id="1468"><net_src comp="536" pin="3"/><net_sink comp="1449" pin=4"/></net>

<net id="1469"><net_src comp="180" pin="0"/><net_sink comp="1449" pin=5"/></net>

<net id="1470"><net_src comp="542" pin="3"/><net_sink comp="1449" pin=6"/></net>

<net id="1471"><net_src comp="182" pin="0"/><net_sink comp="1449" pin=7"/></net>

<net id="1472"><net_src comp="548" pin="3"/><net_sink comp="1449" pin=8"/></net>

<net id="1473"><net_src comp="184" pin="0"/><net_sink comp="1449" pin=9"/></net>

<net id="1474"><net_src comp="554" pin="3"/><net_sink comp="1449" pin=10"/></net>

<net id="1475"><net_src comp="190" pin="0"/><net_sink comp="1449" pin=11"/></net>

<net id="1489"><net_src comp="192" pin="0"/><net_sink comp="1476" pin=0"/></net>

<net id="1490"><net_src comp="132" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1491"><net_src comp="728" pin="3"/><net_sink comp="1476" pin=2"/></net>

<net id="1492"><net_src comp="134" pin="0"/><net_sink comp="1476" pin=3"/></net>

<net id="1493"><net_src comp="734" pin="3"/><net_sink comp="1476" pin=4"/></net>

<net id="1494"><net_src comp="194" pin="0"/><net_sink comp="1476" pin=5"/></net>

<net id="1495"><net_src comp="740" pin="3"/><net_sink comp="1476" pin=6"/></net>

<net id="1496"><net_src comp="130" pin="0"/><net_sink comp="1476" pin=7"/></net>

<net id="1497"><net_src comp="746" pin="3"/><net_sink comp="1476" pin=8"/></net>

<net id="1498"><net_src comp="190" pin="0"/><net_sink comp="1476" pin=9"/></net>

<net id="1512"><net_src comp="192" pin="0"/><net_sink comp="1499" pin=0"/></net>

<net id="1513"><net_src comp="134" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1514"><net_src comp="728" pin="3"/><net_sink comp="1499" pin=2"/></net>

<net id="1515"><net_src comp="194" pin="0"/><net_sink comp="1499" pin=3"/></net>

<net id="1516"><net_src comp="734" pin="3"/><net_sink comp="1499" pin=4"/></net>

<net id="1517"><net_src comp="130" pin="0"/><net_sink comp="1499" pin=5"/></net>

<net id="1518"><net_src comp="740" pin="3"/><net_sink comp="1499" pin=6"/></net>

<net id="1519"><net_src comp="132" pin="0"/><net_sink comp="1499" pin=7"/></net>

<net id="1520"><net_src comp="746" pin="3"/><net_sink comp="1499" pin=8"/></net>

<net id="1521"><net_src comp="190" pin="0"/><net_sink comp="1499" pin=9"/></net>

<net id="1525"><net_src comp="1499" pin="11"/><net_sink comp="1522" pin=0"/></net>

<net id="1539"><net_src comp="192" pin="0"/><net_sink comp="1526" pin=0"/></net>

<net id="1540"><net_src comp="194" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1541"><net_src comp="728" pin="3"/><net_sink comp="1526" pin=2"/></net>

<net id="1542"><net_src comp="130" pin="0"/><net_sink comp="1526" pin=3"/></net>

<net id="1543"><net_src comp="734" pin="3"/><net_sink comp="1526" pin=4"/></net>

<net id="1544"><net_src comp="132" pin="0"/><net_sink comp="1526" pin=5"/></net>

<net id="1545"><net_src comp="740" pin="3"/><net_sink comp="1526" pin=6"/></net>

<net id="1546"><net_src comp="134" pin="0"/><net_sink comp="1526" pin=7"/></net>

<net id="1547"><net_src comp="746" pin="3"/><net_sink comp="1526" pin=8"/></net>

<net id="1548"><net_src comp="190" pin="0"/><net_sink comp="1526" pin=9"/></net>

<net id="1562"><net_src comp="192" pin="0"/><net_sink comp="1549" pin=0"/></net>

<net id="1563"><net_src comp="132" pin="0"/><net_sink comp="1549" pin=1"/></net>

<net id="1564"><net_src comp="752" pin="3"/><net_sink comp="1549" pin=2"/></net>

<net id="1565"><net_src comp="134" pin="0"/><net_sink comp="1549" pin=3"/></net>

<net id="1566"><net_src comp="758" pin="3"/><net_sink comp="1549" pin=4"/></net>

<net id="1567"><net_src comp="194" pin="0"/><net_sink comp="1549" pin=5"/></net>

<net id="1568"><net_src comp="764" pin="3"/><net_sink comp="1549" pin=6"/></net>

<net id="1569"><net_src comp="130" pin="0"/><net_sink comp="1549" pin=7"/></net>

<net id="1570"><net_src comp="770" pin="3"/><net_sink comp="1549" pin=8"/></net>

<net id="1571"><net_src comp="190" pin="0"/><net_sink comp="1549" pin=9"/></net>

<net id="1585"><net_src comp="192" pin="0"/><net_sink comp="1572" pin=0"/></net>

<net id="1586"><net_src comp="134" pin="0"/><net_sink comp="1572" pin=1"/></net>

<net id="1587"><net_src comp="752" pin="3"/><net_sink comp="1572" pin=2"/></net>

<net id="1588"><net_src comp="194" pin="0"/><net_sink comp="1572" pin=3"/></net>

<net id="1589"><net_src comp="758" pin="3"/><net_sink comp="1572" pin=4"/></net>

<net id="1590"><net_src comp="130" pin="0"/><net_sink comp="1572" pin=5"/></net>

<net id="1591"><net_src comp="764" pin="3"/><net_sink comp="1572" pin=6"/></net>

<net id="1592"><net_src comp="132" pin="0"/><net_sink comp="1572" pin=7"/></net>

<net id="1593"><net_src comp="770" pin="3"/><net_sink comp="1572" pin=8"/></net>

<net id="1594"><net_src comp="190" pin="0"/><net_sink comp="1572" pin=9"/></net>

<net id="1598"><net_src comp="1572" pin="11"/><net_sink comp="1595" pin=0"/></net>

<net id="1612"><net_src comp="192" pin="0"/><net_sink comp="1599" pin=0"/></net>

<net id="1613"><net_src comp="194" pin="0"/><net_sink comp="1599" pin=1"/></net>

<net id="1614"><net_src comp="752" pin="3"/><net_sink comp="1599" pin=2"/></net>

<net id="1615"><net_src comp="130" pin="0"/><net_sink comp="1599" pin=3"/></net>

<net id="1616"><net_src comp="758" pin="3"/><net_sink comp="1599" pin=4"/></net>

<net id="1617"><net_src comp="132" pin="0"/><net_sink comp="1599" pin=5"/></net>

<net id="1618"><net_src comp="764" pin="3"/><net_sink comp="1599" pin=6"/></net>

<net id="1619"><net_src comp="134" pin="0"/><net_sink comp="1599" pin=7"/></net>

<net id="1620"><net_src comp="770" pin="3"/><net_sink comp="1599" pin=8"/></net>

<net id="1621"><net_src comp="190" pin="0"/><net_sink comp="1599" pin=9"/></net>

<net id="1635"><net_src comp="192" pin="0"/><net_sink comp="1622" pin=0"/></net>

<net id="1636"><net_src comp="132" pin="0"/><net_sink comp="1622" pin=1"/></net>

<net id="1637"><net_src comp="776" pin="3"/><net_sink comp="1622" pin=2"/></net>

<net id="1638"><net_src comp="134" pin="0"/><net_sink comp="1622" pin=3"/></net>

<net id="1639"><net_src comp="782" pin="3"/><net_sink comp="1622" pin=4"/></net>

<net id="1640"><net_src comp="194" pin="0"/><net_sink comp="1622" pin=5"/></net>

<net id="1641"><net_src comp="788" pin="3"/><net_sink comp="1622" pin=6"/></net>

<net id="1642"><net_src comp="130" pin="0"/><net_sink comp="1622" pin=7"/></net>

<net id="1643"><net_src comp="794" pin="3"/><net_sink comp="1622" pin=8"/></net>

<net id="1644"><net_src comp="190" pin="0"/><net_sink comp="1622" pin=9"/></net>

<net id="1658"><net_src comp="192" pin="0"/><net_sink comp="1645" pin=0"/></net>

<net id="1659"><net_src comp="134" pin="0"/><net_sink comp="1645" pin=1"/></net>

<net id="1660"><net_src comp="776" pin="3"/><net_sink comp="1645" pin=2"/></net>

<net id="1661"><net_src comp="194" pin="0"/><net_sink comp="1645" pin=3"/></net>

<net id="1662"><net_src comp="782" pin="3"/><net_sink comp="1645" pin=4"/></net>

<net id="1663"><net_src comp="130" pin="0"/><net_sink comp="1645" pin=5"/></net>

<net id="1664"><net_src comp="788" pin="3"/><net_sink comp="1645" pin=6"/></net>

<net id="1665"><net_src comp="132" pin="0"/><net_sink comp="1645" pin=7"/></net>

<net id="1666"><net_src comp="794" pin="3"/><net_sink comp="1645" pin=8"/></net>

<net id="1667"><net_src comp="190" pin="0"/><net_sink comp="1645" pin=9"/></net>

<net id="1671"><net_src comp="1645" pin="11"/><net_sink comp="1668" pin=0"/></net>

<net id="1685"><net_src comp="192" pin="0"/><net_sink comp="1672" pin=0"/></net>

<net id="1686"><net_src comp="194" pin="0"/><net_sink comp="1672" pin=1"/></net>

<net id="1687"><net_src comp="776" pin="3"/><net_sink comp="1672" pin=2"/></net>

<net id="1688"><net_src comp="130" pin="0"/><net_sink comp="1672" pin=3"/></net>

<net id="1689"><net_src comp="782" pin="3"/><net_sink comp="1672" pin=4"/></net>

<net id="1690"><net_src comp="132" pin="0"/><net_sink comp="1672" pin=5"/></net>

<net id="1691"><net_src comp="788" pin="3"/><net_sink comp="1672" pin=6"/></net>

<net id="1692"><net_src comp="134" pin="0"/><net_sink comp="1672" pin=7"/></net>

<net id="1693"><net_src comp="794" pin="3"/><net_sink comp="1672" pin=8"/></net>

<net id="1694"><net_src comp="190" pin="0"/><net_sink comp="1672" pin=9"/></net>

<net id="1708"><net_src comp="192" pin="0"/><net_sink comp="1695" pin=0"/></net>

<net id="1709"><net_src comp="132" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1710"><net_src comp="800" pin="3"/><net_sink comp="1695" pin=2"/></net>

<net id="1711"><net_src comp="134" pin="0"/><net_sink comp="1695" pin=3"/></net>

<net id="1712"><net_src comp="806" pin="3"/><net_sink comp="1695" pin=4"/></net>

<net id="1713"><net_src comp="194" pin="0"/><net_sink comp="1695" pin=5"/></net>

<net id="1714"><net_src comp="812" pin="3"/><net_sink comp="1695" pin=6"/></net>

<net id="1715"><net_src comp="130" pin="0"/><net_sink comp="1695" pin=7"/></net>

<net id="1716"><net_src comp="818" pin="3"/><net_sink comp="1695" pin=8"/></net>

<net id="1717"><net_src comp="190" pin="0"/><net_sink comp="1695" pin=9"/></net>

<net id="1731"><net_src comp="192" pin="0"/><net_sink comp="1718" pin=0"/></net>

<net id="1732"><net_src comp="134" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1733"><net_src comp="800" pin="3"/><net_sink comp="1718" pin=2"/></net>

<net id="1734"><net_src comp="194" pin="0"/><net_sink comp="1718" pin=3"/></net>

<net id="1735"><net_src comp="806" pin="3"/><net_sink comp="1718" pin=4"/></net>

<net id="1736"><net_src comp="130" pin="0"/><net_sink comp="1718" pin=5"/></net>

<net id="1737"><net_src comp="812" pin="3"/><net_sink comp="1718" pin=6"/></net>

<net id="1738"><net_src comp="132" pin="0"/><net_sink comp="1718" pin=7"/></net>

<net id="1739"><net_src comp="818" pin="3"/><net_sink comp="1718" pin=8"/></net>

<net id="1740"><net_src comp="190" pin="0"/><net_sink comp="1718" pin=9"/></net>

<net id="1744"><net_src comp="1718" pin="11"/><net_sink comp="1741" pin=0"/></net>

<net id="1758"><net_src comp="192" pin="0"/><net_sink comp="1745" pin=0"/></net>

<net id="1759"><net_src comp="194" pin="0"/><net_sink comp="1745" pin=1"/></net>

<net id="1760"><net_src comp="800" pin="3"/><net_sink comp="1745" pin=2"/></net>

<net id="1761"><net_src comp="130" pin="0"/><net_sink comp="1745" pin=3"/></net>

<net id="1762"><net_src comp="806" pin="3"/><net_sink comp="1745" pin=4"/></net>

<net id="1763"><net_src comp="132" pin="0"/><net_sink comp="1745" pin=5"/></net>

<net id="1764"><net_src comp="812" pin="3"/><net_sink comp="1745" pin=6"/></net>

<net id="1765"><net_src comp="134" pin="0"/><net_sink comp="1745" pin=7"/></net>

<net id="1766"><net_src comp="818" pin="3"/><net_sink comp="1745" pin=8"/></net>

<net id="1767"><net_src comp="190" pin="0"/><net_sink comp="1745" pin=9"/></net>

<net id="1781"><net_src comp="192" pin="0"/><net_sink comp="1768" pin=0"/></net>

<net id="1782"><net_src comp="132" pin="0"/><net_sink comp="1768" pin=1"/></net>

<net id="1783"><net_src comp="824" pin="3"/><net_sink comp="1768" pin=2"/></net>

<net id="1784"><net_src comp="134" pin="0"/><net_sink comp="1768" pin=3"/></net>

<net id="1785"><net_src comp="830" pin="3"/><net_sink comp="1768" pin=4"/></net>

<net id="1786"><net_src comp="194" pin="0"/><net_sink comp="1768" pin=5"/></net>

<net id="1787"><net_src comp="836" pin="3"/><net_sink comp="1768" pin=6"/></net>

<net id="1788"><net_src comp="130" pin="0"/><net_sink comp="1768" pin=7"/></net>

<net id="1789"><net_src comp="842" pin="3"/><net_sink comp="1768" pin=8"/></net>

<net id="1790"><net_src comp="190" pin="0"/><net_sink comp="1768" pin=9"/></net>

<net id="1804"><net_src comp="192" pin="0"/><net_sink comp="1791" pin=0"/></net>

<net id="1805"><net_src comp="134" pin="0"/><net_sink comp="1791" pin=1"/></net>

<net id="1806"><net_src comp="824" pin="3"/><net_sink comp="1791" pin=2"/></net>

<net id="1807"><net_src comp="194" pin="0"/><net_sink comp="1791" pin=3"/></net>

<net id="1808"><net_src comp="830" pin="3"/><net_sink comp="1791" pin=4"/></net>

<net id="1809"><net_src comp="130" pin="0"/><net_sink comp="1791" pin=5"/></net>

<net id="1810"><net_src comp="836" pin="3"/><net_sink comp="1791" pin=6"/></net>

<net id="1811"><net_src comp="132" pin="0"/><net_sink comp="1791" pin=7"/></net>

<net id="1812"><net_src comp="842" pin="3"/><net_sink comp="1791" pin=8"/></net>

<net id="1813"><net_src comp="190" pin="0"/><net_sink comp="1791" pin=9"/></net>

<net id="1817"><net_src comp="1791" pin="11"/><net_sink comp="1814" pin=0"/></net>

<net id="1831"><net_src comp="192" pin="0"/><net_sink comp="1818" pin=0"/></net>

<net id="1832"><net_src comp="194" pin="0"/><net_sink comp="1818" pin=1"/></net>

<net id="1833"><net_src comp="824" pin="3"/><net_sink comp="1818" pin=2"/></net>

<net id="1834"><net_src comp="130" pin="0"/><net_sink comp="1818" pin=3"/></net>

<net id="1835"><net_src comp="830" pin="3"/><net_sink comp="1818" pin=4"/></net>

<net id="1836"><net_src comp="132" pin="0"/><net_sink comp="1818" pin=5"/></net>

<net id="1837"><net_src comp="836" pin="3"/><net_sink comp="1818" pin=6"/></net>

<net id="1838"><net_src comp="134" pin="0"/><net_sink comp="1818" pin=7"/></net>

<net id="1839"><net_src comp="842" pin="3"/><net_sink comp="1818" pin=8"/></net>

<net id="1840"><net_src comp="190" pin="0"/><net_sink comp="1818" pin=9"/></net>

<net id="1854"><net_src comp="192" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1855"><net_src comp="132" pin="0"/><net_sink comp="1841" pin=1"/></net>

<net id="1856"><net_src comp="848" pin="3"/><net_sink comp="1841" pin=2"/></net>

<net id="1857"><net_src comp="134" pin="0"/><net_sink comp="1841" pin=3"/></net>

<net id="1858"><net_src comp="854" pin="3"/><net_sink comp="1841" pin=4"/></net>

<net id="1859"><net_src comp="194" pin="0"/><net_sink comp="1841" pin=5"/></net>

<net id="1860"><net_src comp="860" pin="3"/><net_sink comp="1841" pin=6"/></net>

<net id="1861"><net_src comp="130" pin="0"/><net_sink comp="1841" pin=7"/></net>

<net id="1862"><net_src comp="866" pin="3"/><net_sink comp="1841" pin=8"/></net>

<net id="1863"><net_src comp="190" pin="0"/><net_sink comp="1841" pin=9"/></net>

<net id="1877"><net_src comp="192" pin="0"/><net_sink comp="1864" pin=0"/></net>

<net id="1878"><net_src comp="134" pin="0"/><net_sink comp="1864" pin=1"/></net>

<net id="1879"><net_src comp="848" pin="3"/><net_sink comp="1864" pin=2"/></net>

<net id="1880"><net_src comp="194" pin="0"/><net_sink comp="1864" pin=3"/></net>

<net id="1881"><net_src comp="854" pin="3"/><net_sink comp="1864" pin=4"/></net>

<net id="1882"><net_src comp="130" pin="0"/><net_sink comp="1864" pin=5"/></net>

<net id="1883"><net_src comp="860" pin="3"/><net_sink comp="1864" pin=6"/></net>

<net id="1884"><net_src comp="132" pin="0"/><net_sink comp="1864" pin=7"/></net>

<net id="1885"><net_src comp="866" pin="3"/><net_sink comp="1864" pin=8"/></net>

<net id="1886"><net_src comp="190" pin="0"/><net_sink comp="1864" pin=9"/></net>

<net id="1890"><net_src comp="1864" pin="11"/><net_sink comp="1887" pin=0"/></net>

<net id="1904"><net_src comp="192" pin="0"/><net_sink comp="1891" pin=0"/></net>

<net id="1905"><net_src comp="194" pin="0"/><net_sink comp="1891" pin=1"/></net>

<net id="1906"><net_src comp="848" pin="3"/><net_sink comp="1891" pin=2"/></net>

<net id="1907"><net_src comp="130" pin="0"/><net_sink comp="1891" pin=3"/></net>

<net id="1908"><net_src comp="854" pin="3"/><net_sink comp="1891" pin=4"/></net>

<net id="1909"><net_src comp="132" pin="0"/><net_sink comp="1891" pin=5"/></net>

<net id="1910"><net_src comp="860" pin="3"/><net_sink comp="1891" pin=6"/></net>

<net id="1911"><net_src comp="134" pin="0"/><net_sink comp="1891" pin=7"/></net>

<net id="1912"><net_src comp="866" pin="3"/><net_sink comp="1891" pin=8"/></net>

<net id="1913"><net_src comp="190" pin="0"/><net_sink comp="1891" pin=9"/></net>

<net id="1951"><net_src comp="1944" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="1952"><net_src comp="1941" pin="1"/><net_sink comp="1947" pin=1"/></net>

<net id="1960"><net_src comp="1944" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="1953" pin="1"/><net_sink comp="1956" pin=1"/></net>

<net id="1965"><net_src comp="1947" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1969"><net_src comp="1956" pin="2"/><net_sink comp="1966" pin=0"/></net>

<net id="1977"><net_src comp="1944" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1978"><net_src comp="1970" pin="1"/><net_sink comp="1973" pin=1"/></net>

<net id="1986"><net_src comp="1944" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="1987"><net_src comp="1979" pin="1"/><net_sink comp="1982" pin=1"/></net>

<net id="1991"><net_src comp="1973" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1995"><net_src comp="1982" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="2003"><net_src comp="1944" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="2004"><net_src comp="1996" pin="1"/><net_sink comp="1999" pin=1"/></net>

<net id="2012"><net_src comp="1944" pin="1"/><net_sink comp="2008" pin=0"/></net>

<net id="2013"><net_src comp="2005" pin="1"/><net_sink comp="2008" pin=1"/></net>

<net id="2017"><net_src comp="1999" pin="2"/><net_sink comp="2014" pin=0"/></net>

<net id="2021"><net_src comp="2008" pin="2"/><net_sink comp="2018" pin=0"/></net>

<net id="2029"><net_src comp="1944" pin="1"/><net_sink comp="2025" pin=0"/></net>

<net id="2030"><net_src comp="2022" pin="1"/><net_sink comp="2025" pin=1"/></net>

<net id="2038"><net_src comp="1944" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2039"><net_src comp="2031" pin="1"/><net_sink comp="2034" pin=1"/></net>

<net id="2043"><net_src comp="2025" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2047"><net_src comp="2034" pin="2"/><net_sink comp="2044" pin=0"/></net>

<net id="2058"><net_src comp="2051" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2059"><net_src comp="2048" pin="1"/><net_sink comp="2054" pin=1"/></net>

<net id="2067"><net_src comp="2051" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2068"><net_src comp="2060" pin="1"/><net_sink comp="2063" pin=1"/></net>

<net id="2076"><net_src comp="2069" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2077"><net_src comp="2051" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2085"><net_src comp="2078" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2086"><net_src comp="2051" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2094"><net_src comp="2087" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2095"><net_src comp="2051" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2103"><net_src comp="2096" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2104"><net_src comp="2051" pin="1"/><net_sink comp="2099" pin=1"/></net>

<net id="2112"><net_src comp="2105" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2113"><net_src comp="2051" pin="1"/><net_sink comp="2108" pin=1"/></net>

<net id="2121"><net_src comp="2114" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="2122"><net_src comp="2051" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2128"><net_src comp="206" pin="0"/><net_sink comp="2123" pin=0"/></net>

<net id="2129"><net_src comp="208" pin="0"/><net_sink comp="2123" pin=2"/></net>

<net id="2133"><net_src comp="2123" pin="3"/><net_sink comp="2130" pin=0"/></net>

<net id="2139"><net_src comp="206" pin="0"/><net_sink comp="2134" pin=0"/></net>

<net id="2140"><net_src comp="208" pin="0"/><net_sink comp="2134" pin=2"/></net>

<net id="2144"><net_src comp="2134" pin="3"/><net_sink comp="2141" pin=0"/></net>

<net id="2150"><net_src comp="210" pin="0"/><net_sink comp="2145" pin=0"/></net>

<net id="2151"><net_src comp="208" pin="0"/><net_sink comp="2145" pin=2"/></net>

<net id="2155"><net_src comp="2145" pin="3"/><net_sink comp="2152" pin=0"/></net>

<net id="2160"><net_src comp="2130" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2161"><net_src comp="2152" pin="1"/><net_sink comp="2156" pin=1"/></net>

<net id="2167"><net_src comp="210" pin="0"/><net_sink comp="2162" pin=0"/></net>

<net id="2168"><net_src comp="208" pin="0"/><net_sink comp="2162" pin=2"/></net>

<net id="2172"><net_src comp="2162" pin="3"/><net_sink comp="2169" pin=0"/></net>

<net id="2177"><net_src comp="2141" pin="1"/><net_sink comp="2173" pin=0"/></net>

<net id="2178"><net_src comp="2169" pin="1"/><net_sink comp="2173" pin=1"/></net>

<net id="2184"><net_src comp="212" pin="0"/><net_sink comp="2179" pin=0"/></net>

<net id="2185"><net_src comp="2156" pin="2"/><net_sink comp="2179" pin=1"/></net>

<net id="2186"><net_src comp="214" pin="0"/><net_sink comp="2179" pin=2"/></net>

<net id="2193"><net_src comp="216" pin="0"/><net_sink comp="2187" pin=0"/></net>

<net id="2194"><net_src comp="2156" pin="2"/><net_sink comp="2187" pin=1"/></net>

<net id="2195"><net_src comp="142" pin="0"/><net_sink comp="2187" pin=2"/></net>

<net id="2196"><net_src comp="218" pin="0"/><net_sink comp="2187" pin=3"/></net>

<net id="2202"><net_src comp="212" pin="0"/><net_sink comp="2197" pin=0"/></net>

<net id="2203"><net_src comp="2156" pin="2"/><net_sink comp="2197" pin=1"/></net>

<net id="2204"><net_src comp="218" pin="0"/><net_sink comp="2197" pin=2"/></net>

<net id="2211"><net_src comp="220" pin="0"/><net_sink comp="2205" pin=0"/></net>

<net id="2212"><net_src comp="2156" pin="2"/><net_sink comp="2205" pin=1"/></net>

<net id="2213"><net_src comp="222" pin="0"/><net_sink comp="2205" pin=2"/></net>

<net id="2214"><net_src comp="214" pin="0"/><net_sink comp="2205" pin=3"/></net>

<net id="2219"><net_src comp="2205" pin="4"/><net_sink comp="2215" pin=0"/></net>

<net id="2220"><net_src comp="180" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2225"><net_src comp="2197" pin="3"/><net_sink comp="2221" pin=0"/></net>

<net id="2226"><net_src comp="2215" pin="2"/><net_sink comp="2221" pin=1"/></net>

<net id="2231"><net_src comp="2179" pin="3"/><net_sink comp="2227" pin=0"/></net>

<net id="2232"><net_src comp="112" pin="0"/><net_sink comp="2227" pin=1"/></net>

<net id="2237"><net_src comp="2221" pin="2"/><net_sink comp="2233" pin=0"/></net>

<net id="2238"><net_src comp="2227" pin="2"/><net_sink comp="2233" pin=1"/></net>

<net id="2243"><net_src comp="2197" pin="3"/><net_sink comp="2239" pin=0"/></net>

<net id="2244"><net_src comp="112" pin="0"/><net_sink comp="2239" pin=1"/></net>

<net id="2249"><net_src comp="2205" pin="4"/><net_sink comp="2245" pin=0"/></net>

<net id="2250"><net_src comp="224" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2257"><net_src comp="226" pin="0"/><net_sink comp="2251" pin=0"/></net>

<net id="2258"><net_src comp="2156" pin="2"/><net_sink comp="2251" pin=1"/></net>

<net id="2259"><net_src comp="142" pin="0"/><net_sink comp="2251" pin=2"/></net>

<net id="2260"><net_src comp="228" pin="0"/><net_sink comp="2251" pin=3"/></net>

<net id="2265"><net_src comp="2251" pin="4"/><net_sink comp="2261" pin=0"/></net>

<net id="2266"><net_src comp="230" pin="0"/><net_sink comp="2261" pin=1"/></net>

<net id="2271"><net_src comp="2261" pin="2"/><net_sink comp="2267" pin=0"/></net>

<net id="2272"><net_src comp="2239" pin="2"/><net_sink comp="2267" pin=1"/></net>

<net id="2277"><net_src comp="2267" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2278"><net_src comp="2245" pin="2"/><net_sink comp="2273" pin=1"/></net>

<net id="2283"><net_src comp="2273" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2284"><net_src comp="2179" pin="3"/><net_sink comp="2279" pin=1"/></net>

<net id="2290"><net_src comp="2233" pin="2"/><net_sink comp="2285" pin=0"/></net>

<net id="2291"><net_src comp="232" pin="0"/><net_sink comp="2285" pin=1"/></net>

<net id="2292"><net_src comp="234" pin="0"/><net_sink comp="2285" pin=2"/></net>

<net id="2297"><net_src comp="2233" pin="2"/><net_sink comp="2293" pin=0"/></net>

<net id="2298"><net_src comp="2279" pin="2"/><net_sink comp="2293" pin=1"/></net>

<net id="2304"><net_src comp="2293" pin="2"/><net_sink comp="2299" pin=0"/></net>

<net id="2305"><net_src comp="2285" pin="3"/><net_sink comp="2299" pin=1"/></net>

<net id="2306"><net_src comp="2187" pin="4"/><net_sink comp="2299" pin=2"/></net>

<net id="2312"><net_src comp="212" pin="0"/><net_sink comp="2307" pin=0"/></net>

<net id="2313"><net_src comp="2173" pin="2"/><net_sink comp="2307" pin=1"/></net>

<net id="2314"><net_src comp="214" pin="0"/><net_sink comp="2307" pin=2"/></net>

<net id="2321"><net_src comp="216" pin="0"/><net_sink comp="2315" pin=0"/></net>

<net id="2322"><net_src comp="2173" pin="2"/><net_sink comp="2315" pin=1"/></net>

<net id="2323"><net_src comp="142" pin="0"/><net_sink comp="2315" pin=2"/></net>

<net id="2324"><net_src comp="218" pin="0"/><net_sink comp="2315" pin=3"/></net>

<net id="2330"><net_src comp="212" pin="0"/><net_sink comp="2325" pin=0"/></net>

<net id="2331"><net_src comp="2173" pin="2"/><net_sink comp="2325" pin=1"/></net>

<net id="2332"><net_src comp="218" pin="0"/><net_sink comp="2325" pin=2"/></net>

<net id="2339"><net_src comp="220" pin="0"/><net_sink comp="2333" pin=0"/></net>

<net id="2340"><net_src comp="2173" pin="2"/><net_sink comp="2333" pin=1"/></net>

<net id="2341"><net_src comp="222" pin="0"/><net_sink comp="2333" pin=2"/></net>

<net id="2342"><net_src comp="214" pin="0"/><net_sink comp="2333" pin=3"/></net>

<net id="2347"><net_src comp="2333" pin="4"/><net_sink comp="2343" pin=0"/></net>

<net id="2348"><net_src comp="180" pin="0"/><net_sink comp="2343" pin=1"/></net>

<net id="2353"><net_src comp="2325" pin="3"/><net_sink comp="2349" pin=0"/></net>

<net id="2354"><net_src comp="2343" pin="2"/><net_sink comp="2349" pin=1"/></net>

<net id="2359"><net_src comp="2307" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2360"><net_src comp="112" pin="0"/><net_sink comp="2355" pin=1"/></net>

<net id="2365"><net_src comp="2349" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2366"><net_src comp="2355" pin="2"/><net_sink comp="2361" pin=1"/></net>

<net id="2371"><net_src comp="2325" pin="3"/><net_sink comp="2367" pin=0"/></net>

<net id="2372"><net_src comp="112" pin="0"/><net_sink comp="2367" pin=1"/></net>

<net id="2377"><net_src comp="2333" pin="4"/><net_sink comp="2373" pin=0"/></net>

<net id="2378"><net_src comp="224" pin="0"/><net_sink comp="2373" pin=1"/></net>

<net id="2385"><net_src comp="226" pin="0"/><net_sink comp="2379" pin=0"/></net>

<net id="2386"><net_src comp="2173" pin="2"/><net_sink comp="2379" pin=1"/></net>

<net id="2387"><net_src comp="142" pin="0"/><net_sink comp="2379" pin=2"/></net>

<net id="2388"><net_src comp="228" pin="0"/><net_sink comp="2379" pin=3"/></net>

<net id="2393"><net_src comp="2379" pin="4"/><net_sink comp="2389" pin=0"/></net>

<net id="2394"><net_src comp="230" pin="0"/><net_sink comp="2389" pin=1"/></net>

<net id="2399"><net_src comp="2389" pin="2"/><net_sink comp="2395" pin=0"/></net>

<net id="2400"><net_src comp="2367" pin="2"/><net_sink comp="2395" pin=1"/></net>

<net id="2405"><net_src comp="2395" pin="2"/><net_sink comp="2401" pin=0"/></net>

<net id="2406"><net_src comp="2373" pin="2"/><net_sink comp="2401" pin=1"/></net>

<net id="2411"><net_src comp="2401" pin="2"/><net_sink comp="2407" pin=0"/></net>

<net id="2412"><net_src comp="2307" pin="3"/><net_sink comp="2407" pin=1"/></net>

<net id="2418"><net_src comp="2361" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2419"><net_src comp="232" pin="0"/><net_sink comp="2413" pin=1"/></net>

<net id="2420"><net_src comp="234" pin="0"/><net_sink comp="2413" pin=2"/></net>

<net id="2425"><net_src comp="2361" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2426"><net_src comp="2407" pin="2"/><net_sink comp="2421" pin=1"/></net>

<net id="2432"><net_src comp="2421" pin="2"/><net_sink comp="2427" pin=0"/></net>

<net id="2433"><net_src comp="2413" pin="3"/><net_sink comp="2427" pin=1"/></net>

<net id="2434"><net_src comp="2315" pin="4"/><net_sink comp="2427" pin=2"/></net>

<net id="2440"><net_src comp="206" pin="0"/><net_sink comp="2435" pin=0"/></net>

<net id="2441"><net_src comp="208" pin="0"/><net_sink comp="2435" pin=2"/></net>

<net id="2445"><net_src comp="2435" pin="3"/><net_sink comp="2442" pin=0"/></net>

<net id="2451"><net_src comp="206" pin="0"/><net_sink comp="2446" pin=0"/></net>

<net id="2452"><net_src comp="208" pin="0"/><net_sink comp="2446" pin=2"/></net>

<net id="2456"><net_src comp="2446" pin="3"/><net_sink comp="2453" pin=0"/></net>

<net id="2462"><net_src comp="210" pin="0"/><net_sink comp="2457" pin=0"/></net>

<net id="2463"><net_src comp="208" pin="0"/><net_sink comp="2457" pin=2"/></net>

<net id="2467"><net_src comp="2457" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2472"><net_src comp="2442" pin="1"/><net_sink comp="2468" pin=0"/></net>

<net id="2473"><net_src comp="2464" pin="1"/><net_sink comp="2468" pin=1"/></net>

<net id="2479"><net_src comp="210" pin="0"/><net_sink comp="2474" pin=0"/></net>

<net id="2480"><net_src comp="208" pin="0"/><net_sink comp="2474" pin=2"/></net>

<net id="2484"><net_src comp="2474" pin="3"/><net_sink comp="2481" pin=0"/></net>

<net id="2489"><net_src comp="2453" pin="1"/><net_sink comp="2485" pin=0"/></net>

<net id="2490"><net_src comp="2481" pin="1"/><net_sink comp="2485" pin=1"/></net>

<net id="2496"><net_src comp="212" pin="0"/><net_sink comp="2491" pin=0"/></net>

<net id="2497"><net_src comp="2468" pin="2"/><net_sink comp="2491" pin=1"/></net>

<net id="2498"><net_src comp="214" pin="0"/><net_sink comp="2491" pin=2"/></net>

<net id="2505"><net_src comp="216" pin="0"/><net_sink comp="2499" pin=0"/></net>

<net id="2506"><net_src comp="2468" pin="2"/><net_sink comp="2499" pin=1"/></net>

<net id="2507"><net_src comp="142" pin="0"/><net_sink comp="2499" pin=2"/></net>

<net id="2508"><net_src comp="218" pin="0"/><net_sink comp="2499" pin=3"/></net>

<net id="2514"><net_src comp="212" pin="0"/><net_sink comp="2509" pin=0"/></net>

<net id="2515"><net_src comp="2468" pin="2"/><net_sink comp="2509" pin=1"/></net>

<net id="2516"><net_src comp="218" pin="0"/><net_sink comp="2509" pin=2"/></net>

<net id="2523"><net_src comp="220" pin="0"/><net_sink comp="2517" pin=0"/></net>

<net id="2524"><net_src comp="2468" pin="2"/><net_sink comp="2517" pin=1"/></net>

<net id="2525"><net_src comp="222" pin="0"/><net_sink comp="2517" pin=2"/></net>

<net id="2526"><net_src comp="214" pin="0"/><net_sink comp="2517" pin=3"/></net>

<net id="2531"><net_src comp="2517" pin="4"/><net_sink comp="2527" pin=0"/></net>

<net id="2532"><net_src comp="180" pin="0"/><net_sink comp="2527" pin=1"/></net>

<net id="2537"><net_src comp="2509" pin="3"/><net_sink comp="2533" pin=0"/></net>

<net id="2538"><net_src comp="2527" pin="2"/><net_sink comp="2533" pin=1"/></net>

<net id="2543"><net_src comp="2491" pin="3"/><net_sink comp="2539" pin=0"/></net>

<net id="2544"><net_src comp="112" pin="0"/><net_sink comp="2539" pin=1"/></net>

<net id="2549"><net_src comp="2533" pin="2"/><net_sink comp="2545" pin=0"/></net>

<net id="2550"><net_src comp="2539" pin="2"/><net_sink comp="2545" pin=1"/></net>

<net id="2555"><net_src comp="2509" pin="3"/><net_sink comp="2551" pin=0"/></net>

<net id="2556"><net_src comp="112" pin="0"/><net_sink comp="2551" pin=1"/></net>

<net id="2561"><net_src comp="2517" pin="4"/><net_sink comp="2557" pin=0"/></net>

<net id="2562"><net_src comp="224" pin="0"/><net_sink comp="2557" pin=1"/></net>

<net id="2569"><net_src comp="226" pin="0"/><net_sink comp="2563" pin=0"/></net>

<net id="2570"><net_src comp="2468" pin="2"/><net_sink comp="2563" pin=1"/></net>

<net id="2571"><net_src comp="142" pin="0"/><net_sink comp="2563" pin=2"/></net>

<net id="2572"><net_src comp="228" pin="0"/><net_sink comp="2563" pin=3"/></net>

<net id="2577"><net_src comp="2563" pin="4"/><net_sink comp="2573" pin=0"/></net>

<net id="2578"><net_src comp="230" pin="0"/><net_sink comp="2573" pin=1"/></net>

<net id="2583"><net_src comp="2573" pin="2"/><net_sink comp="2579" pin=0"/></net>

<net id="2584"><net_src comp="2551" pin="2"/><net_sink comp="2579" pin=1"/></net>

<net id="2589"><net_src comp="2579" pin="2"/><net_sink comp="2585" pin=0"/></net>

<net id="2590"><net_src comp="2557" pin="2"/><net_sink comp="2585" pin=1"/></net>

<net id="2595"><net_src comp="2585" pin="2"/><net_sink comp="2591" pin=0"/></net>

<net id="2596"><net_src comp="2491" pin="3"/><net_sink comp="2591" pin=1"/></net>

<net id="2602"><net_src comp="2545" pin="2"/><net_sink comp="2597" pin=0"/></net>

<net id="2603"><net_src comp="232" pin="0"/><net_sink comp="2597" pin=1"/></net>

<net id="2604"><net_src comp="234" pin="0"/><net_sink comp="2597" pin=2"/></net>

<net id="2609"><net_src comp="2545" pin="2"/><net_sink comp="2605" pin=0"/></net>

<net id="2610"><net_src comp="2591" pin="2"/><net_sink comp="2605" pin=1"/></net>

<net id="2616"><net_src comp="2605" pin="2"/><net_sink comp="2611" pin=0"/></net>

<net id="2617"><net_src comp="2597" pin="3"/><net_sink comp="2611" pin=1"/></net>

<net id="2618"><net_src comp="2499" pin="4"/><net_sink comp="2611" pin=2"/></net>

<net id="2624"><net_src comp="212" pin="0"/><net_sink comp="2619" pin=0"/></net>

<net id="2625"><net_src comp="2485" pin="2"/><net_sink comp="2619" pin=1"/></net>

<net id="2626"><net_src comp="214" pin="0"/><net_sink comp="2619" pin=2"/></net>

<net id="2633"><net_src comp="216" pin="0"/><net_sink comp="2627" pin=0"/></net>

<net id="2634"><net_src comp="2485" pin="2"/><net_sink comp="2627" pin=1"/></net>

<net id="2635"><net_src comp="142" pin="0"/><net_sink comp="2627" pin=2"/></net>

<net id="2636"><net_src comp="218" pin="0"/><net_sink comp="2627" pin=3"/></net>

<net id="2642"><net_src comp="212" pin="0"/><net_sink comp="2637" pin=0"/></net>

<net id="2643"><net_src comp="2485" pin="2"/><net_sink comp="2637" pin=1"/></net>

<net id="2644"><net_src comp="218" pin="0"/><net_sink comp="2637" pin=2"/></net>

<net id="2651"><net_src comp="220" pin="0"/><net_sink comp="2645" pin=0"/></net>

<net id="2652"><net_src comp="2485" pin="2"/><net_sink comp="2645" pin=1"/></net>

<net id="2653"><net_src comp="222" pin="0"/><net_sink comp="2645" pin=2"/></net>

<net id="2654"><net_src comp="214" pin="0"/><net_sink comp="2645" pin=3"/></net>

<net id="2659"><net_src comp="2645" pin="4"/><net_sink comp="2655" pin=0"/></net>

<net id="2660"><net_src comp="180" pin="0"/><net_sink comp="2655" pin=1"/></net>

<net id="2665"><net_src comp="2637" pin="3"/><net_sink comp="2661" pin=0"/></net>

<net id="2666"><net_src comp="2655" pin="2"/><net_sink comp="2661" pin=1"/></net>

<net id="2671"><net_src comp="2619" pin="3"/><net_sink comp="2667" pin=0"/></net>

<net id="2672"><net_src comp="112" pin="0"/><net_sink comp="2667" pin=1"/></net>

<net id="2677"><net_src comp="2661" pin="2"/><net_sink comp="2673" pin=0"/></net>

<net id="2678"><net_src comp="2667" pin="2"/><net_sink comp="2673" pin=1"/></net>

<net id="2683"><net_src comp="2637" pin="3"/><net_sink comp="2679" pin=0"/></net>

<net id="2684"><net_src comp="112" pin="0"/><net_sink comp="2679" pin=1"/></net>

<net id="2689"><net_src comp="2645" pin="4"/><net_sink comp="2685" pin=0"/></net>

<net id="2690"><net_src comp="224" pin="0"/><net_sink comp="2685" pin=1"/></net>

<net id="2697"><net_src comp="226" pin="0"/><net_sink comp="2691" pin=0"/></net>

<net id="2698"><net_src comp="2485" pin="2"/><net_sink comp="2691" pin=1"/></net>

<net id="2699"><net_src comp="142" pin="0"/><net_sink comp="2691" pin=2"/></net>

<net id="2700"><net_src comp="228" pin="0"/><net_sink comp="2691" pin=3"/></net>

<net id="2705"><net_src comp="2691" pin="4"/><net_sink comp="2701" pin=0"/></net>

<net id="2706"><net_src comp="230" pin="0"/><net_sink comp="2701" pin=1"/></net>

<net id="2711"><net_src comp="2701" pin="2"/><net_sink comp="2707" pin=0"/></net>

<net id="2712"><net_src comp="2679" pin="2"/><net_sink comp="2707" pin=1"/></net>

<net id="2717"><net_src comp="2707" pin="2"/><net_sink comp="2713" pin=0"/></net>

<net id="2718"><net_src comp="2685" pin="2"/><net_sink comp="2713" pin=1"/></net>

<net id="2723"><net_src comp="2713" pin="2"/><net_sink comp="2719" pin=0"/></net>

<net id="2724"><net_src comp="2619" pin="3"/><net_sink comp="2719" pin=1"/></net>

<net id="2730"><net_src comp="2673" pin="2"/><net_sink comp="2725" pin=0"/></net>

<net id="2731"><net_src comp="232" pin="0"/><net_sink comp="2725" pin=1"/></net>

<net id="2732"><net_src comp="234" pin="0"/><net_sink comp="2725" pin=2"/></net>

<net id="2737"><net_src comp="2673" pin="2"/><net_sink comp="2733" pin=0"/></net>

<net id="2738"><net_src comp="2719" pin="2"/><net_sink comp="2733" pin=1"/></net>

<net id="2744"><net_src comp="2733" pin="2"/><net_sink comp="2739" pin=0"/></net>

<net id="2745"><net_src comp="2725" pin="3"/><net_sink comp="2739" pin=1"/></net>

<net id="2746"><net_src comp="2627" pin="4"/><net_sink comp="2739" pin=2"/></net>

<net id="2752"><net_src comp="206" pin="0"/><net_sink comp="2747" pin=0"/></net>

<net id="2753"><net_src comp="208" pin="0"/><net_sink comp="2747" pin=2"/></net>

<net id="2757"><net_src comp="2747" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2763"><net_src comp="206" pin="0"/><net_sink comp="2758" pin=0"/></net>

<net id="2764"><net_src comp="208" pin="0"/><net_sink comp="2758" pin=2"/></net>

<net id="2768"><net_src comp="2758" pin="3"/><net_sink comp="2765" pin=0"/></net>

<net id="2774"><net_src comp="210" pin="0"/><net_sink comp="2769" pin=0"/></net>

<net id="2775"><net_src comp="208" pin="0"/><net_sink comp="2769" pin=2"/></net>

<net id="2779"><net_src comp="2769" pin="3"/><net_sink comp="2776" pin=0"/></net>

<net id="2784"><net_src comp="2754" pin="1"/><net_sink comp="2780" pin=0"/></net>

<net id="2785"><net_src comp="2776" pin="1"/><net_sink comp="2780" pin=1"/></net>

<net id="2791"><net_src comp="210" pin="0"/><net_sink comp="2786" pin=0"/></net>

<net id="2792"><net_src comp="208" pin="0"/><net_sink comp="2786" pin=2"/></net>

<net id="2796"><net_src comp="2786" pin="3"/><net_sink comp="2793" pin=0"/></net>

<net id="2801"><net_src comp="2765" pin="1"/><net_sink comp="2797" pin=0"/></net>

<net id="2802"><net_src comp="2793" pin="1"/><net_sink comp="2797" pin=1"/></net>

<net id="2808"><net_src comp="212" pin="0"/><net_sink comp="2803" pin=0"/></net>

<net id="2809"><net_src comp="2780" pin="2"/><net_sink comp="2803" pin=1"/></net>

<net id="2810"><net_src comp="214" pin="0"/><net_sink comp="2803" pin=2"/></net>

<net id="2817"><net_src comp="216" pin="0"/><net_sink comp="2811" pin=0"/></net>

<net id="2818"><net_src comp="2780" pin="2"/><net_sink comp="2811" pin=1"/></net>

<net id="2819"><net_src comp="142" pin="0"/><net_sink comp="2811" pin=2"/></net>

<net id="2820"><net_src comp="218" pin="0"/><net_sink comp="2811" pin=3"/></net>

<net id="2826"><net_src comp="212" pin="0"/><net_sink comp="2821" pin=0"/></net>

<net id="2827"><net_src comp="2780" pin="2"/><net_sink comp="2821" pin=1"/></net>

<net id="2828"><net_src comp="218" pin="0"/><net_sink comp="2821" pin=2"/></net>

<net id="2835"><net_src comp="220" pin="0"/><net_sink comp="2829" pin=0"/></net>

<net id="2836"><net_src comp="2780" pin="2"/><net_sink comp="2829" pin=1"/></net>

<net id="2837"><net_src comp="222" pin="0"/><net_sink comp="2829" pin=2"/></net>

<net id="2838"><net_src comp="214" pin="0"/><net_sink comp="2829" pin=3"/></net>

<net id="2843"><net_src comp="2829" pin="4"/><net_sink comp="2839" pin=0"/></net>

<net id="2844"><net_src comp="180" pin="0"/><net_sink comp="2839" pin=1"/></net>

<net id="2849"><net_src comp="2821" pin="3"/><net_sink comp="2845" pin=0"/></net>

<net id="2850"><net_src comp="2839" pin="2"/><net_sink comp="2845" pin=1"/></net>

<net id="2855"><net_src comp="2803" pin="3"/><net_sink comp="2851" pin=0"/></net>

<net id="2856"><net_src comp="112" pin="0"/><net_sink comp="2851" pin=1"/></net>

<net id="2861"><net_src comp="2845" pin="2"/><net_sink comp="2857" pin=0"/></net>

<net id="2862"><net_src comp="2851" pin="2"/><net_sink comp="2857" pin=1"/></net>

<net id="2867"><net_src comp="2821" pin="3"/><net_sink comp="2863" pin=0"/></net>

<net id="2868"><net_src comp="112" pin="0"/><net_sink comp="2863" pin=1"/></net>

<net id="2873"><net_src comp="2829" pin="4"/><net_sink comp="2869" pin=0"/></net>

<net id="2874"><net_src comp="224" pin="0"/><net_sink comp="2869" pin=1"/></net>

<net id="2881"><net_src comp="226" pin="0"/><net_sink comp="2875" pin=0"/></net>

<net id="2882"><net_src comp="2780" pin="2"/><net_sink comp="2875" pin=1"/></net>

<net id="2883"><net_src comp="142" pin="0"/><net_sink comp="2875" pin=2"/></net>

<net id="2884"><net_src comp="228" pin="0"/><net_sink comp="2875" pin=3"/></net>

<net id="2889"><net_src comp="2875" pin="4"/><net_sink comp="2885" pin=0"/></net>

<net id="2890"><net_src comp="230" pin="0"/><net_sink comp="2885" pin=1"/></net>

<net id="2895"><net_src comp="2885" pin="2"/><net_sink comp="2891" pin=0"/></net>

<net id="2896"><net_src comp="2863" pin="2"/><net_sink comp="2891" pin=1"/></net>

<net id="2901"><net_src comp="2891" pin="2"/><net_sink comp="2897" pin=0"/></net>

<net id="2902"><net_src comp="2869" pin="2"/><net_sink comp="2897" pin=1"/></net>

<net id="2907"><net_src comp="2897" pin="2"/><net_sink comp="2903" pin=0"/></net>

<net id="2908"><net_src comp="2803" pin="3"/><net_sink comp="2903" pin=1"/></net>

<net id="2914"><net_src comp="2857" pin="2"/><net_sink comp="2909" pin=0"/></net>

<net id="2915"><net_src comp="232" pin="0"/><net_sink comp="2909" pin=1"/></net>

<net id="2916"><net_src comp="234" pin="0"/><net_sink comp="2909" pin=2"/></net>

<net id="2921"><net_src comp="2857" pin="2"/><net_sink comp="2917" pin=0"/></net>

<net id="2922"><net_src comp="2903" pin="2"/><net_sink comp="2917" pin=1"/></net>

<net id="2928"><net_src comp="2917" pin="2"/><net_sink comp="2923" pin=0"/></net>

<net id="2929"><net_src comp="2909" pin="3"/><net_sink comp="2923" pin=1"/></net>

<net id="2930"><net_src comp="2811" pin="4"/><net_sink comp="2923" pin=2"/></net>

<net id="2936"><net_src comp="212" pin="0"/><net_sink comp="2931" pin=0"/></net>

<net id="2937"><net_src comp="2797" pin="2"/><net_sink comp="2931" pin=1"/></net>

<net id="2938"><net_src comp="214" pin="0"/><net_sink comp="2931" pin=2"/></net>

<net id="2945"><net_src comp="216" pin="0"/><net_sink comp="2939" pin=0"/></net>

<net id="2946"><net_src comp="2797" pin="2"/><net_sink comp="2939" pin=1"/></net>

<net id="2947"><net_src comp="142" pin="0"/><net_sink comp="2939" pin=2"/></net>

<net id="2948"><net_src comp="218" pin="0"/><net_sink comp="2939" pin=3"/></net>

<net id="2954"><net_src comp="212" pin="0"/><net_sink comp="2949" pin=0"/></net>

<net id="2955"><net_src comp="2797" pin="2"/><net_sink comp="2949" pin=1"/></net>

<net id="2956"><net_src comp="218" pin="0"/><net_sink comp="2949" pin=2"/></net>

<net id="2963"><net_src comp="220" pin="0"/><net_sink comp="2957" pin=0"/></net>

<net id="2964"><net_src comp="2797" pin="2"/><net_sink comp="2957" pin=1"/></net>

<net id="2965"><net_src comp="222" pin="0"/><net_sink comp="2957" pin=2"/></net>

<net id="2966"><net_src comp="214" pin="0"/><net_sink comp="2957" pin=3"/></net>

<net id="2971"><net_src comp="2957" pin="4"/><net_sink comp="2967" pin=0"/></net>

<net id="2972"><net_src comp="180" pin="0"/><net_sink comp="2967" pin=1"/></net>

<net id="2977"><net_src comp="2949" pin="3"/><net_sink comp="2973" pin=0"/></net>

<net id="2978"><net_src comp="2967" pin="2"/><net_sink comp="2973" pin=1"/></net>

<net id="2983"><net_src comp="2931" pin="3"/><net_sink comp="2979" pin=0"/></net>

<net id="2984"><net_src comp="112" pin="0"/><net_sink comp="2979" pin=1"/></net>

<net id="2989"><net_src comp="2973" pin="2"/><net_sink comp="2985" pin=0"/></net>

<net id="2990"><net_src comp="2979" pin="2"/><net_sink comp="2985" pin=1"/></net>

<net id="2995"><net_src comp="2949" pin="3"/><net_sink comp="2991" pin=0"/></net>

<net id="2996"><net_src comp="112" pin="0"/><net_sink comp="2991" pin=1"/></net>

<net id="3001"><net_src comp="2957" pin="4"/><net_sink comp="2997" pin=0"/></net>

<net id="3002"><net_src comp="224" pin="0"/><net_sink comp="2997" pin=1"/></net>

<net id="3009"><net_src comp="226" pin="0"/><net_sink comp="3003" pin=0"/></net>

<net id="3010"><net_src comp="2797" pin="2"/><net_sink comp="3003" pin=1"/></net>

<net id="3011"><net_src comp="142" pin="0"/><net_sink comp="3003" pin=2"/></net>

<net id="3012"><net_src comp="228" pin="0"/><net_sink comp="3003" pin=3"/></net>

<net id="3017"><net_src comp="3003" pin="4"/><net_sink comp="3013" pin=0"/></net>

<net id="3018"><net_src comp="230" pin="0"/><net_sink comp="3013" pin=1"/></net>

<net id="3023"><net_src comp="3013" pin="2"/><net_sink comp="3019" pin=0"/></net>

<net id="3024"><net_src comp="2991" pin="2"/><net_sink comp="3019" pin=1"/></net>

<net id="3029"><net_src comp="3019" pin="2"/><net_sink comp="3025" pin=0"/></net>

<net id="3030"><net_src comp="2997" pin="2"/><net_sink comp="3025" pin=1"/></net>

<net id="3035"><net_src comp="3025" pin="2"/><net_sink comp="3031" pin=0"/></net>

<net id="3036"><net_src comp="2931" pin="3"/><net_sink comp="3031" pin=1"/></net>

<net id="3042"><net_src comp="2985" pin="2"/><net_sink comp="3037" pin=0"/></net>

<net id="3043"><net_src comp="232" pin="0"/><net_sink comp="3037" pin=1"/></net>

<net id="3044"><net_src comp="234" pin="0"/><net_sink comp="3037" pin=2"/></net>

<net id="3049"><net_src comp="2985" pin="2"/><net_sink comp="3045" pin=0"/></net>

<net id="3050"><net_src comp="3031" pin="2"/><net_sink comp="3045" pin=1"/></net>

<net id="3056"><net_src comp="3045" pin="2"/><net_sink comp="3051" pin=0"/></net>

<net id="3057"><net_src comp="3037" pin="3"/><net_sink comp="3051" pin=1"/></net>

<net id="3058"><net_src comp="2939" pin="4"/><net_sink comp="3051" pin=2"/></net>

<net id="3064"><net_src comp="206" pin="0"/><net_sink comp="3059" pin=0"/></net>

<net id="3065"><net_src comp="208" pin="0"/><net_sink comp="3059" pin=2"/></net>

<net id="3069"><net_src comp="3059" pin="3"/><net_sink comp="3066" pin=0"/></net>

<net id="3075"><net_src comp="206" pin="0"/><net_sink comp="3070" pin=0"/></net>

<net id="3076"><net_src comp="208" pin="0"/><net_sink comp="3070" pin=2"/></net>

<net id="3080"><net_src comp="3070" pin="3"/><net_sink comp="3077" pin=0"/></net>

<net id="3086"><net_src comp="210" pin="0"/><net_sink comp="3081" pin=0"/></net>

<net id="3087"><net_src comp="208" pin="0"/><net_sink comp="3081" pin=2"/></net>

<net id="3091"><net_src comp="3081" pin="3"/><net_sink comp="3088" pin=0"/></net>

<net id="3096"><net_src comp="3066" pin="1"/><net_sink comp="3092" pin=0"/></net>

<net id="3097"><net_src comp="3088" pin="1"/><net_sink comp="3092" pin=1"/></net>

<net id="3103"><net_src comp="210" pin="0"/><net_sink comp="3098" pin=0"/></net>

<net id="3104"><net_src comp="208" pin="0"/><net_sink comp="3098" pin=2"/></net>

<net id="3108"><net_src comp="3098" pin="3"/><net_sink comp="3105" pin=0"/></net>

<net id="3113"><net_src comp="3077" pin="1"/><net_sink comp="3109" pin=0"/></net>

<net id="3114"><net_src comp="3105" pin="1"/><net_sink comp="3109" pin=1"/></net>

<net id="3120"><net_src comp="212" pin="0"/><net_sink comp="3115" pin=0"/></net>

<net id="3121"><net_src comp="3092" pin="2"/><net_sink comp="3115" pin=1"/></net>

<net id="3122"><net_src comp="214" pin="0"/><net_sink comp="3115" pin=2"/></net>

<net id="3129"><net_src comp="216" pin="0"/><net_sink comp="3123" pin=0"/></net>

<net id="3130"><net_src comp="3092" pin="2"/><net_sink comp="3123" pin=1"/></net>

<net id="3131"><net_src comp="142" pin="0"/><net_sink comp="3123" pin=2"/></net>

<net id="3132"><net_src comp="218" pin="0"/><net_sink comp="3123" pin=3"/></net>

<net id="3138"><net_src comp="212" pin="0"/><net_sink comp="3133" pin=0"/></net>

<net id="3139"><net_src comp="3092" pin="2"/><net_sink comp="3133" pin=1"/></net>

<net id="3140"><net_src comp="218" pin="0"/><net_sink comp="3133" pin=2"/></net>

<net id="3147"><net_src comp="220" pin="0"/><net_sink comp="3141" pin=0"/></net>

<net id="3148"><net_src comp="3092" pin="2"/><net_sink comp="3141" pin=1"/></net>

<net id="3149"><net_src comp="222" pin="0"/><net_sink comp="3141" pin=2"/></net>

<net id="3150"><net_src comp="214" pin="0"/><net_sink comp="3141" pin=3"/></net>

<net id="3155"><net_src comp="3141" pin="4"/><net_sink comp="3151" pin=0"/></net>

<net id="3156"><net_src comp="180" pin="0"/><net_sink comp="3151" pin=1"/></net>

<net id="3161"><net_src comp="3133" pin="3"/><net_sink comp="3157" pin=0"/></net>

<net id="3162"><net_src comp="3151" pin="2"/><net_sink comp="3157" pin=1"/></net>

<net id="3167"><net_src comp="3115" pin="3"/><net_sink comp="3163" pin=0"/></net>

<net id="3168"><net_src comp="112" pin="0"/><net_sink comp="3163" pin=1"/></net>

<net id="3173"><net_src comp="3157" pin="2"/><net_sink comp="3169" pin=0"/></net>

<net id="3174"><net_src comp="3163" pin="2"/><net_sink comp="3169" pin=1"/></net>

<net id="3179"><net_src comp="3133" pin="3"/><net_sink comp="3175" pin=0"/></net>

<net id="3180"><net_src comp="112" pin="0"/><net_sink comp="3175" pin=1"/></net>

<net id="3185"><net_src comp="3141" pin="4"/><net_sink comp="3181" pin=0"/></net>

<net id="3186"><net_src comp="224" pin="0"/><net_sink comp="3181" pin=1"/></net>

<net id="3193"><net_src comp="226" pin="0"/><net_sink comp="3187" pin=0"/></net>

<net id="3194"><net_src comp="3092" pin="2"/><net_sink comp="3187" pin=1"/></net>

<net id="3195"><net_src comp="142" pin="0"/><net_sink comp="3187" pin=2"/></net>

<net id="3196"><net_src comp="228" pin="0"/><net_sink comp="3187" pin=3"/></net>

<net id="3201"><net_src comp="3187" pin="4"/><net_sink comp="3197" pin=0"/></net>

<net id="3202"><net_src comp="230" pin="0"/><net_sink comp="3197" pin=1"/></net>

<net id="3207"><net_src comp="3197" pin="2"/><net_sink comp="3203" pin=0"/></net>

<net id="3208"><net_src comp="3175" pin="2"/><net_sink comp="3203" pin=1"/></net>

<net id="3213"><net_src comp="3203" pin="2"/><net_sink comp="3209" pin=0"/></net>

<net id="3214"><net_src comp="3181" pin="2"/><net_sink comp="3209" pin=1"/></net>

<net id="3219"><net_src comp="3209" pin="2"/><net_sink comp="3215" pin=0"/></net>

<net id="3220"><net_src comp="3115" pin="3"/><net_sink comp="3215" pin=1"/></net>

<net id="3226"><net_src comp="3169" pin="2"/><net_sink comp="3221" pin=0"/></net>

<net id="3227"><net_src comp="232" pin="0"/><net_sink comp="3221" pin=1"/></net>

<net id="3228"><net_src comp="234" pin="0"/><net_sink comp="3221" pin=2"/></net>

<net id="3233"><net_src comp="3169" pin="2"/><net_sink comp="3229" pin=0"/></net>

<net id="3234"><net_src comp="3215" pin="2"/><net_sink comp="3229" pin=1"/></net>

<net id="3240"><net_src comp="3229" pin="2"/><net_sink comp="3235" pin=0"/></net>

<net id="3241"><net_src comp="3221" pin="3"/><net_sink comp="3235" pin=1"/></net>

<net id="3242"><net_src comp="3123" pin="4"/><net_sink comp="3235" pin=2"/></net>

<net id="3248"><net_src comp="212" pin="0"/><net_sink comp="3243" pin=0"/></net>

<net id="3249"><net_src comp="3109" pin="2"/><net_sink comp="3243" pin=1"/></net>

<net id="3250"><net_src comp="214" pin="0"/><net_sink comp="3243" pin=2"/></net>

<net id="3257"><net_src comp="216" pin="0"/><net_sink comp="3251" pin=0"/></net>

<net id="3258"><net_src comp="3109" pin="2"/><net_sink comp="3251" pin=1"/></net>

<net id="3259"><net_src comp="142" pin="0"/><net_sink comp="3251" pin=2"/></net>

<net id="3260"><net_src comp="218" pin="0"/><net_sink comp="3251" pin=3"/></net>

<net id="3266"><net_src comp="212" pin="0"/><net_sink comp="3261" pin=0"/></net>

<net id="3267"><net_src comp="3109" pin="2"/><net_sink comp="3261" pin=1"/></net>

<net id="3268"><net_src comp="218" pin="0"/><net_sink comp="3261" pin=2"/></net>

<net id="3275"><net_src comp="220" pin="0"/><net_sink comp="3269" pin=0"/></net>

<net id="3276"><net_src comp="3109" pin="2"/><net_sink comp="3269" pin=1"/></net>

<net id="3277"><net_src comp="222" pin="0"/><net_sink comp="3269" pin=2"/></net>

<net id="3278"><net_src comp="214" pin="0"/><net_sink comp="3269" pin=3"/></net>

<net id="3283"><net_src comp="3269" pin="4"/><net_sink comp="3279" pin=0"/></net>

<net id="3284"><net_src comp="180" pin="0"/><net_sink comp="3279" pin=1"/></net>

<net id="3289"><net_src comp="3261" pin="3"/><net_sink comp="3285" pin=0"/></net>

<net id="3290"><net_src comp="3279" pin="2"/><net_sink comp="3285" pin=1"/></net>

<net id="3295"><net_src comp="3243" pin="3"/><net_sink comp="3291" pin=0"/></net>

<net id="3296"><net_src comp="112" pin="0"/><net_sink comp="3291" pin=1"/></net>

<net id="3301"><net_src comp="3285" pin="2"/><net_sink comp="3297" pin=0"/></net>

<net id="3302"><net_src comp="3291" pin="2"/><net_sink comp="3297" pin=1"/></net>

<net id="3307"><net_src comp="3261" pin="3"/><net_sink comp="3303" pin=0"/></net>

<net id="3308"><net_src comp="112" pin="0"/><net_sink comp="3303" pin=1"/></net>

<net id="3313"><net_src comp="3269" pin="4"/><net_sink comp="3309" pin=0"/></net>

<net id="3314"><net_src comp="224" pin="0"/><net_sink comp="3309" pin=1"/></net>

<net id="3321"><net_src comp="226" pin="0"/><net_sink comp="3315" pin=0"/></net>

<net id="3322"><net_src comp="3109" pin="2"/><net_sink comp="3315" pin=1"/></net>

<net id="3323"><net_src comp="142" pin="0"/><net_sink comp="3315" pin=2"/></net>

<net id="3324"><net_src comp="228" pin="0"/><net_sink comp="3315" pin=3"/></net>

<net id="3329"><net_src comp="3315" pin="4"/><net_sink comp="3325" pin=0"/></net>

<net id="3330"><net_src comp="230" pin="0"/><net_sink comp="3325" pin=1"/></net>

<net id="3335"><net_src comp="3325" pin="2"/><net_sink comp="3331" pin=0"/></net>

<net id="3336"><net_src comp="3303" pin="2"/><net_sink comp="3331" pin=1"/></net>

<net id="3341"><net_src comp="3331" pin="2"/><net_sink comp="3337" pin=0"/></net>

<net id="3342"><net_src comp="3309" pin="2"/><net_sink comp="3337" pin=1"/></net>

<net id="3347"><net_src comp="3337" pin="2"/><net_sink comp="3343" pin=0"/></net>

<net id="3348"><net_src comp="3243" pin="3"/><net_sink comp="3343" pin=1"/></net>

<net id="3354"><net_src comp="3297" pin="2"/><net_sink comp="3349" pin=0"/></net>

<net id="3355"><net_src comp="232" pin="0"/><net_sink comp="3349" pin=1"/></net>

<net id="3356"><net_src comp="234" pin="0"/><net_sink comp="3349" pin=2"/></net>

<net id="3361"><net_src comp="3297" pin="2"/><net_sink comp="3357" pin=0"/></net>

<net id="3362"><net_src comp="3343" pin="2"/><net_sink comp="3357" pin=1"/></net>

<net id="3368"><net_src comp="3357" pin="2"/><net_sink comp="3363" pin=0"/></net>

<net id="3369"><net_src comp="3349" pin="3"/><net_sink comp="3363" pin=1"/></net>

<net id="3370"><net_src comp="3251" pin="4"/><net_sink comp="3363" pin=2"/></net>

<net id="3382"><net_src comp="236" pin="0"/><net_sink comp="3371" pin=0"/></net>

<net id="3383"><net_src comp="3371" pin="9"/><net_sink comp="264" pin=2"/></net>

<net id="3389"><net_src comp="1349" pin="1"/><net_sink comp="3384" pin=0"/></net>

<net id="3390"><net_src comp="1299" pin="1"/><net_sink comp="3384" pin=1"/></net>

<net id="3391"><net_src comp="1962" pin="1"/><net_sink comp="3384" pin=2"/></net>

<net id="3397"><net_src comp="1422" pin="1"/><net_sink comp="3392" pin=0"/></net>

<net id="3398"><net_src comp="1299" pin="1"/><net_sink comp="3392" pin=1"/></net>

<net id="3399"><net_src comp="1966" pin="1"/><net_sink comp="3392" pin=2"/></net>

<net id="3405"><net_src comp="1522" pin="1"/><net_sink comp="3400" pin=0"/></net>

<net id="3406"><net_src comp="1299" pin="1"/><net_sink comp="3400" pin=1"/></net>

<net id="3407"><net_src comp="1988" pin="1"/><net_sink comp="3400" pin=2"/></net>

<net id="3413"><net_src comp="1595" pin="1"/><net_sink comp="3408" pin=0"/></net>

<net id="3414"><net_src comp="1299" pin="1"/><net_sink comp="3408" pin=1"/></net>

<net id="3415"><net_src comp="1992" pin="1"/><net_sink comp="3408" pin=2"/></net>

<net id="3421"><net_src comp="1668" pin="1"/><net_sink comp="3416" pin=0"/></net>

<net id="3422"><net_src comp="1299" pin="1"/><net_sink comp="3416" pin=1"/></net>

<net id="3423"><net_src comp="2014" pin="1"/><net_sink comp="3416" pin=2"/></net>

<net id="3429"><net_src comp="1741" pin="1"/><net_sink comp="3424" pin=0"/></net>

<net id="3430"><net_src comp="1299" pin="1"/><net_sink comp="3424" pin=1"/></net>

<net id="3431"><net_src comp="2018" pin="1"/><net_sink comp="3424" pin=2"/></net>

<net id="3437"><net_src comp="1814" pin="1"/><net_sink comp="3432" pin=0"/></net>

<net id="3438"><net_src comp="1299" pin="1"/><net_sink comp="3432" pin=1"/></net>

<net id="3439"><net_src comp="2040" pin="1"/><net_sink comp="3432" pin=2"/></net>

<net id="3445"><net_src comp="1887" pin="1"/><net_sink comp="3440" pin=0"/></net>

<net id="3446"><net_src comp="1299" pin="1"/><net_sink comp="3440" pin=1"/></net>

<net id="3447"><net_src comp="2044" pin="1"/><net_sink comp="3440" pin=2"/></net>

<net id="3453"><net_src comp="1917" pin="1"/><net_sink comp="3448" pin=0"/></net>

<net id="3454"><net_src comp="1914" pin="1"/><net_sink comp="3448" pin=1"/></net>

<net id="3455"><net_src comp="3384" pin="3"/><net_sink comp="3448" pin=2"/></net>

<net id="3456"><net_src comp="3448" pin="3"/><net_sink comp="2123" pin=1"/></net>

<net id="3462"><net_src comp="1920" pin="1"/><net_sink comp="3457" pin=0"/></net>

<net id="3463"><net_src comp="1914" pin="1"/><net_sink comp="3457" pin=1"/></net>

<net id="3464"><net_src comp="3392" pin="3"/><net_sink comp="3457" pin=2"/></net>

<net id="3465"><net_src comp="3457" pin="3"/><net_sink comp="2134" pin=1"/></net>

<net id="3471"><net_src comp="1923" pin="1"/><net_sink comp="3466" pin=0"/></net>

<net id="3472"><net_src comp="1914" pin="1"/><net_sink comp="3466" pin=1"/></net>

<net id="3473"><net_src comp="3400" pin="3"/><net_sink comp="3466" pin=2"/></net>

<net id="3474"><net_src comp="3466" pin="3"/><net_sink comp="2435" pin=1"/></net>

<net id="3480"><net_src comp="1926" pin="1"/><net_sink comp="3475" pin=0"/></net>

<net id="3481"><net_src comp="1914" pin="1"/><net_sink comp="3475" pin=1"/></net>

<net id="3482"><net_src comp="3408" pin="3"/><net_sink comp="3475" pin=2"/></net>

<net id="3483"><net_src comp="3475" pin="3"/><net_sink comp="2446" pin=1"/></net>

<net id="3489"><net_src comp="1929" pin="1"/><net_sink comp="3484" pin=0"/></net>

<net id="3490"><net_src comp="1914" pin="1"/><net_sink comp="3484" pin=1"/></net>

<net id="3491"><net_src comp="3416" pin="3"/><net_sink comp="3484" pin=2"/></net>

<net id="3492"><net_src comp="3484" pin="3"/><net_sink comp="2747" pin=1"/></net>

<net id="3498"><net_src comp="1932" pin="1"/><net_sink comp="3493" pin=0"/></net>

<net id="3499"><net_src comp="1914" pin="1"/><net_sink comp="3493" pin=1"/></net>

<net id="3500"><net_src comp="3424" pin="3"/><net_sink comp="3493" pin=2"/></net>

<net id="3501"><net_src comp="3493" pin="3"/><net_sink comp="2758" pin=1"/></net>

<net id="3507"><net_src comp="1935" pin="1"/><net_sink comp="3502" pin=0"/></net>

<net id="3508"><net_src comp="1914" pin="1"/><net_sink comp="3502" pin=1"/></net>

<net id="3509"><net_src comp="3432" pin="3"/><net_sink comp="3502" pin=2"/></net>

<net id="3510"><net_src comp="3502" pin="3"/><net_sink comp="3059" pin=1"/></net>

<net id="3516"><net_src comp="1938" pin="1"/><net_sink comp="3511" pin=0"/></net>

<net id="3517"><net_src comp="1914" pin="1"/><net_sink comp="3511" pin=1"/></net>

<net id="3518"><net_src comp="3440" pin="3"/><net_sink comp="3511" pin=2"/></net>

<net id="3519"><net_src comp="3511" pin="3"/><net_sink comp="3070" pin=1"/></net>

<net id="3523"><net_src comp="240" pin="1"/><net_sink comp="3520" pin=0"/></net>

<net id="3524"><net_src comp="3520" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="3525"><net_src comp="3520" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="3526"><net_src comp="3520" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="3527"><net_src comp="3520" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="3531"><net_src comp="244" pin="1"/><net_sink comp="3528" pin=0"/></net>

<net id="3532"><net_src comp="3528" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="3533"><net_src comp="3528" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="3534"><net_src comp="3528" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="3538"><net_src comp="248" pin="1"/><net_sink comp="3535" pin=0"/></net>

<net id="3539"><net_src comp="3535" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="3540"><net_src comp="3535" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="3541"><net_src comp="3535" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="3545"><net_src comp="252" pin="2"/><net_sink comp="3542" pin=0"/></net>

<net id="3546"><net_src comp="3542" pin="1"/><net_sink comp="1303" pin=10"/></net>

<net id="3547"><net_src comp="3542" pin="1"/><net_sink comp="1326" pin=10"/></net>

<net id="3548"><net_src comp="3542" pin="1"/><net_sink comp="1353" pin=10"/></net>

<net id="3549"><net_src comp="3542" pin="1"/><net_sink comp="1376" pin=10"/></net>

<net id="3550"><net_src comp="3542" pin="1"/><net_sink comp="1399" pin=10"/></net>

<net id="3551"><net_src comp="3542" pin="1"/><net_sink comp="1426" pin=10"/></net>

<net id="3552"><net_src comp="3542" pin="1"/><net_sink comp="1476" pin=10"/></net>

<net id="3553"><net_src comp="3542" pin="1"/><net_sink comp="1499" pin=10"/></net>

<net id="3554"><net_src comp="3542" pin="1"/><net_sink comp="1526" pin=10"/></net>

<net id="3555"><net_src comp="3542" pin="1"/><net_sink comp="1549" pin=10"/></net>

<net id="3556"><net_src comp="3542" pin="1"/><net_sink comp="1572" pin=10"/></net>

<net id="3557"><net_src comp="3542" pin="1"/><net_sink comp="1599" pin=10"/></net>

<net id="3558"><net_src comp="3542" pin="1"/><net_sink comp="1622" pin=10"/></net>

<net id="3559"><net_src comp="3542" pin="1"/><net_sink comp="1645" pin=10"/></net>

<net id="3560"><net_src comp="3542" pin="1"/><net_sink comp="1672" pin=10"/></net>

<net id="3561"><net_src comp="3542" pin="1"/><net_sink comp="1695" pin=10"/></net>

<net id="3562"><net_src comp="3542" pin="1"/><net_sink comp="1718" pin=10"/></net>

<net id="3563"><net_src comp="3542" pin="1"/><net_sink comp="1745" pin=10"/></net>

<net id="3564"><net_src comp="3542" pin="1"/><net_sink comp="1768" pin=10"/></net>

<net id="3565"><net_src comp="3542" pin="1"/><net_sink comp="1791" pin=10"/></net>

<net id="3566"><net_src comp="3542" pin="1"/><net_sink comp="1818" pin=10"/></net>

<net id="3567"><net_src comp="3542" pin="1"/><net_sink comp="1841" pin=10"/></net>

<net id="3568"><net_src comp="3542" pin="1"/><net_sink comp="1864" pin=10"/></net>

<net id="3569"><net_src comp="3542" pin="1"/><net_sink comp="1891" pin=10"/></net>

<net id="3573"><net_src comp="887" pin="1"/><net_sink comp="3570" pin=0"/></net>

<net id="3574"><net_src comp="3570" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="3578"><net_src comp="890" pin="2"/><net_sink comp="3575" pin=0"/></net>

<net id="3582"><net_src comp="919" pin="1"/><net_sink comp="3579" pin=0"/></net>

<net id="3583"><net_src comp="3579" pin="1"/><net_sink comp="1218" pin=12"/></net>

<net id="3584"><net_src comp="3579" pin="1"/><net_sink comp="1245" pin=12"/></net>

<net id="3585"><net_src comp="3579" pin="1"/><net_sink comp="1272" pin=12"/></net>

<net id="3586"><net_src comp="3579" pin="1"/><net_sink comp="1449" pin=12"/></net>

<net id="3590"><net_src comp="933" pin="4"/><net_sink comp="3587" pin=0"/></net>

<net id="3591"><net_src comp="3587" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="3595"><net_src comp="953" pin="4"/><net_sink comp="3592" pin=0"/></net>

<net id="3596"><net_src comp="3592" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="3600"><net_src comp="977" pin="4"/><net_sink comp="3597" pin=0"/></net>

<net id="3601"><net_src comp="3597" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="3605"><net_src comp="1083" pin="1"/><net_sink comp="3602" pin=0"/></net>

<net id="3606"><net_src comp="3602" pin="1"/><net_sink comp="1941" pin=0"/></net>

<net id="3610"><net_src comp="1091" pin="4"/><net_sink comp="3607" pin=0"/></net>

<net id="3611"><net_src comp="3607" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="3615"><net_src comp="1105" pin="4"/><net_sink comp="3612" pin=0"/></net>

<net id="3616"><net_src comp="3612" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="3620"><net_src comp="1119" pin="4"/><net_sink comp="3617" pin=0"/></net>

<net id="3621"><net_src comp="3617" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="3625"><net_src comp="1133" pin="4"/><net_sink comp="3622" pin=0"/></net>

<net id="3626"><net_src comp="3622" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="3630"><net_src comp="1147" pin="4"/><net_sink comp="3627" pin=0"/></net>

<net id="3631"><net_src comp="3627" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="3635"><net_src comp="1161" pin="4"/><net_sink comp="3632" pin=0"/></net>

<net id="3636"><net_src comp="3632" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="3640"><net_src comp="1175" pin="4"/><net_sink comp="3637" pin=0"/></net>

<net id="3641"><net_src comp="3637" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="3645"><net_src comp="271" pin="3"/><net_sink comp="3642" pin=0"/></net>

<net id="3646"><net_src comp="3642" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="3650"><net_src comp="278" pin="3"/><net_sink comp="3647" pin=0"/></net>

<net id="3651"><net_src comp="3647" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="3655"><net_src comp="285" pin="3"/><net_sink comp="3652" pin=0"/></net>

<net id="3656"><net_src comp="3652" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="3660"><net_src comp="292" pin="3"/><net_sink comp="3657" pin=0"/></net>

<net id="3661"><net_src comp="3657" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="3665"><net_src comp="299" pin="3"/><net_sink comp="3662" pin=0"/></net>

<net id="3666"><net_src comp="3662" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="3670"><net_src comp="306" pin="3"/><net_sink comp="3667" pin=0"/></net>

<net id="3671"><net_src comp="3667" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="3675"><net_src comp="313" pin="3"/><net_sink comp="3672" pin=0"/></net>

<net id="3676"><net_src comp="3672" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="3680"><net_src comp="320" pin="3"/><net_sink comp="3677" pin=0"/></net>

<net id="3681"><net_src comp="3677" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="3685"><net_src comp="327" pin="3"/><net_sink comp="3682" pin=0"/></net>

<net id="3686"><net_src comp="3682" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="3690"><net_src comp="334" pin="3"/><net_sink comp="3687" pin=0"/></net>

<net id="3691"><net_src comp="3687" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="3695"><net_src comp="341" pin="3"/><net_sink comp="3692" pin=0"/></net>

<net id="3696"><net_src comp="3692" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="3700"><net_src comp="348" pin="3"/><net_sink comp="3697" pin=0"/></net>

<net id="3701"><net_src comp="3697" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="3705"><net_src comp="355" pin="3"/><net_sink comp="3702" pin=0"/></net>

<net id="3706"><net_src comp="3702" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="3710"><net_src comp="362" pin="3"/><net_sink comp="3707" pin=0"/></net>

<net id="3711"><net_src comp="3707" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="3715"><net_src comp="369" pin="3"/><net_sink comp="3712" pin=0"/></net>

<net id="3716"><net_src comp="3712" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="3720"><net_src comp="376" pin="3"/><net_sink comp="3717" pin=0"/></net>

<net id="3721"><net_src comp="3717" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="3725"><net_src comp="383" pin="3"/><net_sink comp="3722" pin=0"/></net>

<net id="3726"><net_src comp="3722" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="3730"><net_src comp="390" pin="3"/><net_sink comp="3727" pin=0"/></net>

<net id="3731"><net_src comp="3727" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="3735"><net_src comp="397" pin="3"/><net_sink comp="3732" pin=0"/></net>

<net id="3736"><net_src comp="3732" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="3740"><net_src comp="404" pin="3"/><net_sink comp="3737" pin=0"/></net>

<net id="3741"><net_src comp="3737" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="3745"><net_src comp="411" pin="3"/><net_sink comp="3742" pin=0"/></net>

<net id="3746"><net_src comp="3742" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="3750"><net_src comp="418" pin="3"/><net_sink comp="3747" pin=0"/></net>

<net id="3751"><net_src comp="3747" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="3755"><net_src comp="425" pin="3"/><net_sink comp="3752" pin=0"/></net>

<net id="3756"><net_src comp="3752" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="3760"><net_src comp="432" pin="3"/><net_sink comp="3757" pin=0"/></net>

<net id="3761"><net_src comp="3757" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="3765"><net_src comp="439" pin="3"/><net_sink comp="3762" pin=0"/></net>

<net id="3766"><net_src comp="3762" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="3770"><net_src comp="446" pin="3"/><net_sink comp="3767" pin=0"/></net>

<net id="3771"><net_src comp="3767" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="3775"><net_src comp="453" pin="3"/><net_sink comp="3772" pin=0"/></net>

<net id="3776"><net_src comp="3772" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="3780"><net_src comp="460" pin="3"/><net_sink comp="3777" pin=0"/></net>

<net id="3781"><net_src comp="3777" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="3785"><net_src comp="467" pin="3"/><net_sink comp="3782" pin=0"/></net>

<net id="3786"><net_src comp="3782" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="3790"><net_src comp="474" pin="3"/><net_sink comp="3787" pin=0"/></net>

<net id="3791"><net_src comp="3787" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="3795"><net_src comp="481" pin="3"/><net_sink comp="3792" pin=0"/></net>

<net id="3796"><net_src comp="3792" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="3800"><net_src comp="488" pin="3"/><net_sink comp="3797" pin=0"/></net>

<net id="3801"><net_src comp="3797" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="3805"><net_src comp="495" pin="3"/><net_sink comp="3802" pin=0"/></net>

<net id="3806"><net_src comp="3802" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="3810"><net_src comp="502" pin="3"/><net_sink comp="3807" pin=0"/></net>

<net id="3811"><net_src comp="3807" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="3815"><net_src comp="509" pin="3"/><net_sink comp="3812" pin=0"/></net>

<net id="3816"><net_src comp="3812" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3820"><net_src comp="516" pin="3"/><net_sink comp="3817" pin=0"/></net>

<net id="3821"><net_src comp="3817" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3825"><net_src comp="523" pin="3"/><net_sink comp="3822" pin=0"/></net>

<net id="3826"><net_src comp="3822" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="3830"><net_src comp="560" pin="3"/><net_sink comp="3827" pin=0"/></net>

<net id="3831"><net_src comp="3827" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="3835"><net_src comp="567" pin="3"/><net_sink comp="3832" pin=0"/></net>

<net id="3836"><net_src comp="3832" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="3840"><net_src comp="574" pin="3"/><net_sink comp="3837" pin=0"/></net>

<net id="3841"><net_src comp="3837" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3845"><net_src comp="581" pin="3"/><net_sink comp="3842" pin=0"/></net>

<net id="3846"><net_src comp="3842" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3850"><net_src comp="588" pin="3"/><net_sink comp="3847" pin=0"/></net>

<net id="3851"><net_src comp="3847" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="3855"><net_src comp="600" pin="3"/><net_sink comp="3852" pin=0"/></net>

<net id="3856"><net_src comp="3852" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="3860"><net_src comp="607" pin="3"/><net_sink comp="3857" pin=0"/></net>

<net id="3861"><net_src comp="3857" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="3865"><net_src comp="614" pin="3"/><net_sink comp="3862" pin=0"/></net>

<net id="3866"><net_src comp="3862" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3870"><net_src comp="621" pin="3"/><net_sink comp="3867" pin=0"/></net>

<net id="3871"><net_src comp="3867" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3875"><net_src comp="628" pin="3"/><net_sink comp="3872" pin=0"/></net>

<net id="3876"><net_src comp="3872" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="3880"><net_src comp="688" pin="3"/><net_sink comp="3877" pin=0"/></net>

<net id="3881"><net_src comp="3877" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="3885"><net_src comp="695" pin="3"/><net_sink comp="3882" pin=0"/></net>

<net id="3886"><net_src comp="3882" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="3890"><net_src comp="702" pin="3"/><net_sink comp="3887" pin=0"/></net>

<net id="3891"><net_src comp="3887" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="3895"><net_src comp="709" pin="3"/><net_sink comp="3892" pin=0"/></net>

<net id="3896"><net_src comp="3892" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="3900"><net_src comp="716" pin="3"/><net_sink comp="3897" pin=0"/></net>

<net id="3901"><net_src comp="3897" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="3905"><net_src comp="1218" pin="13"/><net_sink comp="3902" pin=0"/></net>

<net id="3906"><net_src comp="3902" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="3910"><net_src comp="1245" pin="13"/><net_sink comp="3907" pin=0"/></net>

<net id="3911"><net_src comp="3907" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="3915"><net_src comp="1299" pin="1"/><net_sink comp="3912" pin=0"/></net>

<net id="3916"><net_src comp="3912" pin="1"/><net_sink comp="3384" pin=1"/></net>

<net id="3917"><net_src comp="3912" pin="1"/><net_sink comp="3392" pin=1"/></net>

<net id="3918"><net_src comp="3912" pin="1"/><net_sink comp="3400" pin=1"/></net>

<net id="3919"><net_src comp="3912" pin="1"/><net_sink comp="3408" pin=1"/></net>

<net id="3920"><net_src comp="3912" pin="1"/><net_sink comp="3416" pin=1"/></net>

<net id="3921"><net_src comp="3912" pin="1"/><net_sink comp="3424" pin=1"/></net>

<net id="3922"><net_src comp="3912" pin="1"/><net_sink comp="3432" pin=1"/></net>

<net id="3923"><net_src comp="3912" pin="1"/><net_sink comp="3440" pin=1"/></net>

<net id="3927"><net_src comp="1303" pin="11"/><net_sink comp="3924" pin=0"/></net>

<net id="3928"><net_src comp="3924" pin="1"/><net_sink comp="1917" pin=0"/></net>

<net id="3932"><net_src comp="1349" pin="1"/><net_sink comp="3929" pin=0"/></net>

<net id="3933"><net_src comp="3929" pin="1"/><net_sink comp="3384" pin=0"/></net>

<net id="3937"><net_src comp="1353" pin="11"/><net_sink comp="3934" pin=0"/></net>

<net id="3938"><net_src comp="3934" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="3942"><net_src comp="1376" pin="11"/><net_sink comp="3939" pin=0"/></net>

<net id="3943"><net_src comp="3939" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="3947"><net_src comp="1422" pin="1"/><net_sink comp="3944" pin=0"/></net>

<net id="3948"><net_src comp="3944" pin="1"/><net_sink comp="3392" pin=0"/></net>

<net id="3952"><net_src comp="1426" pin="11"/><net_sink comp="3949" pin=0"/></net>

<net id="3953"><net_src comp="3949" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="3957"><net_src comp="1449" pin="13"/><net_sink comp="3954" pin=0"/></net>

<net id="3958"><net_src comp="3954" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="3962"><net_src comp="1476" pin="11"/><net_sink comp="3959" pin=0"/></net>

<net id="3963"><net_src comp="3959" pin="1"/><net_sink comp="1923" pin=0"/></net>

<net id="3967"><net_src comp="1522" pin="1"/><net_sink comp="3964" pin=0"/></net>

<net id="3968"><net_src comp="3964" pin="1"/><net_sink comp="3400" pin=0"/></net>

<net id="3972"><net_src comp="1526" pin="11"/><net_sink comp="3969" pin=0"/></net>

<net id="3973"><net_src comp="3969" pin="1"/><net_sink comp="2069" pin=0"/></net>

<net id="3977"><net_src comp="1549" pin="11"/><net_sink comp="3974" pin=0"/></net>

<net id="3978"><net_src comp="3974" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="3982"><net_src comp="1595" pin="1"/><net_sink comp="3979" pin=0"/></net>

<net id="3983"><net_src comp="3979" pin="1"/><net_sink comp="3408" pin=0"/></net>

<net id="3987"><net_src comp="1599" pin="11"/><net_sink comp="3984" pin=0"/></net>

<net id="3988"><net_src comp="3984" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="3992"><net_src comp="1622" pin="11"/><net_sink comp="3989" pin=0"/></net>

<net id="3993"><net_src comp="3989" pin="1"/><net_sink comp="1929" pin=0"/></net>

<net id="3997"><net_src comp="1668" pin="1"/><net_sink comp="3994" pin=0"/></net>

<net id="3998"><net_src comp="3994" pin="1"/><net_sink comp="3416" pin=0"/></net>

<net id="4002"><net_src comp="1672" pin="11"/><net_sink comp="3999" pin=0"/></net>

<net id="4003"><net_src comp="3999" pin="1"/><net_sink comp="2087" pin=0"/></net>

<net id="4007"><net_src comp="1695" pin="11"/><net_sink comp="4004" pin=0"/></net>

<net id="4008"><net_src comp="4004" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="4012"><net_src comp="1741" pin="1"/><net_sink comp="4009" pin=0"/></net>

<net id="4013"><net_src comp="4009" pin="1"/><net_sink comp="3424" pin=0"/></net>

<net id="4017"><net_src comp="1745" pin="11"/><net_sink comp="4014" pin=0"/></net>

<net id="4018"><net_src comp="4014" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="4022"><net_src comp="1768" pin="11"/><net_sink comp="4019" pin=0"/></net>

<net id="4023"><net_src comp="4019" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="4027"><net_src comp="1814" pin="1"/><net_sink comp="4024" pin=0"/></net>

<net id="4028"><net_src comp="4024" pin="1"/><net_sink comp="3432" pin=0"/></net>

<net id="4032"><net_src comp="1818" pin="11"/><net_sink comp="4029" pin=0"/></net>

<net id="4033"><net_src comp="4029" pin="1"/><net_sink comp="2105" pin=0"/></net>

<net id="4037"><net_src comp="1841" pin="11"/><net_sink comp="4034" pin=0"/></net>

<net id="4038"><net_src comp="4034" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="4042"><net_src comp="1887" pin="1"/><net_sink comp="4039" pin=0"/></net>

<net id="4043"><net_src comp="4039" pin="1"/><net_sink comp="3440" pin=0"/></net>

<net id="4047"><net_src comp="1891" pin="11"/><net_sink comp="4044" pin=0"/></net>

<net id="4048"><net_src comp="4044" pin="1"/><net_sink comp="2114" pin=0"/></net>

<net id="4052"><net_src comp="1914" pin="1"/><net_sink comp="4049" pin=0"/></net>

<net id="4053"><net_src comp="4049" pin="1"/><net_sink comp="3448" pin=1"/></net>

<net id="4054"><net_src comp="4049" pin="1"/><net_sink comp="3457" pin=1"/></net>

<net id="4055"><net_src comp="4049" pin="1"/><net_sink comp="3466" pin=1"/></net>

<net id="4056"><net_src comp="4049" pin="1"/><net_sink comp="3475" pin=1"/></net>

<net id="4057"><net_src comp="4049" pin="1"/><net_sink comp="3484" pin=1"/></net>

<net id="4058"><net_src comp="4049" pin="1"/><net_sink comp="3493" pin=1"/></net>

<net id="4059"><net_src comp="4049" pin="1"/><net_sink comp="3502" pin=1"/></net>

<net id="4060"><net_src comp="4049" pin="1"/><net_sink comp="3511" pin=1"/></net>

<net id="4064"><net_src comp="1917" pin="1"/><net_sink comp="4061" pin=0"/></net>

<net id="4065"><net_src comp="4061" pin="1"/><net_sink comp="3448" pin=0"/></net>

<net id="4069"><net_src comp="1920" pin="1"/><net_sink comp="4066" pin=0"/></net>

<net id="4070"><net_src comp="4066" pin="1"/><net_sink comp="3457" pin=0"/></net>

<net id="4074"><net_src comp="1923" pin="1"/><net_sink comp="4071" pin=0"/></net>

<net id="4075"><net_src comp="4071" pin="1"/><net_sink comp="3466" pin=0"/></net>

<net id="4079"><net_src comp="1926" pin="1"/><net_sink comp="4076" pin=0"/></net>

<net id="4080"><net_src comp="4076" pin="1"/><net_sink comp="3475" pin=0"/></net>

<net id="4084"><net_src comp="1929" pin="1"/><net_sink comp="4081" pin=0"/></net>

<net id="4085"><net_src comp="4081" pin="1"/><net_sink comp="3484" pin=0"/></net>

<net id="4089"><net_src comp="1932" pin="1"/><net_sink comp="4086" pin=0"/></net>

<net id="4090"><net_src comp="4086" pin="1"/><net_sink comp="3493" pin=0"/></net>

<net id="4094"><net_src comp="1935" pin="1"/><net_sink comp="4091" pin=0"/></net>

<net id="4095"><net_src comp="4091" pin="1"/><net_sink comp="3502" pin=0"/></net>

<net id="4099"><net_src comp="1938" pin="1"/><net_sink comp="4096" pin=0"/></net>

<net id="4100"><net_src comp="4096" pin="1"/><net_sink comp="3511" pin=0"/></net>

<net id="4104"><net_src comp="1962" pin="1"/><net_sink comp="4101" pin=0"/></net>

<net id="4105"><net_src comp="4101" pin="1"/><net_sink comp="3384" pin=0"/></net>

<net id="4109"><net_src comp="1966" pin="1"/><net_sink comp="4106" pin=0"/></net>

<net id="4110"><net_src comp="4106" pin="1"/><net_sink comp="3392" pin=0"/></net>

<net id="4114"><net_src comp="1988" pin="1"/><net_sink comp="4111" pin=0"/></net>

<net id="4115"><net_src comp="4111" pin="1"/><net_sink comp="3400" pin=0"/></net>

<net id="4119"><net_src comp="1992" pin="1"/><net_sink comp="4116" pin=0"/></net>

<net id="4120"><net_src comp="4116" pin="1"/><net_sink comp="3408" pin=0"/></net>

<net id="4124"><net_src comp="2014" pin="1"/><net_sink comp="4121" pin=0"/></net>

<net id="4125"><net_src comp="4121" pin="1"/><net_sink comp="3416" pin=0"/></net>

<net id="4129"><net_src comp="2018" pin="1"/><net_sink comp="4126" pin=0"/></net>

<net id="4130"><net_src comp="4126" pin="1"/><net_sink comp="3424" pin=0"/></net>

<net id="4134"><net_src comp="2040" pin="1"/><net_sink comp="4131" pin=0"/></net>

<net id="4135"><net_src comp="4131" pin="1"/><net_sink comp="3432" pin=0"/></net>

<net id="4139"><net_src comp="2044" pin="1"/><net_sink comp="4136" pin=0"/></net>

<net id="4140"><net_src comp="4136" pin="1"/><net_sink comp="3440" pin=0"/></net>

<net id="4144"><net_src comp="3384" pin="3"/><net_sink comp="4141" pin=0"/></net>

<net id="4145"><net_src comp="4141" pin="1"/><net_sink comp="3448" pin=0"/></net>

<net id="4149"><net_src comp="3392" pin="3"/><net_sink comp="4146" pin=0"/></net>

<net id="4150"><net_src comp="4146" pin="1"/><net_sink comp="3457" pin=0"/></net>

<net id="4154"><net_src comp="2054" pin="2"/><net_sink comp="4151" pin=0"/></net>

<net id="4155"><net_src comp="4151" pin="1"/><net_sink comp="2145" pin=1"/></net>

<net id="4159"><net_src comp="2063" pin="2"/><net_sink comp="4156" pin=0"/></net>

<net id="4160"><net_src comp="4156" pin="1"/><net_sink comp="2162" pin=1"/></net>

<net id="4164"><net_src comp="3400" pin="3"/><net_sink comp="4161" pin=0"/></net>

<net id="4165"><net_src comp="4161" pin="1"/><net_sink comp="3466" pin=0"/></net>

<net id="4169"><net_src comp="3408" pin="3"/><net_sink comp="4166" pin=0"/></net>

<net id="4170"><net_src comp="4166" pin="1"/><net_sink comp="3475" pin=0"/></net>

<net id="4174"><net_src comp="2072" pin="2"/><net_sink comp="4171" pin=0"/></net>

<net id="4175"><net_src comp="4171" pin="1"/><net_sink comp="2457" pin=1"/></net>

<net id="4179"><net_src comp="2081" pin="2"/><net_sink comp="4176" pin=0"/></net>

<net id="4180"><net_src comp="4176" pin="1"/><net_sink comp="2474" pin=1"/></net>

<net id="4184"><net_src comp="3416" pin="3"/><net_sink comp="4181" pin=0"/></net>

<net id="4185"><net_src comp="4181" pin="1"/><net_sink comp="3484" pin=0"/></net>

<net id="4189"><net_src comp="3424" pin="3"/><net_sink comp="4186" pin=0"/></net>

<net id="4190"><net_src comp="4186" pin="1"/><net_sink comp="3493" pin=0"/></net>

<net id="4194"><net_src comp="2090" pin="2"/><net_sink comp="4191" pin=0"/></net>

<net id="4195"><net_src comp="4191" pin="1"/><net_sink comp="2769" pin=1"/></net>

<net id="4199"><net_src comp="2099" pin="2"/><net_sink comp="4196" pin=0"/></net>

<net id="4200"><net_src comp="4196" pin="1"/><net_sink comp="2786" pin=1"/></net>

<net id="4204"><net_src comp="3432" pin="3"/><net_sink comp="4201" pin=0"/></net>

<net id="4205"><net_src comp="4201" pin="1"/><net_sink comp="3502" pin=0"/></net>

<net id="4209"><net_src comp="3440" pin="3"/><net_sink comp="4206" pin=0"/></net>

<net id="4210"><net_src comp="4206" pin="1"/><net_sink comp="3511" pin=0"/></net>

<net id="4214"><net_src comp="2108" pin="2"/><net_sink comp="4211" pin=0"/></net>

<net id="4215"><net_src comp="4211" pin="1"/><net_sink comp="3081" pin=1"/></net>

<net id="4219"><net_src comp="2117" pin="2"/><net_sink comp="4216" pin=0"/></net>

<net id="4220"><net_src comp="4216" pin="1"/><net_sink comp="3098" pin=1"/></net>

<net id="4224"><net_src comp="2299" pin="3"/><net_sink comp="4221" pin=0"/></net>

<net id="4225"><net_src comp="4221" pin="1"/><net_sink comp="3371" pin=8"/></net>

<net id="4229"><net_src comp="2427" pin="3"/><net_sink comp="4226" pin=0"/></net>

<net id="4230"><net_src comp="4226" pin="1"/><net_sink comp="3371" pin=7"/></net>

<net id="4234"><net_src comp="2611" pin="3"/><net_sink comp="4231" pin=0"/></net>

<net id="4235"><net_src comp="4231" pin="1"/><net_sink comp="3371" pin=6"/></net>

<net id="4239"><net_src comp="2739" pin="3"/><net_sink comp="4236" pin=0"/></net>

<net id="4240"><net_src comp="4236" pin="1"/><net_sink comp="3371" pin=5"/></net>

<net id="4244"><net_src comp="2923" pin="3"/><net_sink comp="4241" pin=0"/></net>

<net id="4245"><net_src comp="4241" pin="1"/><net_sink comp="3371" pin=4"/></net>

<net id="4249"><net_src comp="3051" pin="3"/><net_sink comp="4246" pin=0"/></net>

<net id="4250"><net_src comp="4246" pin="1"/><net_sink comp="3371" pin=3"/></net>

<net id="4254"><net_src comp="3235" pin="3"/><net_sink comp="4251" pin=0"/></net>

<net id="4255"><net_src comp="4251" pin="1"/><net_sink comp="3371" pin=2"/></net>

<net id="4259"><net_src comp="3363" pin="3"/><net_sink comp="4256" pin=0"/></net>

<net id="4260"><net_src comp="4256" pin="1"/><net_sink comp="3371" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_compute_to_fft | {8 }
	Port: stream_read_to_compute | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {}
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {2 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {2 }
 - Input state : 
	Port: decimate_pfb_Pipeline_compute_loop : stream_compute_to_fft | {}
	Port: decimate_pfb_Pipeline_compute_loop : write_bank_idx_load | {1 }
	Port: decimate_pfb_Pipeline_compute_loop : stream_read_to_compute | {2 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {2 3 }
	Port: decimate_pfb_Pipeline_compute_loop : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {2 3 }
  - Chain level:
	State 1
		store_ln31 : 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		phi_urem354_load : 1
		xor_ln31 : 2
		zext_ln60_4_cast : 2
		trunc_ln31 : 2
		zext_ln60_3 : 2
		mul_ln60 : 3
		tmp_14 : 4
		zext_ln60_4 : 3
		mul_ln60_1 : 4
		tmp_23 : 5
		sext_ln60 : 2
		zext_ln60_5 : 3
		mul_ln60_2 : 4
		tmp : 5
		phi_urem354_load_1 : 1
		add_ln51 : 2
		icmp_ln51 : 3
		select_ln51 : 4
		store_ln31 : 3
		store_ln51 : 5
	State 2
		add_ln31_1 : 1
		tmp_12 : 1
		zext_ln31_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr : 3
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load : 4
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load : 4
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load : 4
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load : 4
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load : 4
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load : 2
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load : 2
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load : 2
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load : 2
		decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load : 2
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln31 : 2
	State 3
		w : 1
		w_1 : 1
		w_2 : 1
		sext_ln62_3 : 2
		sample_i_1 : 1
		sample_i_2 : 1
		sext_ln62_5 : 2
		mul_ln62_2 : 3
		sample_i_3 : 1
		sample_q_1 : 1
		sample_q_2 : 1
		sext_ln63_2 : 2
		mul_ln63_2 : 3
		sample_q_3 : 1
		w_3 : 1
		sample_i_5 : 1
		sample_i_6 : 1
		sext_ln62_11 : 2
		mul_ln62_6 : 3
		sample_i_7 : 1
		sample_q_5 : 1
		sample_q_6 : 1
		sext_ln63_7 : 2
		mul_ln63_6 : 3
		sample_q_7 : 1
		sample_i_9 : 1
		sample_i : 1
		sext_ln62_16 : 2
		mul_ln62_10 : 3
		sample_i_13 : 1
		sample_q_9 : 1
		sample_q : 1
		sext_ln63_12 : 2
		mul_ln63_10 : 3
		sample_q_13 : 1
		sample_i_16 : 1
		sample_i_10 : 1
		sext_ln62_21 : 2
		mul_ln62_14 : 3
		sample_i_11 : 1
		sample_q_16 : 1
		sample_q_10 : 1
		sext_ln63_17 : 2
		mul_ln63_14 : 3
		sample_q_11 : 1
	State 4
		mul_ln62_1 : 1
		mul_ln63_1 : 1
		mul_ln62_5 : 1
		mul_ln63_5 : 1
		mul_ln62_9 : 1
		mul_ln63_9 : 1
		mul_ln62_13 : 1
		mul_ln63_13 : 1
	State 5
		mul_ln62 : 1
		mul_ln63 : 1
		mul_ln62_cast : 2
		mul_ln62_2_cast : 1
		add_ln62_1 : 3
		mul_ln63_cast : 2
		mul_ln63_2_cast : 1
		add_ln63_1 : 3
		mul_ln62_4 : 1
		mul_ln63_4 : 1
		mul_ln62_4_cast : 2
		mul_ln62_6_cast : 1
		add_ln62_5 : 3
		mul_ln63_4_cast : 2
		mul_ln63_6_cast : 1
		add_ln63_5 : 3
		mul_ln62_8 : 1
		mul_ln63_8 : 1
		mul_ln62_8_cast : 2
		mul_ln62_10_cast : 1
		add_ln62_8 : 3
		mul_ln63_8_cast : 2
		mul_ln63_10_cast : 1
		add_ln63_8 : 3
		mul_ln62_12 : 1
		mul_ln63_12 : 1
		mul_ln62_12_cast : 2
		mul_ln62_14_cast : 1
		add_ln62_10 : 3
		mul_ln63_12_cast : 2
		mul_ln63_14_cast : 1
		add_ln63_10 : 3
	State 6
		mul_ln62_1_cast : 1
		add_ln62 : 2
		mul_ln63_1_cast : 1
		add_ln63 : 2
		mul_ln62_3 : 1
		mul_ln63_3 : 1
		mul_ln62_5_cast : 1
		add_ln62_2 : 2
		mul_ln63_5_cast : 1
		add_ln63_2 : 2
		mul_ln62_7 : 1
		mul_ln63_7 : 1
		mul_ln62_9_cast : 1
		add_ln62_4 : 2
		mul_ln63_9_cast : 1
		add_ln63_4 : 2
		mul_ln62_11 : 1
		mul_ln63_11 : 1
		mul_ln62_13_cast : 1
		add_ln62_6 : 2
		mul_ln63_13_cast : 1
		add_ln63_6 : 2
		mul_ln62_15 : 1
		mul_ln63_15 : 1
	State 7
		acc_i_1 : 1
		sext_ln62_8 : 2
		acc_q_1 : 1
		sext_ln63_4 : 2
		sext_ln62_13 : 1
		acc_i : 3
		sext_ln63_9 : 1
		acc_q : 3
		tmp_24 : 4
		trunc_ln2 : 4
		tmp_25 : 4
		tmp_s : 4
		icmp_ln66 : 5
		or_ln66 : 6
		xor_ln66 : 5
		and_ln66 : 6
		xor_ln66_1 : 5
		icmp_ln66_1 : 5
		tmp_2 : 4
		icmp_ln66_2 : 5
		or_ln66_1 : 6
		or_ln66_2 : 6
		and_ln66_1 : 6
		select_ln66 : 6
		or_ln66_3 : 6
		result_pack_i : 6
		tmp_26 : 4
		trunc_ln3 : 4
		tmp_27 : 4
		tmp_3 : 4
		icmp_ln67 : 5
		or_ln67 : 6
		xor_ln67 : 5
		and_ln67 : 6
		xor_ln67_1 : 5
		icmp_ln67_1 : 5
		tmp_4 : 4
		icmp_ln67_2 : 5
		or_ln67_1 : 6
		or_ln67_2 : 6
		and_ln67_1 : 6
		select_ln67 : 6
		or_ln67_3 : 6
		result_pack_q : 6
		acc_i_2 : 1
		sext_ln62_18 : 2
		acc_q_2 : 1
		sext_ln63_14 : 2
		sext_ln62_23 : 1
		acc_i_3 : 3
		sext_ln63_19 : 1
		acc_q_3 : 3
		tmp_28 : 4
		trunc_ln66_1 : 4
		tmp_29 : 4
		tmp_5 : 4
		icmp_ln66_3 : 5
		or_ln66_4 : 6
		xor_ln66_2 : 5
		and_ln66_2 : 6
		xor_ln66_3 : 5
		icmp_ln66_4 : 5
		tmp_6 : 4
		icmp_ln66_5 : 5
		or_ln66_5 : 6
		or_ln66_6 : 6
		and_ln66_3 : 6
		select_ln66_2 : 6
		or_ln66_7 : 6
		result_pack_i_1 : 6
		tmp_30 : 4
		trunc_ln67_1 : 4
		tmp_31 : 4
		tmp_7 : 4
		icmp_ln67_3 : 5
		or_ln67_4 : 6
		xor_ln67_2 : 5
		and_ln67_2 : 6
		xor_ln67_3 : 5
		icmp_ln67_4 : 5
		tmp_8 : 4
		icmp_ln67_5 : 5
		or_ln67_5 : 6
		or_ln67_6 : 6
		and_ln67_3 : 6
		select_ln67_2 : 6
		or_ln67_7 : 6
		result_pack_q_1 : 6
		acc_i_4 : 1
		sext_ln62_24 : 2
		acc_q_4 : 1
		sext_ln63_20 : 2
		sext_ln62_25 : 1
		acc_i_5 : 3
		sext_ln63_21 : 1
		acc_q_5 : 3
		tmp_32 : 4
		trunc_ln66_2 : 4
		tmp_33 : 4
		tmp_9 : 4
		icmp_ln66_6 : 5
		or_ln66_8 : 6
		xor_ln66_4 : 5
		and_ln66_4 : 6
		xor_ln66_5 : 5
		icmp_ln66_7 : 5
		tmp_1 : 4
		icmp_ln66_8 : 5
		or_ln66_9 : 6
		or_ln66_10 : 6
		and_ln66_5 : 6
		select_ln66_4 : 6
		or_ln66_11 : 6
		result_pack_i_2 : 6
		tmp_34 : 4
		trunc_ln67_2 : 4
		tmp_35 : 4
		tmp_10 : 4
		icmp_ln67_6 : 5
		or_ln67_8 : 6
		xor_ln67_4 : 5
		and_ln67_4 : 6
		xor_ln67_5 : 5
		icmp_ln67_7 : 5
		tmp_11 : 4
		icmp_ln67_8 : 5
		or_ln67_9 : 6
		or_ln67_10 : 6
		and_ln67_5 : 6
		select_ln67_4 : 6
		or_ln67_11 : 6
		result_pack_q_2 : 6
		acc_i_6 : 1
		sext_ln62_26 : 2
		acc_q_6 : 1
		sext_ln63_22 : 2
		sext_ln62_27 : 1
		acc_i_7 : 3
		sext_ln63_23 : 1
		acc_q_7 : 3
		tmp_36 : 4
		trunc_ln66_3 : 4
		tmp_37 : 4
		tmp_16 : 4
		icmp_ln66_9 : 5
		or_ln66_12 : 6
		xor_ln66_6 : 5
		and_ln66_6 : 6
		xor_ln66_7 : 5
		icmp_ln66_10 : 5
		tmp_13 : 4
		icmp_ln66_11 : 5
		or_ln66_13 : 6
		or_ln66_14 : 6
		and_ln66_7 : 6
		select_ln66_6 : 6
		or_ln66_15 : 6
		result_pack_i_3 : 6
		tmp_38 : 4
		trunc_ln67_3 : 4
		tmp_39 : 4
		tmp_17 : 4
		icmp_ln67_9 : 5
		or_ln67_12 : 6
		xor_ln67_6 : 5
		and_ln67_6 : 6
		xor_ln67_7 : 5
		icmp_ln67_10 : 5
		tmp_15 : 4
		icmp_ln67_11 : 5
		or_ln67_13 : 6
		or_ln67_14 : 6
		and_ln67_7 : 6
		select_ln67_6 : 6
		or_ln67_15 : 6
		result_pack_q_3 : 6
	State 8
		write_ln70 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                w_fu_1218                |    0    |    0    |    21   |
|          |               w_1_fu_1245               |    0    |    0    |    21   |
|          |               w_2_fu_1272               |    0    |    0    |    21   |
|          |            sample_i_1_fu_1303           |    0    |    0    |    17   |
|          |            sample_i_2_fu_1326           |    0    |    0    |    17   |
|          |            sample_i_3_fu_1353           |    0    |    0    |    17   |
|          |            sample_q_1_fu_1376           |    0    |    0    |    17   |
|          |            sample_q_2_fu_1399           |    0    |    0    |    17   |
|          |            sample_q_3_fu_1426           |    0    |    0    |    17   |
|          |               w_3_fu_1449               |    0    |    0    |    21   |
|          |            sample_i_5_fu_1476           |    0    |    0    |    17   |
|          |            sample_i_6_fu_1499           |    0    |    0    |    17   |
|          |            sample_i_7_fu_1526           |    0    |    0    |    17   |
| sparsemux|            sample_q_5_fu_1549           |    0    |    0    |    17   |
|          |            sample_q_6_fu_1572           |    0    |    0    |    17   |
|          |            sample_q_7_fu_1599           |    0    |    0    |    17   |
|          |            sample_i_9_fu_1622           |    0    |    0    |    17   |
|          |             sample_i_fu_1645            |    0    |    0    |    17   |
|          |           sample_i_13_fu_1672           |    0    |    0    |    17   |
|          |            sample_q_9_fu_1695           |    0    |    0    |    17   |
|          |             sample_q_fu_1718            |    0    |    0    |    17   |
|          |           sample_q_13_fu_1745           |    0    |    0    |    17   |
|          |           sample_i_16_fu_1768           |    0    |    0    |    17   |
|          |           sample_i_10_fu_1791           |    0    |    0    |    17   |
|          |           sample_i_11_fu_1818           |    0    |    0    |    17   |
|          |           sample_q_16_fu_1841           |    0    |    0    |    17   |
|          |           sample_q_10_fu_1864           |    0    |    0    |    17   |
|          |           sample_q_11_fu_1891           |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln31_fu_896             |    0    |    0    |    11   |
|          |             add_ln51_fu_990             |    0    |    0    |    11   |
|          |            add_ln31_1_fu_1058           |    0    |    0    |    22   |
|          |              acc_i_fu_2156              |    0    |    0    |    39   |
|          |              acc_q_fu_2173              |    0    |    0    |    39   |
|    add   |             acc_i_3_fu_2468             |    0    |    0    |    39   |
|          |             acc_q_3_fu_2485             |    0    |    0    |    39   |
|          |             acc_i_5_fu_2780             |    0    |    0    |    39   |
|          |             acc_q_5_fu_2797             |    0    |    0    |    39   |
|          |             acc_i_7_fu_3092             |    0    |    0    |    39   |
|          |             acc_q_7_fu_3109             |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|
|          |           select_ln51_fu_1002           |    0    |    0    |    11   |
|          |           select_ln66_fu_2285           |    0    |    0    |    16   |
|          |          result_pack_i_fu_2299          |    0    |    0    |    16   |
|          |           select_ln67_fu_2413           |    0    |    0    |    16   |
|          |          result_pack_q_fu_2427          |    0    |    0    |    16   |
|          |          select_ln66_2_fu_2597          |    0    |    0    |    16   |
|          |         result_pack_i_1_fu_2611         |    0    |    0    |    16   |
|          |          select_ln67_2_fu_2725          |    0    |    0    |    16   |
|  select  |         result_pack_q_1_fu_2739         |    0    |    0    |    16   |
|          |          select_ln66_4_fu_2909          |    0    |    0    |    16   |
|          |         result_pack_i_2_fu_2923         |    0    |    0    |    16   |
|          |          select_ln67_4_fu_3037          |    0    |    0    |    16   |
|          |         result_pack_q_2_fu_3051         |    0    |    0    |    16   |
|          |          select_ln66_6_fu_3221          |    0    |    0    |    16   |
|          |         result_pack_i_3_fu_3235         |    0    |    0    |    16   |
|          |          select_ln67_6_fu_3349          |    0    |    0    |    16   |
|          |         result_pack_q_3_fu_3363         |    0    |    0    |    16   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             icmp_ln31_fu_890            |    0    |    0    |    11   |
|          |             icmp_ln51_fu_996            |    0    |    0    |    11   |
|          |            icmp_ln66_fu_2215            |    0    |    0    |    4    |
|          |           icmp_ln66_1_fu_2245           |    0    |    0    |    4    |
|          |           icmp_ln66_2_fu_2261           |    0    |    0    |    15   |
|          |            icmp_ln67_fu_2343            |    0    |    0    |    4    |
|          |           icmp_ln67_1_fu_2373           |    0    |    0    |    4    |
|          |           icmp_ln67_2_fu_2389           |    0    |    0    |    15   |
|          |           icmp_ln66_3_fu_2527           |    0    |    0    |    4    |
|          |           icmp_ln66_4_fu_2557           |    0    |    0    |    4    |
|          |           icmp_ln66_5_fu_2573           |    0    |    0    |    15   |
|          |           icmp_ln67_3_fu_2655           |    0    |    0    |    4    |
|   icmp   |           icmp_ln67_4_fu_2685           |    0    |    0    |    4    |
|          |           icmp_ln67_5_fu_2701           |    0    |    0    |    15   |
|          |           icmp_ln66_6_fu_2839           |    0    |    0    |    4    |
|          |           icmp_ln66_7_fu_2869           |    0    |    0    |    4    |
|          |           icmp_ln66_8_fu_2885           |    0    |    0    |    15   |
|          |           icmp_ln67_6_fu_2967           |    0    |    0    |    4    |
|          |           icmp_ln67_7_fu_2997           |    0    |    0    |    4    |
|          |           icmp_ln67_8_fu_3013           |    0    |    0    |    15   |
|          |           icmp_ln66_9_fu_3151           |    0    |    0    |    4    |
|          |           icmp_ln66_10_fu_3181          |    0    |    0    |    4    |
|          |           icmp_ln66_11_fu_3197          |    0    |    0    |    15   |
|          |           icmp_ln67_9_fu_3279           |    0    |    0    |    4    |
|          |           icmp_ln67_10_fu_3309          |    0    |    0    |    4    |
|          |           icmp_ln67_11_fu_3325          |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             mul_ln60_fu_927             |    1    |    0    |    6    |
|          |            mul_ln60_1_fu_947            |    1    |    0    |    6    |
|          |            mul_ln60_2_fu_971            |    1    |    0    |    6    |
|          |             mul_ln62_fu_1947            |    1    |    0    |    6    |
|          |             mul_ln63_fu_1956            |    1    |    0    |    6    |
|          |            mul_ln62_4_fu_1973           |    1    |    0    |    6    |
|          |            mul_ln63_4_fu_1982           |    1    |    0    |    6    |
|          |            mul_ln62_8_fu_1999           |    1    |    0    |    6    |
|          |            mul_ln63_8_fu_2008           |    1    |    0    |    6    |
|    mul   |           mul_ln62_12_fu_2025           |    1    |    0    |    6    |
|          |           mul_ln63_12_fu_2034           |    1    |    0    |    6    |
|          |            mul_ln62_3_fu_2054           |    1    |    0    |    6    |
|          |            mul_ln63_3_fu_2063           |    1    |    0    |    6    |
|          |            mul_ln62_7_fu_2072           |    1    |    0    |    6    |
|          |            mul_ln63_7_fu_2081           |    1    |    0    |    6    |
|          |           mul_ln62_11_fu_2090           |    1    |    0    |    6    |
|          |           mul_ln63_11_fu_2099           |    1    |    0    |    6    |
|          |           mul_ln62_15_fu_2108           |    1    |    0    |    6    |
|          |           mul_ln63_15_fu_2117           |    1    |    0    |    6    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             or_ln66_fu_2221             |    0    |    0    |    1    |
|          |            or_ln66_1_fu_2267            |    0    |    0    |    1    |
|          |            or_ln66_2_fu_2273            |    0    |    0    |    1    |
|          |            or_ln66_3_fu_2293            |    0    |    0    |    1    |
|          |             or_ln67_fu_2349             |    0    |    0    |    1    |
|          |            or_ln67_1_fu_2395            |    0    |    0    |    1    |
|          |            or_ln67_2_fu_2401            |    0    |    0    |    1    |
|          |            or_ln67_3_fu_2421            |    0    |    0    |    1    |
|          |            or_ln66_4_fu_2533            |    0    |    0    |    1    |
|          |            or_ln66_5_fu_2579            |    0    |    0    |    1    |
|          |            or_ln66_6_fu_2585            |    0    |    0    |    1    |
|          |            or_ln66_7_fu_2605            |    0    |    0    |    1    |
|          |            or_ln67_4_fu_2661            |    0    |    0    |    1    |
|          |            or_ln67_5_fu_2707            |    0    |    0    |    1    |
|          |            or_ln67_6_fu_2713            |    0    |    0    |    1    |
|    or    |            or_ln67_7_fu_2733            |    0    |    0    |    1    |
|          |            or_ln66_8_fu_2845            |    0    |    0    |    1    |
|          |            or_ln66_9_fu_2891            |    0    |    0    |    1    |
|          |            or_ln66_10_fu_2897           |    0    |    0    |    1    |
|          |            or_ln66_11_fu_2917           |    0    |    0    |    1    |
|          |            or_ln67_8_fu_2973            |    0    |    0    |    1    |
|          |            or_ln67_9_fu_3019            |    0    |    0    |    1    |
|          |            or_ln67_10_fu_3025           |    0    |    0    |    1    |
|          |            or_ln67_11_fu_3045           |    0    |    0    |    1    |
|          |            or_ln66_12_fu_3157           |    0    |    0    |    1    |
|          |            or_ln66_13_fu_3203           |    0    |    0    |    1    |
|          |            or_ln66_14_fu_3209           |    0    |    0    |    1    |
|          |            or_ln66_15_fu_3229           |    0    |    0    |    1    |
|          |            or_ln67_12_fu_3285           |    0    |    0    |    1    |
|          |            or_ln67_13_fu_3331           |    0    |    0    |    1    |
|          |            or_ln67_14_fu_3337           |    0    |    0    |    1    |
|          |            or_ln67_15_fu_3357           |    0    |    0    |    1    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             xor_ln31_fu_905             |    0    |    0    |    11   |
|          |             xor_ln66_fu_2227            |    0    |    0    |    1    |
|          |            xor_ln66_1_fu_2239           |    0    |    0    |    1    |
|          |             xor_ln67_fu_2355            |    0    |    0    |    1    |
|          |            xor_ln67_1_fu_2367           |    0    |    0    |    1    |
|          |            xor_ln66_2_fu_2539           |    0    |    0    |    1    |
|          |            xor_ln66_3_fu_2551           |    0    |    0    |    1    |
|          |            xor_ln67_2_fu_2667           |    0    |    0    |    1    |
|    xor   |            xor_ln67_3_fu_2679           |    0    |    0    |    1    |
|          |            xor_ln66_4_fu_2851           |    0    |    0    |    1    |
|          |            xor_ln66_5_fu_2863           |    0    |    0    |    1    |
|          |            xor_ln67_4_fu_2979           |    0    |    0    |    1    |
|          |            xor_ln67_5_fu_2991           |    0    |    0    |    1    |
|          |            xor_ln66_6_fu_3163           |    0    |    0    |    1    |
|          |            xor_ln66_7_fu_3175           |    0    |    0    |    1    |
|          |            xor_ln67_6_fu_3291           |    0    |    0    |    1    |
|          |            xor_ln67_7_fu_3303           |    0    |    0    |    1    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             and_ln66_fu_2233            |    0    |    0    |    1    |
|          |            and_ln66_1_fu_2279           |    0    |    0    |    1    |
|          |             and_ln67_fu_2361            |    0    |    0    |    1    |
|          |            and_ln67_1_fu_2407           |    0    |    0    |    1    |
|          |            and_ln66_2_fu_2545           |    0    |    0    |    1    |
|          |            and_ln66_3_fu_2591           |    0    |    0    |    1    |
|          |            and_ln67_2_fu_2673           |    0    |    0    |    1    |
|    and   |            and_ln67_3_fu_2719           |    0    |    0    |    1    |
|          |            and_ln66_4_fu_2857           |    0    |    0    |    1    |
|          |            and_ln66_5_fu_2903           |    0    |    0    |    1    |
|          |            and_ln67_4_fu_2985           |    0    |    0    |    1    |
|          |            and_ln67_5_fu_3031           |    0    |    0    |    1    |
|          |            and_ln66_6_fu_3169           |    0    |    0    |    1    |
|          |            and_ln66_7_fu_3215           |    0    |    0    |    1    |
|          |            and_ln67_6_fu_3297           |    0    |    0    |    1    |
|          |            and_ln67_7_fu_3343           |    0    |    0    |    1    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               grp_fu_3384               |    1    |    0    |    0    |
|          |               grp_fu_3392               |    1    |    0    |    0    |
|          |               grp_fu_3400               |    1    |    0    |    0    |
|          |               grp_fu_3408               |    1    |    0    |    0    |
|          |               grp_fu_3416               |    1    |    0    |    0    |
|          |               grp_fu_3424               |    1    |    0    |    0    |
|          |               grp_fu_3432               |    1    |    0    |    0    |
|  muladd  |               grp_fu_3440               |    1    |    0    |    0    |
|          |               grp_fu_3448               |    1    |    0    |    0    |
|          |               grp_fu_3457               |    1    |    0    |    0    |
|          |               grp_fu_3466               |    1    |    0    |    0    |
|          |               grp_fu_3475               |    1    |    0    |    0    |
|          |               grp_fu_3484               |    1    |    0    |    0    |
|          |               grp_fu_3493               |    1    |    0    |    0    |
|          |               grp_fu_3502               |    1    |    0    |    0    |
|          |               grp_fu_3511               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |   write_bank_idx_load_read_read_fu_252  |    0    |    0    |    0    |
|          | stream_read_to_compute_read_read_fu_258 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |         write_ln70_write_fu_264         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         zext_ln60_4_cast_fu_911         |    0    |    0    |    0    |
|          |             acc_i_1_fu_2123             |    0    |    0    |    0    |
|          |             acc_q_1_fu_2134             |    0    |    0    |    0    |
|          |            shl_ln62_1_fu_2145           |    0    |    0    |    0    |
|          |            shl_ln63_1_fu_2162           |    0    |    0    |    0    |
|          |             acc_i_2_fu_2435             |    0    |    0    |    0    |
|          |             acc_q_2_fu_2446             |    0    |    0    |    0    |
|          |            shl_ln62_3_fu_2457           |    0    |    0    |    0    |
|bitconcatenate|            shl_ln63_3_fu_2474           |    0    |    0    |    0    |
|          |             acc_i_4_fu_2747             |    0    |    0    |    0    |
|          |             acc_q_4_fu_2758             |    0    |    0    |    0    |
|          |            shl_ln62_5_fu_2769           |    0    |    0    |    0    |
|          |            shl_ln63_5_fu_2786           |    0    |    0    |    0    |
|          |             acc_i_6_fu_3059             |    0    |    0    |    0    |
|          |             acc_q_6_fu_3070             |    0    |    0    |    0    |
|          |            shl_ln62_7_fu_3081           |    0    |    0    |    0    |
|          |            shl_ln63_7_fu_3098           |    0    |    0    |    0    |
|          |               p_0_fu_3371               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln31_fu_919            |    0    |    0    |    0    |
|          |           input_pack_i_fu_1083          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln60_3_fu_923           |    0    |    0    |    0    |
|          |            zext_ln60_4_fu_943           |    0    |    0    |    0    |
|          |            zext_ln60_5_fu_967           |    0    |    0    |    0    |
|   zext   |            zext_ln31_fu_1023            |    0    |    0    |    0    |
|          |           zext_ln31_1_fu_1074           |    0    |    0    |    0    |
|          |            zext_ln60_fu_1189            |    0    |    0    |    0    |
|          |           zext_ln60_1_fu_1197           |    0    |    0    |    0    |
|          |           zext_ln60_2_fu_1205           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              tmp_14_fu_933              |    0    |    0    |    0    |
|          |              tmp_23_fu_953              |    0    |    0    |    0    |
|          |                tmp_fu_977               |    0    |    0    |    0    |
|          |              tmp_12_fu_1064             |    0    |    0    |    0    |
|          |           input_pack_q_fu_1091          |    0    |    0    |    0    |
|          |            sample_i_8_fu_1105           |    0    |    0    |    0    |
|          |            sample_q_8_fu_1119           |    0    |    0    |    0    |
|          |           sample_i_12_fu_1133           |    0    |    0    |    0    |
|          |           sample_q_12_fu_1147           |    0    |    0    |    0    |
|          |           sample_i_14_fu_1161           |    0    |    0    |    0    |
|          |           sample_q_14_fu_1175           |    0    |    0    |    0    |
|          |            trunc_ln2_fu_2187            |    0    |    0    |    0    |
|          |              tmp_s_fu_2205              |    0    |    0    |    0    |
|          |              tmp_2_fu_2251              |    0    |    0    |    0    |
|          |            trunc_ln3_fu_2315            |    0    |    0    |    0    |
|          |              tmp_3_fu_2333              |    0    |    0    |    0    |
|          |              tmp_4_fu_2379              |    0    |    0    |    0    |
|partselect|           trunc_ln66_1_fu_2499          |    0    |    0    |    0    |
|          |              tmp_5_fu_2517              |    0    |    0    |    0    |
|          |              tmp_6_fu_2563              |    0    |    0    |    0    |
|          |           trunc_ln67_1_fu_2627          |    0    |    0    |    0    |
|          |              tmp_7_fu_2645              |    0    |    0    |    0    |
|          |              tmp_8_fu_2691              |    0    |    0    |    0    |
|          |           trunc_ln66_2_fu_2811          |    0    |    0    |    0    |
|          |              tmp_9_fu_2829              |    0    |    0    |    0    |
|          |              tmp_1_fu_2875              |    0    |    0    |    0    |
|          |           trunc_ln67_2_fu_2939          |    0    |    0    |    0    |
|          |              tmp_10_fu_2957             |    0    |    0    |    0    |
|          |              tmp_11_fu_3003             |    0    |    0    |    0    |
|          |           trunc_ln66_3_fu_3123          |    0    |    0    |    0    |
|          |              tmp_16_fu_3141             |    0    |    0    |    0    |
|          |              tmp_13_fu_3187             |    0    |    0    |    0    |
|          |           trunc_ln67_3_fu_3251          |    0    |    0    |    0    |
|          |              tmp_17_fu_3269             |    0    |    0    |    0    |
|          |              tmp_15_fu_3315             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             sext_ln60_fu_963            |    0    |    0    |    0    |
|          |           sext_ln62_3_fu_1299           |    0    |    0    |    0    |
|          |           sext_ln62_5_fu_1349           |    0    |    0    |    0    |
|          |           sext_ln63_2_fu_1422           |    0    |    0    |    0    |
|          |           sext_ln62_11_fu_1522          |    0    |    0    |    0    |
|          |           sext_ln63_7_fu_1595           |    0    |    0    |    0    |
|          |           sext_ln62_16_fu_1668          |    0    |    0    |    0    |
|          |           sext_ln63_12_fu_1741          |    0    |    0    |    0    |
|          |           sext_ln62_21_fu_1814          |    0    |    0    |    0    |
|          |           sext_ln63_17_fu_1887          |    0    |    0    |    0    |
|          |           sext_ln62_2_fu_1914           |    0    |    0    |    0    |
|          |           sext_ln62_4_fu_1917           |    0    |    0    |    0    |
|          |           sext_ln63_1_fu_1920           |    0    |    0    |    0    |
|          |           sext_ln62_10_fu_1923          |    0    |    0    |    0    |
|          |           sext_ln63_6_fu_1926           |    0    |    0    |    0    |
|          |           sext_ln62_15_fu_1929          |    0    |    0    |    0    |
|          |           sext_ln63_11_fu_1932          |    0    |    0    |    0    |
|          |           sext_ln62_20_fu_1935          |    0    |    0    |    0    |
|          |           sext_ln63_16_fu_1938          |    0    |    0    |    0    |
|          |            sext_ln62_fu_1941            |    0    |    0    |    0    |
|          |           sext_ln62_1_fu_1944           |    0    |    0    |    0    |
|          |            sext_ln63_fu_1953            |    0    |    0    |    0    |
|          |          mul_ln62_cast_fu_1962          |    0    |    0    |    0    |
|          |          mul_ln63_cast_fu_1966          |    0    |    0    |    0    |
|          |           sext_ln62_9_fu_1970           |    0    |    0    |    0    |
|          |           sext_ln63_5_fu_1979           |    0    |    0    |    0    |
|          |         mul_ln62_4_cast_fu_1988         |    0    |    0    |    0    |
|          |         mul_ln63_4_cast_fu_1992         |    0    |    0    |    0    |
|          |           sext_ln62_14_fu_1996          |    0    |    0    |    0    |
|          |           sext_ln63_10_fu_2005          |    0    |    0    |    0    |
|   sext   |         mul_ln62_8_cast_fu_2014         |    0    |    0    |    0    |
|          |         mul_ln63_8_cast_fu_2018         |    0    |    0    |    0    |
|          |           sext_ln62_19_fu_2022          |    0    |    0    |    0    |
|          |           sext_ln63_15_fu_2031          |    0    |    0    |    0    |
|          |         mul_ln62_12_cast_fu_2040        |    0    |    0    |    0    |
|          |         mul_ln63_12_cast_fu_2044        |    0    |    0    |    0    |
|          |           sext_ln62_6_fu_2048           |    0    |    0    |    0    |
|          |           sext_ln62_7_fu_2051           |    0    |    0    |    0    |
|          |           sext_ln63_3_fu_2060           |    0    |    0    |    0    |
|          |           sext_ln62_12_fu_2069          |    0    |    0    |    0    |
|          |           sext_ln63_8_fu_2078           |    0    |    0    |    0    |
|          |           sext_ln62_17_fu_2087          |    0    |    0    |    0    |
|          |           sext_ln63_13_fu_2096          |    0    |    0    |    0    |
|          |           sext_ln62_22_fu_2105          |    0    |    0    |    0    |
|          |           sext_ln63_18_fu_2114          |    0    |    0    |    0    |
|          |           sext_ln62_8_fu_2130           |    0    |    0    |    0    |
|          |           sext_ln63_4_fu_2141           |    0    |    0    |    0    |
|          |           sext_ln62_13_fu_2152          |    0    |    0    |    0    |
|          |           sext_ln63_9_fu_2169           |    0    |    0    |    0    |
|          |           sext_ln62_18_fu_2442          |    0    |    0    |    0    |
|          |           sext_ln63_14_fu_2453          |    0    |    0    |    0    |
|          |           sext_ln62_23_fu_2464          |    0    |    0    |    0    |
|          |           sext_ln63_19_fu_2481          |    0    |    0    |    0    |
|          |           sext_ln62_24_fu_2754          |    0    |    0    |    0    |
|          |           sext_ln63_20_fu_2765          |    0    |    0    |    0    |
|          |           sext_ln62_25_fu_2776          |    0    |    0    |    0    |
|          |           sext_ln63_21_fu_2793          |    0    |    0    |    0    |
|          |           sext_ln62_26_fu_3066          |    0    |    0    |    0    |
|          |           sext_ln63_22_fu_3077          |    0    |    0    |    0    |
|          |           sext_ln62_27_fu_3088          |    0    |    0    |    0    |
|          |           sext_ln63_23_fu_3105          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              tmp_24_fu_2179             |    0    |    0    |    0    |
|          |              tmp_25_fu_2197             |    0    |    0    |    0    |
|          |              tmp_26_fu_2307             |    0    |    0    |    0    |
|          |              tmp_27_fu_2325             |    0    |    0    |    0    |
|          |              tmp_28_fu_2491             |    0    |    0    |    0    |
|          |              tmp_29_fu_2509             |    0    |    0    |    0    |
|          |              tmp_30_fu_2619             |    0    |    0    |    0    |
| bitselect|              tmp_31_fu_2637             |    0    |    0    |    0    |
|          |              tmp_32_fu_2803             |    0    |    0    |    0    |
|          |              tmp_33_fu_2821             |    0    |    0    |    0    |
|          |              tmp_34_fu_2931             |    0    |    0    |    0    |
|          |              tmp_35_fu_2949             |    0    |    0    |    0    |
|          |              tmp_36_fu_3115             |    0    |    0    |    0    |
|          |              tmp_37_fu_3133             |    0    |    0    |    0    |
|          |              tmp_38_fu_3243             |    0    |    0    |    0    |
|          |              tmp_39_fu_3261             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    35   |    0    |   1510  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|                                add_ln62_10_reg_4201                               |   33   |
|                                add_ln62_1_reg_4141                                |   33   |
|                                add_ln62_5_reg_4161                                |   33   |
|                                add_ln62_8_reg_4181                                |   33   |
|                                add_ln63_10_reg_4206                               |   33   |
|                                add_ln63_1_reg_4146                                |   33   |
|                                add_ln63_5_reg_4166                                |   33   |
|                                add_ln63_8_reg_4186                                |   33   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_reg_3762|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_reg_3757|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_reg_3752|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_reg_3747|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_reg_3742|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_reg_3737|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_reg_3732|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_reg_3727|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_reg_3722|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_reg_3717|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_reg_3652|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_reg_3712|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_reg_3707|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_reg_3702|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_reg_3697|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_reg_3692|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_reg_3687|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_reg_3682|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_reg_3677|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_reg_3672|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_reg_3667|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_reg_3647|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_reg_3662|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_reg_3642|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_reg_3797|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_reg_3792|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_reg_3787|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_reg_3782|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_reg_3777|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_reg_3772|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_reg_3767|   10   |
|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_reg_3657 |   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_reg_3842|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_reg_3867|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_reg_3892|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_reg_3817 |   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_reg_3837|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_reg_3862|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_reg_3887|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_reg_3812 |   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_reg_3832|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_reg_3857|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_reg_3882|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_reg_3807 |   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_reg_3827|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_reg_3852|   10   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_reg_3877|   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_reg_3802 |   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_reg_3847 |   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_reg_3872 |   10   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_reg_3897 |   10   |
|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_reg_3822  |   10   |
|                                 icmp_ln31_reg_3575                                |    1   |
|                               input_pack_i_reg_3602                               |   16   |
|                               input_pack_q_reg_3607                               |   16   |
|                                    k_1_reg_3570                                   |   11   |
|                                     k_reg_3535                                    |   11   |
|                                mul_ln62_11_reg_4191                               |   32   |
|                             mul_ln62_12_cast_reg_4131                             |   33   |
|                                mul_ln62_15_reg_4211                               |   32   |
|                                mul_ln62_3_reg_4151                                |   32   |
|                              mul_ln62_4_cast_reg_4111                             |   33   |
|                                mul_ln62_7_reg_4171                                |   32   |
|                              mul_ln62_8_cast_reg_4121                             |   33   |
|                               mul_ln62_cast_reg_4101                              |   33   |
|                                mul_ln63_11_reg_4196                               |   32   |
|                             mul_ln63_12_cast_reg_4136                             |   33   |
|                                mul_ln63_15_reg_4216                               |   32   |
|                                mul_ln63_3_reg_4156                                |   32   |
|                              mul_ln63_4_cast_reg_4116                             |   33   |
|                                mul_ln63_7_reg_4176                                |   32   |
|                              mul_ln63_8_cast_reg_4126                             |   33   |
|                               mul_ln63_cast_reg_4106                              |   33   |
|                                phi_mul352_reg_3528                                |   22   |
|                                phi_urem354_reg_3520                               |   11   |
|                              result_pack_i_1_reg_4231                             |   16   |
|                              result_pack_i_2_reg_4241                             |   16   |
|                              result_pack_i_3_reg_4251                             |   16   |
|                               result_pack_i_reg_4221                              |   16   |
|                              result_pack_q_1_reg_4236                             |   16   |
|                              result_pack_q_2_reg_4246                             |   16   |
|                              result_pack_q_3_reg_4256                             |   16   |
|                               result_pack_q_reg_4226                              |   16   |
|                                sample_i_11_reg_4029                               |   16   |
|                                sample_i_12_reg_3622                               |   16   |
|                                sample_i_13_reg_3999                               |   16   |
|                                sample_i_14_reg_3632                               |   16   |
|                                sample_i_16_reg_4019                               |   16   |
|                                sample_i_1_reg_3924                                |   16   |
|                                sample_i_3_reg_3934                                |   16   |
|                                sample_i_5_reg_3959                                |   16   |
|                                sample_i_7_reg_3969                                |   16   |
|                                sample_i_8_reg_3612                                |   16   |
|                                sample_i_9_reg_3989                                |   16   |
|                                sample_q_11_reg_4044                               |   16   |
|                                sample_q_12_reg_3627                               |   16   |
|                                sample_q_13_reg_4014                               |   16   |
|                                sample_q_14_reg_3637                               |   16   |
|                                sample_q_16_reg_4034                               |   16   |
|                                sample_q_1_reg_3939                                |   16   |
|                                sample_q_3_reg_3949                                |   16   |
|                                sample_q_5_reg_3974                                |   16   |
|                                sample_q_7_reg_3984                                |   16   |
|                                sample_q_8_reg_3617                                |   16   |
|                                sample_q_9_reg_4004                                |   16   |
|                               sext_ln62_10_reg_4071                               |   32   |
|                               sext_ln62_11_reg_3964                               |   32   |
|                               sext_ln62_15_reg_4081                               |   32   |
|                               sext_ln62_16_reg_3994                               |   32   |
|                               sext_ln62_20_reg_4091                               |   32   |
|                               sext_ln62_21_reg_4024                               |   32   |
|                                sext_ln62_2_reg_4049                               |   32   |
|                                sext_ln62_3_reg_3912                               |   32   |
|                                sext_ln62_4_reg_4061                               |   32   |
|                                sext_ln62_5_reg_3929                               |   32   |
|                               sext_ln63_11_reg_4086                               |   32   |
|                               sext_ln63_12_reg_4009                               |   32   |
|                               sext_ln63_16_reg_4096                               |   32   |
|                               sext_ln63_17_reg_4039                               |   32   |
|                                sext_ln63_1_reg_4066                               |   32   |
|                                sext_ln63_2_reg_3944                               |   32   |
|                                sext_ln63_6_reg_4076                               |   32   |
|                                sext_ln63_7_reg_3979                               |   32   |
|                                  tmp_14_reg_3587                                  |    9   |
|                                  tmp_23_reg_3592                                  |   10   |
|                                    tmp_reg_3597                                   |   10   |
|                                trunc_ln31_reg_3579                                |    3   |
|                                    w_1_reg_3907                                   |   16   |
|                                    w_3_reg_3954                                   |   16   |
|                                     w_reg_3902                                    |   16   |
|                         write_bank_idx_load_read_reg_3542                         |    2   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |  2530  |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_530 |  p0  |   8  |  10  |   80   ||    33   |
| grp_access_fu_536 |  p0  |   8  |  10  |   80   ||    33   |
| grp_access_fu_542 |  p0  |   8  |  10  |   80   ||    33   |
| grp_access_fu_548 |  p0  |   8  |  10  |   80   ||    33   |
| grp_access_fu_554 |  p0  |   8  |  10  |   80   ||    33   |
| grp_access_fu_640 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_646 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_652 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_658 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_664 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_670 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_676 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_682 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_728 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_734 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_740 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_746 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_752 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_758 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_764 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_770 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_776 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_782 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_788 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_794 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_800 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_806 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_812 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_818 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_824 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_830 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_836 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_842 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_848 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_854 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_860 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_866 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_3384    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3384    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3392    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3392    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3400    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3400    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3408    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3408    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3416    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3416    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3424    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3424    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3432    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3432    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3440    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3440    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3448    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3448    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3457    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3457    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3466    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3466    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3475    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3475    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3484    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3484    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3493    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3493    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3502    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3502    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_3511    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_3511    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2320  || 90.8073 ||   805   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |    -   |    0   |  1510  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   90   |    -   |   805  |
|  Register |    -   |    -   |  2530  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   90   |  2530  |  2315  |
+-----------+--------+--------+--------+--------+
