============================================================
   Tang Dynasty, V4.6.14756
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/Anlogic/TD4.6.3/bin/td.exe
   Built at =   17:01:29 Oct 21 2019
   Run by =     Administrator
   Run Date =   Tue Feb 11 11:07:45 2020

   Run on =     PC-20190124GFMB
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "import_device ef2_4.db -package EF2M45LG48B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :      programn      |        P4         |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P13/P11/P12/P14  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 30 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000011111011010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
GUI-1001 : User opens chip watcher ...
GUI-001 : Delete pwmout9 successfully
GUI-1001 : Disable bus trigger net pwm_compare9 success
GUI-1001 : Disable bus trigger net led_cnt[7]_group success
GUI-1001 : Disable net trigger pwm[9] success
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.303848s wall, 1.216808s user + 0.171601s system = 1.388409s CPU (106.5%)

RUN-1004 : used memory is 158 MB, reserved memory is 119 MB, peak memory is 181 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075083s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (145.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 67369.6, overlap = 18
PHY-3002 : Step(2): len = 56168.1, overlap = 18
PHY-3002 : Step(3): len = 49796.8, overlap = 18
PHY-3002 : Step(4): len = 44530.7, overlap = 18
PHY-3002 : Step(5): len = 40086.3, overlap = 19.25
PHY-3002 : Step(6): len = 36417.1, overlap = 21.75
PHY-3002 : Step(7): len = 32070.5, overlap = 23.25
PHY-3002 : Step(8): len = 28935.2, overlap = 24
PHY-3002 : Step(9): len = 26587.9, overlap = 23.25
PHY-3002 : Step(10): len = 23487.8, overlap = 21.75
PHY-3002 : Step(11): len = 20795.7, overlap = 23.5
PHY-3002 : Step(12): len = 19398.2, overlap = 24.5
PHY-3002 : Step(13): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(14): len = 18824, overlap = 22
PHY-3002 : Step(15): len = 18842.9, overlap = 17.5
PHY-3002 : Step(16): len = 18221.7, overlap = 22
PHY-3002 : Step(17): len = 17500.9, overlap = 18.75
PHY-3002 : Step(18): len = 17443.6, overlap = 19
PHY-3002 : Step(19): len = 16847.1, overlap = 19.25
PHY-3002 : Step(20): len = 16692.5, overlap = 19.75
PHY-3002 : Step(21): len = 16785.8, overlap = 24.75
PHY-3002 : Step(22): len = 16268.9, overlap = 24.25
PHY-3002 : Step(23): len = 15668, overlap = 23
PHY-3002 : Step(24): len = 15718.4, overlap = 22.25
PHY-3002 : Step(25): len = 15751, overlap = 21.5
PHY-3002 : Step(26): len = 15752.4, overlap = 20.5
PHY-3002 : Step(27): len = 15421.4, overlap = 20
PHY-3002 : Step(28): len = 15300.8, overlap = 20
PHY-3002 : Step(29): len = 15345.7, overlap = 20.75
PHY-3002 : Step(30): len = 15116, overlap = 20.25
PHY-3002 : Step(31): len = 14728.1, overlap = 19.75
PHY-3002 : Step(32): len = 14614.8, overlap = 18.25
PHY-3002 : Step(33): len = 14791.5, overlap = 18.25
PHY-3002 : Step(34): len = 14638.3, overlap = 18.25
PHY-3002 : Step(35): len = 14666.5, overlap = 18.25
PHY-3002 : Step(36): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(37): len = 14669.8, overlap = 17.75
PHY-3002 : Step(38): len = 14669.8, overlap = 17.75
PHY-3002 : Step(39): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(40): len = 14750.8, overlap = 17.75
PHY-3002 : Step(41): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004120s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(42): len = 16342.3, overlap = 10.75
PHY-3002 : Step(43): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(44): len = 16161.9, overlap = 10.75
PHY-3002 : Step(45): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(46): len = 16110, overlap = 10.75
PHY-3002 : Step(47): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(48): len = 16114.5, overlap = 34.25
PHY-3002 : Step(49): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(50): len = 16266.2, overlap = 34.5
PHY-3002 : Step(51): len = 16441.9, overlap = 34
PHY-3002 : Step(52): len = 16661.5, overlap = 33.75
PHY-3002 : Step(53): len = 16648.2, overlap = 33.5
PHY-3002 : Step(54): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(55): len = 16713.5, overlap = 32.75
PHY-3002 : Step(56): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(57): len = 17166.1, overlap = 30.5
PHY-3002 : Step(58): len = 17713.2, overlap = 29
PHY-3002 : Step(59): len = 17734.9, overlap = 29.5
PHY-3002 : Step(60): len = 17854, overlap = 28.75
PHY-3002 : Step(61): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(62): len = 18280.6, overlap = 26.75
PHY-3002 : Step(63): len = 18827.8, overlap = 26.5
PHY-3002 : Step(64): len = 19235.4, overlap = 25.75
PHY-3002 : Step(65): len = 19122.7, overlap = 24.5
PHY-3002 : Step(66): len = 18956.6, overlap = 23.75
PHY-3002 : Step(67): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(68): len = 19278.5, overlap = 21.5
PHY-3002 : Step(69): len = 19533.6, overlap = 22.25
PHY-3002 : Step(70): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(71): len = 20021.2, overlap = 21
PHY-3002 : Step(72): len = 20511.4, overlap = 21
PHY-3002 : Step(73): len = 20734.9, overlap = 20
PHY-3002 : Step(74): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(75): len = 20884.2, overlap = 20.75
PHY-3002 : Step(76): len = 21236.1, overlap = 20.5
PHY-3002 : Step(77): len = 21463.5, overlap = 19.5
PHY-3002 : Step(78): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056863s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (137.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(79): len = 22286.6, overlap = 5
PHY-3002 : Step(80): len = 21864, overlap = 7.25
PHY-3002 : Step(81): len = 21394.4, overlap = 9
PHY-3002 : Step(82): len = 20991.8, overlap = 10.5
PHY-3002 : Step(83): len = 20903.1, overlap = 11
PHY-3002 : Step(84): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(85): len = 20970.5, overlap = 10.5
PHY-3002 : Step(86): len = 21095.3, overlap = 11.25
PHY-3002 : Step(87): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(88): len = 21215.2, overlap = 11.5
PHY-3002 : Step(89): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004139s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (376.9%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.782244s wall, 2.886019s user + 0.624004s system = 3.510022s CPU (196.9%)

RUN-1004 : used memory is 170 MB, reserved memory is 130 MB, peak memory is 181 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017296s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (180.4%)

PHY-1001 : End global routing;  0.046541s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (167.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034477s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.955387s wall, 1.029607s user + 0.062400s system = 1.092007s CPU (114.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.017494s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (89.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.010956s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (142.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.354946s wall, 3.276021s user + 0.202801s system = 3.478822s CPU (103.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.508421s wall, 3.478822s user + 0.202801s system = 3.681624s CPU (104.9%)

RUN-1004 : used memory is 220 MB, reserved memory is 181 MB, peak memory is 268 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.828561s wall, 8.829657s user + 0.124801s system = 8.954457s CPU (316.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 179 MB, peak memory is 274 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.348500s wall, 1.232408s user + 0.140401s system = 1.372809s CPU (101.8%)

RUN-1004 : used memory is 343 MB, reserved memory is 302 MB, peak memory is 346 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.804562s wall, 3.822024s user + 0.218401s system = 4.040426s CPU (11.0%)

RUN-1004 : used memory is 344 MB, reserved memory is 304 MB, peak memory is 347 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.645391s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (5.1%)

RUN-1004 : used memory is 275 MB, reserved memory is 235 MB, peak memory is 347 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.200415s wall, 5.928038s user + 0.514803s system = 6.442841s CPU (13.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 199 MB, peak memory is 347 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.348701s wall, 1.357209s user + 0.078001s system = 1.435209s CPU (106.4%)

RUN-1004 : used memory is 234 MB, reserved memory is 195 MB, peak memory is 347 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071102s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (87.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(90): len = 67369.6, overlap = 18
PHY-3002 : Step(91): len = 56168.1, overlap = 18
PHY-3002 : Step(92): len = 49796.8, overlap = 18
PHY-3002 : Step(93): len = 44530.7, overlap = 18
PHY-3002 : Step(94): len = 40086.3, overlap = 19.25
PHY-3002 : Step(95): len = 36417.1, overlap = 21.75
PHY-3002 : Step(96): len = 32070.5, overlap = 23.25
PHY-3002 : Step(97): len = 28935.2, overlap = 24
PHY-3002 : Step(98): len = 26587.9, overlap = 23.25
PHY-3002 : Step(99): len = 23487.8, overlap = 21.75
PHY-3002 : Step(100): len = 20795.7, overlap = 23.5
PHY-3002 : Step(101): len = 19398.2, overlap = 24.5
PHY-3002 : Step(102): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(103): len = 18824, overlap = 22
PHY-3002 : Step(104): len = 18842.9, overlap = 17.5
PHY-3002 : Step(105): len = 18221.7, overlap = 22
PHY-3002 : Step(106): len = 17500.9, overlap = 18.75
PHY-3002 : Step(107): len = 17443.6, overlap = 19
PHY-3002 : Step(108): len = 16847.1, overlap = 19.25
PHY-3002 : Step(109): len = 16692.5, overlap = 19.75
PHY-3002 : Step(110): len = 16785.8, overlap = 24.75
PHY-3002 : Step(111): len = 16268.9, overlap = 24.25
PHY-3002 : Step(112): len = 15668, overlap = 23
PHY-3002 : Step(113): len = 15718.4, overlap = 22.25
PHY-3002 : Step(114): len = 15751, overlap = 21.5
PHY-3002 : Step(115): len = 15752.4, overlap = 20.5
PHY-3002 : Step(116): len = 15421.4, overlap = 20
PHY-3002 : Step(117): len = 15300.8, overlap = 20
PHY-3002 : Step(118): len = 15345.7, overlap = 20.75
PHY-3002 : Step(119): len = 15116, overlap = 20.25
PHY-3002 : Step(120): len = 14728.1, overlap = 19.75
PHY-3002 : Step(121): len = 14614.8, overlap = 18.25
PHY-3002 : Step(122): len = 14791.5, overlap = 18.25
PHY-3002 : Step(123): len = 14638.3, overlap = 18.25
PHY-3002 : Step(124): len = 14666.5, overlap = 18.25
PHY-3002 : Step(125): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(126): len = 14669.8, overlap = 17.75
PHY-3002 : Step(127): len = 14669.8, overlap = 17.75
PHY-3002 : Step(128): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(129): len = 14750.8, overlap = 17.75
PHY-3002 : Step(130): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004425s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(131): len = 16342.3, overlap = 10.75
PHY-3002 : Step(132): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(133): len = 16161.9, overlap = 10.75
PHY-3002 : Step(134): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(135): len = 16110, overlap = 10.75
PHY-3002 : Step(136): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(137): len = 16114.5, overlap = 34.25
PHY-3002 : Step(138): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(139): len = 16266.2, overlap = 34.5
PHY-3002 : Step(140): len = 16441.9, overlap = 34
PHY-3002 : Step(141): len = 16661.5, overlap = 33.75
PHY-3002 : Step(142): len = 16648.2, overlap = 33.5
PHY-3002 : Step(143): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(144): len = 16713.5, overlap = 32.75
PHY-3002 : Step(145): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(146): len = 17166.1, overlap = 30.5
PHY-3002 : Step(147): len = 17713.2, overlap = 29
PHY-3002 : Step(148): len = 17734.9, overlap = 29.5
PHY-3002 : Step(149): len = 17854, overlap = 28.75
PHY-3002 : Step(150): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(151): len = 18280.6, overlap = 26.75
PHY-3002 : Step(152): len = 18827.8, overlap = 26.5
PHY-3002 : Step(153): len = 19235.4, overlap = 25.75
PHY-3002 : Step(154): len = 19122.7, overlap = 24.5
PHY-3002 : Step(155): len = 18956.6, overlap = 23.75
PHY-3002 : Step(156): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(157): len = 19278.5, overlap = 21.5
PHY-3002 : Step(158): len = 19533.6, overlap = 22.25
PHY-3002 : Step(159): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(160): len = 20021.2, overlap = 21
PHY-3002 : Step(161): len = 20511.4, overlap = 21
PHY-3002 : Step(162): len = 20734.9, overlap = 20
PHY-3002 : Step(163): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(164): len = 20884.2, overlap = 20.75
PHY-3002 : Step(165): len = 21236.1, overlap = 20.5
PHY-3002 : Step(166): len = 21463.5, overlap = 19.5
PHY-3002 : Step(167): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057127s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (109.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(168): len = 22286.6, overlap = 5
PHY-3002 : Step(169): len = 21864, overlap = 7.25
PHY-3002 : Step(170): len = 21394.4, overlap = 9
PHY-3002 : Step(171): len = 20991.8, overlap = 10.5
PHY-3002 : Step(172): len = 20903.1, overlap = 11
PHY-3002 : Step(173): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(174): len = 20970.5, overlap = 10.5
PHY-3002 : Step(175): len = 21095.3, overlap = 11.25
PHY-3002 : Step(176): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(177): len = 21215.2, overlap = 11.5
PHY-3002 : Step(178): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.732078s wall, 2.527216s user + 0.982806s system = 3.510022s CPU (202.6%)

RUN-1004 : used memory is 238 MB, reserved memory is 199 MB, peak memory is 347 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017217s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.6%)

PHY-1001 : End global routing;  0.045327s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033762s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (184.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.952306s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (119.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016383s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.009746s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (320.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.612795s wall, 1.700411s user + 0.187201s system = 1.887612s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.768873s wall, 1.872012s user + 0.187201s system = 2.059213s CPU (116.4%)

RUN-1004 : used memory is 255 MB, reserved memory is 215 MB, peak memory is 347 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.904076s wall, 8.658055s user + 0.093601s system = 8.751656s CPU (301.4%)

RUN-1004 : used memory is 256 MB, reserved memory is 215 MB, peak memory is 347 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.324965s wall, 1.232408s user + 0.140401s system = 1.372809s CPU (103.6%)

RUN-1004 : used memory is 354 MB, reserved memory is 313 MB, peak memory is 358 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.851894s wall, 3.634823s user + 0.202801s system = 3.837625s CPU (10.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 315 MB, peak memory is 359 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.674640s wall, 0.312002s user + 0.062400s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 287 MB, reserved memory is 247 MB, peak memory is 359 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.307486s wall, 5.647236s user + 0.561604s system = 6.208840s CPU (12.9%)

RUN-1004 : used memory is 253 MB, reserved memory is 212 MB, peak memory is 359 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.334673s wall, 1.372809s user + 0.078001s system = 1.450809s CPU (108.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 204 MB, peak memory is 359 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069765s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(179): len = 67369.6, overlap = 18
PHY-3002 : Step(180): len = 56168.1, overlap = 18
PHY-3002 : Step(181): len = 49796.8, overlap = 18
PHY-3002 : Step(182): len = 44530.7, overlap = 18
PHY-3002 : Step(183): len = 40086.3, overlap = 19.25
PHY-3002 : Step(184): len = 36417.1, overlap = 21.75
PHY-3002 : Step(185): len = 32070.5, overlap = 23.25
PHY-3002 : Step(186): len = 28935.2, overlap = 24
PHY-3002 : Step(187): len = 26587.9, overlap = 23.25
PHY-3002 : Step(188): len = 23487.8, overlap = 21.75
PHY-3002 : Step(189): len = 20795.7, overlap = 23.5
PHY-3002 : Step(190): len = 19398.2, overlap = 24.5
PHY-3002 : Step(191): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(192): len = 18824, overlap = 22
PHY-3002 : Step(193): len = 18842.9, overlap = 17.5
PHY-3002 : Step(194): len = 18221.7, overlap = 22
PHY-3002 : Step(195): len = 17500.9, overlap = 18.75
PHY-3002 : Step(196): len = 17443.6, overlap = 19
PHY-3002 : Step(197): len = 16847.1, overlap = 19.25
PHY-3002 : Step(198): len = 16692.5, overlap = 19.75
PHY-3002 : Step(199): len = 16785.8, overlap = 24.75
PHY-3002 : Step(200): len = 16268.9, overlap = 24.25
PHY-3002 : Step(201): len = 15668, overlap = 23
PHY-3002 : Step(202): len = 15718.4, overlap = 22.25
PHY-3002 : Step(203): len = 15751, overlap = 21.5
PHY-3002 : Step(204): len = 15752.4, overlap = 20.5
PHY-3002 : Step(205): len = 15421.4, overlap = 20
PHY-3002 : Step(206): len = 15300.8, overlap = 20
PHY-3002 : Step(207): len = 15345.7, overlap = 20.75
PHY-3002 : Step(208): len = 15116, overlap = 20.25
PHY-3002 : Step(209): len = 14728.1, overlap = 19.75
PHY-3002 : Step(210): len = 14614.8, overlap = 18.25
PHY-3002 : Step(211): len = 14791.5, overlap = 18.25
PHY-3002 : Step(212): len = 14638.3, overlap = 18.25
PHY-3002 : Step(213): len = 14666.5, overlap = 18.25
PHY-3002 : Step(214): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(215): len = 14669.8, overlap = 17.75
PHY-3002 : Step(216): len = 14669.8, overlap = 17.75
PHY-3002 : Step(217): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(218): len = 14750.8, overlap = 17.75
PHY-3002 : Step(219): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(220): len = 16342.3, overlap = 10.75
PHY-3002 : Step(221): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(222): len = 16161.9, overlap = 10.75
PHY-3002 : Step(223): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(224): len = 16110, overlap = 10.75
PHY-3002 : Step(225): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(226): len = 16114.5, overlap = 34.25
PHY-3002 : Step(227): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(228): len = 16266.2, overlap = 34.5
PHY-3002 : Step(229): len = 16441.9, overlap = 34
PHY-3002 : Step(230): len = 16661.5, overlap = 33.75
PHY-3002 : Step(231): len = 16648.2, overlap = 33.5
PHY-3002 : Step(232): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(233): len = 16713.5, overlap = 32.75
PHY-3002 : Step(234): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(235): len = 17166.1, overlap = 30.5
PHY-3002 : Step(236): len = 17713.2, overlap = 29
PHY-3002 : Step(237): len = 17734.9, overlap = 29.5
PHY-3002 : Step(238): len = 17854, overlap = 28.75
PHY-3002 : Step(239): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(240): len = 18280.6, overlap = 26.75
PHY-3002 : Step(241): len = 18827.8, overlap = 26.5
PHY-3002 : Step(242): len = 19235.4, overlap = 25.75
PHY-3002 : Step(243): len = 19122.7, overlap = 24.5
PHY-3002 : Step(244): len = 18956.6, overlap = 23.75
PHY-3002 : Step(245): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(246): len = 19278.5, overlap = 21.5
PHY-3002 : Step(247): len = 19533.6, overlap = 22.25
PHY-3002 : Step(248): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(249): len = 20021.2, overlap = 21
PHY-3002 : Step(250): len = 20511.4, overlap = 21
PHY-3002 : Step(251): len = 20734.9, overlap = 20
PHY-3002 : Step(252): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(253): len = 20884.2, overlap = 20.75
PHY-3002 : Step(254): len = 21236.1, overlap = 20.5
PHY-3002 : Step(255): len = 21463.5, overlap = 19.5
PHY-3002 : Step(256): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.073172s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (127.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(257): len = 22286.6, overlap = 5
PHY-3002 : Step(258): len = 21864, overlap = 7.25
PHY-3002 : Step(259): len = 21394.4, overlap = 9
PHY-3002 : Step(260): len = 20991.8, overlap = 10.5
PHY-3002 : Step(261): len = 20903.1, overlap = 11
PHY-3002 : Step(262): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(263): len = 20970.5, overlap = 10.5
PHY-3002 : Step(264): len = 21095.3, overlap = 11.25
PHY-3002 : Step(265): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(266): len = 21215.2, overlap = 11.5
PHY-3002 : Step(267): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004725s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.817875s wall, 2.605217s user + 0.639604s system = 3.244821s CPU (178.5%)

RUN-1004 : used memory is 241 MB, reserved memory is 206 MB, peak memory is 359 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017227s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.6%)

PHY-1001 : End global routing;  0.043481s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (71.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036971s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (126.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.974549s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (115.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016018s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.010282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.648385s wall, 1.700411s user + 0.156001s system = 1.856412s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.804455s wall, 1.840812s user + 0.156001s system = 1.996813s CPU (110.7%)

RUN-1004 : used memory is 259 MB, reserved memory is 219 MB, peak memory is 359 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.912115s wall, 9.282060s user + 0.078001s system = 9.360060s CPU (321.4%)

RUN-1004 : used memory is 260 MB, reserved memory is 219 MB, peak memory is 359 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.277278s wall, 1.216808s user + 0.187201s system = 1.404009s CPU (109.9%)

RUN-1004 : used memory is 349 MB, reserved memory is 308 MB, peak memory is 359 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.519918s wall, 3.276021s user + 0.187201s system = 3.463222s CPU (9.5%)

RUN-1004 : used memory is 351 MB, reserved memory is 310 MB, peak memory is 359 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.625512s wall, 0.421203s user + 0.031200s system = 0.452403s CPU (5.2%)

RUN-1004 : used memory is 282 MB, reserved memory is 241 MB, peak memory is 359 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.821223s wall, 5.475635s user + 0.468003s system = 5.943638s CPU (12.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 209 MB, peak memory is 359 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.939995s wall, 9.172859s user + 0.046800s system = 9.219659s CPU (313.6%)

RUN-1004 : used memory is 257 MB, reserved memory is 216 MB, peak memory is 359 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.201682s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (110.3%)

RUN-1004 : used memory is 363 MB, reserved memory is 322 MB, peak memory is 366 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.007635s wall, 3.619223s user + 0.187201s system = 3.806424s CPU (10.3%)

RUN-1004 : used memory is 365 MB, reserved memory is 324 MB, peak memory is 368 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.652976s wall, 0.374402s user + 0.046800s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 254 MB, peak memory is 368 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.228627s wall, 5.756437s user + 0.421203s system = 6.177640s CPU (12.8%)

RUN-1004 : used memory is 261 MB, reserved memory is 219 MB, peak memory is 368 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.301542s wall, 1.326008s user + 0.093601s system = 1.419609s CPU (109.1%)

RUN-1004 : used memory is 267 MB, reserved memory is 228 MB, peak memory is 368 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068012s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (160.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(268): len = 67369.6, overlap = 18
PHY-3002 : Step(269): len = 56168.1, overlap = 18
PHY-3002 : Step(270): len = 49796.8, overlap = 18
PHY-3002 : Step(271): len = 44530.7, overlap = 18
PHY-3002 : Step(272): len = 40086.3, overlap = 19.25
PHY-3002 : Step(273): len = 36417.1, overlap = 21.75
PHY-3002 : Step(274): len = 32070.5, overlap = 23.25
PHY-3002 : Step(275): len = 28935.2, overlap = 24
PHY-3002 : Step(276): len = 26587.9, overlap = 23.25
PHY-3002 : Step(277): len = 23487.8, overlap = 21.75
PHY-3002 : Step(278): len = 20795.7, overlap = 23.5
PHY-3002 : Step(279): len = 19398.2, overlap = 24.5
PHY-3002 : Step(280): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(281): len = 18824, overlap = 22
PHY-3002 : Step(282): len = 18842.9, overlap = 17.5
PHY-3002 : Step(283): len = 18221.7, overlap = 22
PHY-3002 : Step(284): len = 17500.9, overlap = 18.75
PHY-3002 : Step(285): len = 17443.6, overlap = 19
PHY-3002 : Step(286): len = 16847.1, overlap = 19.25
PHY-3002 : Step(287): len = 16692.5, overlap = 19.75
PHY-3002 : Step(288): len = 16785.8, overlap = 24.75
PHY-3002 : Step(289): len = 16268.9, overlap = 24.25
PHY-3002 : Step(290): len = 15668, overlap = 23
PHY-3002 : Step(291): len = 15718.4, overlap = 22.25
PHY-3002 : Step(292): len = 15751, overlap = 21.5
PHY-3002 : Step(293): len = 15752.4, overlap = 20.5
PHY-3002 : Step(294): len = 15421.4, overlap = 20
PHY-3002 : Step(295): len = 15300.8, overlap = 20
PHY-3002 : Step(296): len = 15345.7, overlap = 20.75
PHY-3002 : Step(297): len = 15116, overlap = 20.25
PHY-3002 : Step(298): len = 14728.1, overlap = 19.75
PHY-3002 : Step(299): len = 14614.8, overlap = 18.25
PHY-3002 : Step(300): len = 14791.5, overlap = 18.25
PHY-3002 : Step(301): len = 14638.3, overlap = 18.25
PHY-3002 : Step(302): len = 14666.5, overlap = 18.25
PHY-3002 : Step(303): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(304): len = 14669.8, overlap = 17.75
PHY-3002 : Step(305): len = 14669.8, overlap = 17.75
PHY-3002 : Step(306): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(307): len = 14750.8, overlap = 17.75
PHY-3002 : Step(308): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004744s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(309): len = 16342.3, overlap = 10.75
PHY-3002 : Step(310): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(311): len = 16161.9, overlap = 10.75
PHY-3002 : Step(312): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(313): len = 16110, overlap = 10.75
PHY-3002 : Step(314): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(315): len = 16114.5, overlap = 34.25
PHY-3002 : Step(316): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(317): len = 16266.2, overlap = 34.5
PHY-3002 : Step(318): len = 16441.9, overlap = 34
PHY-3002 : Step(319): len = 16661.5, overlap = 33.75
PHY-3002 : Step(320): len = 16648.2, overlap = 33.5
PHY-3002 : Step(321): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(322): len = 16713.5, overlap = 32.75
PHY-3002 : Step(323): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(324): len = 17166.1, overlap = 30.5
PHY-3002 : Step(325): len = 17713.2, overlap = 29
PHY-3002 : Step(326): len = 17734.9, overlap = 29.5
PHY-3002 : Step(327): len = 17854, overlap = 28.75
PHY-3002 : Step(328): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(329): len = 18280.6, overlap = 26.75
PHY-3002 : Step(330): len = 18827.8, overlap = 26.5
PHY-3002 : Step(331): len = 19235.4, overlap = 25.75
PHY-3002 : Step(332): len = 19122.7, overlap = 24.5
PHY-3002 : Step(333): len = 18956.6, overlap = 23.75
PHY-3002 : Step(334): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(335): len = 19278.5, overlap = 21.5
PHY-3002 : Step(336): len = 19533.6, overlap = 22.25
PHY-3002 : Step(337): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(338): len = 20021.2, overlap = 21
PHY-3002 : Step(339): len = 20511.4, overlap = 21
PHY-3002 : Step(340): len = 20734.9, overlap = 20
PHY-3002 : Step(341): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(342): len = 20884.2, overlap = 20.75
PHY-3002 : Step(343): len = 21236.1, overlap = 20.5
PHY-3002 : Step(344): len = 21463.5, overlap = 19.5
PHY-3002 : Step(345): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058864s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (185.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(346): len = 22286.6, overlap = 5
PHY-3002 : Step(347): len = 21864, overlap = 7.25
PHY-3002 : Step(348): len = 21394.4, overlap = 9
PHY-3002 : Step(349): len = 20991.8, overlap = 10.5
PHY-3002 : Step(350): len = 20903.1, overlap = 11
PHY-3002 : Step(351): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(352): len = 20970.5, overlap = 10.5
PHY-3002 : Step(353): len = 21095.3, overlap = 11.25
PHY-3002 : Step(354): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(355): len = 21215.2, overlap = 11.5
PHY-3002 : Step(356): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006261s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (249.2%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.816839s wall, 2.589617s user + 0.733205s system = 3.322821s CPU (182.9%)

RUN-1004 : used memory is 268 MB, reserved memory is 228 MB, peak memory is 368 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016947s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.1%)

PHY-1001 : End global routing;  0.046647s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034479s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.963285s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (118.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.019551s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (79.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.012366s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.676565s wall, 1.762811s user + 0.109201s system = 1.872012s CPU (111.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.835687s wall, 1.934412s user + 0.109201s system = 2.043613s CPU (111.3%)

RUN-1004 : used memory is 278 MB, reserved memory is 238 MB, peak memory is 368 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.940156s wall, 8.704856s user + 0.046800s system = 8.751656s CPU (297.7%)

RUN-1004 : used memory is 278 MB, reserved memory is 238 MB, peak memory is 368 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.287229s wall, 1.185608s user + 0.124801s system = 1.310408s CPU (101.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 324 MB, peak memory is 368 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.480194s wall, 3.260421s user + 0.187201s system = 3.447622s CPU (9.5%)

RUN-1004 : used memory is 366 MB, reserved memory is 326 MB, peak memory is 370 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.633940s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (3.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 256 MB, peak memory is 370 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.797466s wall, 5.210433s user + 0.483603s system = 5.694037s CPU (11.9%)

RUN-1004 : used memory is 263 MB, reserved memory is 221 MB, peak memory is 370 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.305613s wall, 1.310408s user + 0.093601s system = 1.404009s CPU (107.5%)

RUN-1004 : used memory is 271 MB, reserved memory is 231 MB, peak memory is 370 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073311s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (127.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(357): len = 67369.6, overlap = 18
PHY-3002 : Step(358): len = 56168.1, overlap = 18
PHY-3002 : Step(359): len = 49796.8, overlap = 18
PHY-3002 : Step(360): len = 44530.7, overlap = 18
PHY-3002 : Step(361): len = 40086.3, overlap = 19.25
PHY-3002 : Step(362): len = 36417.1, overlap = 21.75
PHY-3002 : Step(363): len = 32070.5, overlap = 23.25
PHY-3002 : Step(364): len = 28935.2, overlap = 24
PHY-3002 : Step(365): len = 26587.9, overlap = 23.25
PHY-3002 : Step(366): len = 23487.8, overlap = 21.75
PHY-3002 : Step(367): len = 20795.7, overlap = 23.5
PHY-3002 : Step(368): len = 19398.2, overlap = 24.5
PHY-3002 : Step(369): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(370): len = 18824, overlap = 22
PHY-3002 : Step(371): len = 18842.9, overlap = 17.5
PHY-3002 : Step(372): len = 18221.7, overlap = 22
PHY-3002 : Step(373): len = 17500.9, overlap = 18.75
PHY-3002 : Step(374): len = 17443.6, overlap = 19
PHY-3002 : Step(375): len = 16847.1, overlap = 19.25
PHY-3002 : Step(376): len = 16692.5, overlap = 19.75
PHY-3002 : Step(377): len = 16785.8, overlap = 24.75
PHY-3002 : Step(378): len = 16268.9, overlap = 24.25
PHY-3002 : Step(379): len = 15668, overlap = 23
PHY-3002 : Step(380): len = 15718.4, overlap = 22.25
PHY-3002 : Step(381): len = 15751, overlap = 21.5
PHY-3002 : Step(382): len = 15752.4, overlap = 20.5
PHY-3002 : Step(383): len = 15421.4, overlap = 20
PHY-3002 : Step(384): len = 15300.8, overlap = 20
PHY-3002 : Step(385): len = 15345.7, overlap = 20.75
PHY-3002 : Step(386): len = 15116, overlap = 20.25
PHY-3002 : Step(387): len = 14728.1, overlap = 19.75
PHY-3002 : Step(388): len = 14614.8, overlap = 18.25
PHY-3002 : Step(389): len = 14791.5, overlap = 18.25
PHY-3002 : Step(390): len = 14638.3, overlap = 18.25
PHY-3002 : Step(391): len = 14666.5, overlap = 18.25
PHY-3002 : Step(392): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(393): len = 14669.8, overlap = 17.75
PHY-3002 : Step(394): len = 14669.8, overlap = 17.75
PHY-3002 : Step(395): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(396): len = 14750.8, overlap = 17.75
PHY-3002 : Step(397): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(398): len = 16342.3, overlap = 10.75
PHY-3002 : Step(399): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(400): len = 16161.9, overlap = 10.75
PHY-3002 : Step(401): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(402): len = 16110, overlap = 10.75
PHY-3002 : Step(403): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(404): len = 16114.5, overlap = 34.25
PHY-3002 : Step(405): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(406): len = 16266.2, overlap = 34.5
PHY-3002 : Step(407): len = 16441.9, overlap = 34
PHY-3002 : Step(408): len = 16661.5, overlap = 33.75
PHY-3002 : Step(409): len = 16648.2, overlap = 33.5
PHY-3002 : Step(410): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(411): len = 16713.5, overlap = 32.75
PHY-3002 : Step(412): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(413): len = 17166.1, overlap = 30.5
PHY-3002 : Step(414): len = 17713.2, overlap = 29
PHY-3002 : Step(415): len = 17734.9, overlap = 29.5
PHY-3002 : Step(416): len = 17854, overlap = 28.75
PHY-3002 : Step(417): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(418): len = 18280.6, overlap = 26.75
PHY-3002 : Step(419): len = 18827.8, overlap = 26.5
PHY-3002 : Step(420): len = 19235.4, overlap = 25.75
PHY-3002 : Step(421): len = 19122.7, overlap = 24.5
PHY-3002 : Step(422): len = 18956.6, overlap = 23.75
PHY-3002 : Step(423): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(424): len = 19278.5, overlap = 21.5
PHY-3002 : Step(425): len = 19533.6, overlap = 22.25
PHY-3002 : Step(426): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(427): len = 20021.2, overlap = 21
PHY-3002 : Step(428): len = 20511.4, overlap = 21
PHY-3002 : Step(429): len = 20734.9, overlap = 20
PHY-3002 : Step(430): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(431): len = 20884.2, overlap = 20.75
PHY-3002 : Step(432): len = 21236.1, overlap = 20.5
PHY-3002 : Step(433): len = 21463.5, overlap = 19.5
PHY-3002 : Step(434): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057565s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (162.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(435): len = 22286.6, overlap = 5
PHY-3002 : Step(436): len = 21864, overlap = 7.25
PHY-3002 : Step(437): len = 21394.4, overlap = 9
PHY-3002 : Step(438): len = 20991.8, overlap = 10.5
PHY-3002 : Step(439): len = 20903.1, overlap = 11
PHY-3002 : Step(440): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(441): len = 20970.5, overlap = 10.5
PHY-3002 : Step(442): len = 21095.3, overlap = 11.25
PHY-3002 : Step(443): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(444): len = 21215.2, overlap = 11.5
PHY-3002 : Step(445): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004696s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (332.2%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.803349s wall, 2.901619s user + 0.826805s system = 3.728424s CPU (206.8%)

RUN-1004 : used memory is 272 MB, reserved memory is 232 MB, peak memory is 370 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015891s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (294.5%)

PHY-1001 : End global routing;  0.046597s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (167.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036107s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.069837s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (113.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016687s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.010326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.670558s wall, 1.809612s user + 0.062400s system = 1.872012s CPU (112.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.836585s wall, 2.028013s user + 0.078001s system = 2.106013s CPU (114.7%)

RUN-1004 : used memory is 279 MB, reserved memory is 238 MB, peak memory is 370 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  3.007242s wall, 9.063658s user + 0.046800s system = 9.110458s CPU (303.0%)

RUN-1004 : used memory is 280 MB, reserved memory is 239 MB, peak memory is 370 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.169454s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (104.0%)

RUN-1004 : used memory is 367 MB, reserved memory is 326 MB, peak memory is 371 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.136922s wall, 3.978026s user + 0.249602s system = 4.227627s CPU (11.4%)

RUN-1004 : used memory is 369 MB, reserved memory is 328 MB, peak memory is 372 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.621985s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (4.3%)

RUN-1004 : used memory is 300 MB, reserved memory is 259 MB, peak memory is 372 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.254685s wall, 6.006038s user + 0.390002s system = 6.396041s CPU (13.3%)

RUN-1004 : used memory is 265 MB, reserved memory is 225 MB, peak memory is 372 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  3.016245s wall, 8.564455s user + 0.078001s system = 8.642455s CPU (286.5%)

RUN-1004 : used memory is 283 MB, reserved memory is 242 MB, peak memory is 372 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.340971s wall, 1.201208s user + 0.171601s system = 1.372809s CPU (102.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 343 MB, peak memory is 387 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.997419s wall, 2.870418s user + 0.124801s system = 2.995219s CPU (8.1%)

RUN-1004 : used memory is 385 MB, reserved memory is 345 MB, peak memory is 389 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.650205s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (3.8%)

RUN-1004 : used memory is 316 MB, reserved memory is 275 MB, peak memory is 389 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.414199s wall, 4.945232s user + 0.468003s system = 5.413235s CPU (11.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 260 MB, peak memory is 389 MB
GUI-1001 : Download success!
KIT-5603 WARNING: ChipWatcher: data view net pwm[9] is invalid.
GUI-8001 ERROR: ChipWatcher: data view net pwm[9] is invalid! #22
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 13 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0010100001011001
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 789/177 useful/useless nets, 617/118 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 606/183 useful/useless nets, 434/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 606/0 useful/useless nets, 434/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 641/0 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 634/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 729/0 useful/useless nets, 560/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-1032 : 716/0 useful/useless nets, 547/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 885/6 useful/useless nets, 716/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 107 (3.69), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 207 instances into 107 LUTs, name keeping = 56%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 779/0 useful/useless nets, 610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 229 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 107 LUT to BLE ...
SYN-4008 : Packed 107 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 173 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (173 nodes)...
SYN-4004 : #1: Packed 37 SEQ (715 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 136 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 243/417 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.289912s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (105.2%)

RUN-1004 : used memory is 286 MB, reserved memory is 247 MB, peak memory is 389 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (77 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 250 instances, 231 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2109, tnet num: 600, tinst num: 250, tnode num: 2788, tedge num: 3570.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 600 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 316 clock pins, and constraint 671 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069437s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (134.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 92009.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(446): len = 67369.6, overlap = 18
PHY-3002 : Step(447): len = 56168.1, overlap = 18
PHY-3002 : Step(448): len = 49796.8, overlap = 18
PHY-3002 : Step(449): len = 44530.7, overlap = 18
PHY-3002 : Step(450): len = 40086.3, overlap = 19.25
PHY-3002 : Step(451): len = 36417.1, overlap = 21.75
PHY-3002 : Step(452): len = 32070.5, overlap = 23.25
PHY-3002 : Step(453): len = 28935.2, overlap = 24
PHY-3002 : Step(454): len = 26587.9, overlap = 23.25
PHY-3002 : Step(455): len = 23487.8, overlap = 21.75
PHY-3002 : Step(456): len = 20795.7, overlap = 23.5
PHY-3002 : Step(457): len = 19398.2, overlap = 24.5
PHY-3002 : Step(458): len = 17658.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18224e-05
PHY-3002 : Step(459): len = 18824, overlap = 22
PHY-3002 : Step(460): len = 18842.9, overlap = 17.5
PHY-3002 : Step(461): len = 18221.7, overlap = 22
PHY-3002 : Step(462): len = 17500.9, overlap = 18.75
PHY-3002 : Step(463): len = 17443.6, overlap = 19
PHY-3002 : Step(464): len = 16847.1, overlap = 19.25
PHY-3002 : Step(465): len = 16692.5, overlap = 19.75
PHY-3002 : Step(466): len = 16785.8, overlap = 24.75
PHY-3002 : Step(467): len = 16268.9, overlap = 24.25
PHY-3002 : Step(468): len = 15668, overlap = 23
PHY-3002 : Step(469): len = 15718.4, overlap = 22.25
PHY-3002 : Step(470): len = 15751, overlap = 21.5
PHY-3002 : Step(471): len = 15752.4, overlap = 20.5
PHY-3002 : Step(472): len = 15421.4, overlap = 20
PHY-3002 : Step(473): len = 15300.8, overlap = 20
PHY-3002 : Step(474): len = 15345.7, overlap = 20.75
PHY-3002 : Step(475): len = 15116, overlap = 20.25
PHY-3002 : Step(476): len = 14728.1, overlap = 19.75
PHY-3002 : Step(477): len = 14614.8, overlap = 18.25
PHY-3002 : Step(478): len = 14791.5, overlap = 18.25
PHY-3002 : Step(479): len = 14638.3, overlap = 18.25
PHY-3002 : Step(480): len = 14666.5, overlap = 18.25
PHY-3002 : Step(481): len = 14562.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36449e-05
PHY-3002 : Step(482): len = 14669.8, overlap = 17.75
PHY-3002 : Step(483): len = 14669.8, overlap = 17.75
PHY-3002 : Step(484): len = 14662.5, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72898e-05
PHY-3002 : Step(485): len = 14750.8, overlap = 17.75
PHY-3002 : Step(486): len = 14863.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70966e-06
PHY-3002 : Step(487): len = 16342.3, overlap = 10.75
PHY-3002 : Step(488): len = 16337.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41931e-06
PHY-3002 : Step(489): len = 16161.9, overlap = 10.75
PHY-3002 : Step(490): len = 16145.4, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83862e-06
PHY-3002 : Step(491): len = 16110, overlap = 10.75
PHY-3002 : Step(492): len = 16142.5, overlap = 10.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35209e-06
PHY-3002 : Step(493): len = 16114.5, overlap = 34.25
PHY-3002 : Step(494): len = 16154.9, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67042e-05
PHY-3002 : Step(495): len = 16266.2, overlap = 34.5
PHY-3002 : Step(496): len = 16441.9, overlap = 34
PHY-3002 : Step(497): len = 16661.5, overlap = 33.75
PHY-3002 : Step(498): len = 16648.2, overlap = 33.5
PHY-3002 : Step(499): len = 16712.9, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34083e-05
PHY-3002 : Step(500): len = 16713.5, overlap = 32.75
PHY-3002 : Step(501): len = 16841.6, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.68167e-05
PHY-3002 : Step(502): len = 17166.1, overlap = 30.5
PHY-3002 : Step(503): len = 17713.2, overlap = 29
PHY-3002 : Step(504): len = 17734.9, overlap = 29.5
PHY-3002 : Step(505): len = 17854, overlap = 28.75
PHY-3002 : Step(506): len = 17928.3, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133633
PHY-3002 : Step(507): len = 18280.6, overlap = 26.75
PHY-3002 : Step(508): len = 18827.8, overlap = 26.5
PHY-3002 : Step(509): len = 19235.4, overlap = 25.75
PHY-3002 : Step(510): len = 19122.7, overlap = 24.5
PHY-3002 : Step(511): len = 18956.6, overlap = 23.75
PHY-3002 : Step(512): len = 18870, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000250275
PHY-3002 : Step(513): len = 19278.5, overlap = 21.5
PHY-3002 : Step(514): len = 19533.6, overlap = 22.25
PHY-3002 : Step(515): len = 19774.1, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050055
PHY-3002 : Step(516): len = 20021.2, overlap = 21
PHY-3002 : Step(517): len = 20511.4, overlap = 21
PHY-3002 : Step(518): len = 20734.9, overlap = 20
PHY-3002 : Step(519): len = 20610.2, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010011
PHY-3002 : Step(520): len = 20884.2, overlap = 20.75
PHY-3002 : Step(521): len = 21236.1, overlap = 20.5
PHY-3002 : Step(522): len = 21463.5, overlap = 19.5
PHY-3002 : Step(523): len = 21384.8, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077688s wall, 0.031200s user + 0.078001s system = 0.109201s CPU (140.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.938125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000617738
PHY-3002 : Step(524): len = 22286.6, overlap = 5
PHY-3002 : Step(525): len = 21864, overlap = 7.25
PHY-3002 : Step(526): len = 21394.4, overlap = 9
PHY-3002 : Step(527): len = 20991.8, overlap = 10.5
PHY-3002 : Step(528): len = 20903.1, overlap = 11
PHY-3002 : Step(529): len = 20820.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00123548
PHY-3002 : Step(530): len = 20970.5, overlap = 10.5
PHY-3002 : Step(531): len = 21095.3, overlap = 11.25
PHY-3002 : Step(532): len = 21133.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00247095
PHY-3002 : Step(533): len = 21215.2, overlap = 11.5
PHY-3002 : Step(534): len = 21261.6, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21747.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 13, deltaY = 8.
PHY-3001 : Final: Len = 21983.2, Over = 0
RUN-1003 : finish command "place" in  1.905122s wall, 2.917219s user + 1.029607s system = 3.946825s CPU (207.2%)

RUN-1004 : used memory is 289 MB, reserved memory is 250 MB, peak memory is 389 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 174 to 138
PHY-1001 : Pin misalignment score is improved from 138 to 137
PHY-1001 : Pin misalignment score is improved from 137 to 137
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 116 mslices, 115 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 602 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 195 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 30928, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 31152, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 31200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 31144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016994s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (459.0%)

PHY-1001 : End global routing;  0.044404s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (210.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034927s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 46928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.961363s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (120.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.017296s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46904
PHY-1001 : End DR Iter 2; 0.010372s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (300.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.619183s wall, 1.762811s user + 0.046800s system = 1.809612s CPU (111.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.775381s wall, 1.981213s user + 0.078001s system = 2.059213s CPU (116.0%)

RUN-1004 : used memory is 299 MB, reserved memory is 259 MB, peak memory is 389 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  290   out of   4480    6.47%
#reg                  276   out of   4480    6.16%
#le                   454
  #lut only           178   out of    454   39.21%
  #reg only           164   out of    454   36.12%
  #lut&reg            112   out of    454   24.67%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  2.963632s wall, 9.032458s user + 0.046800s system = 9.079258s CPU (306.4%)

RUN-1004 : used memory is 300 MB, reserved memory is 259 MB, peak memory is 389 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.317350s wall, 1.170008s user + 0.187201s system = 1.357209s CPU (103.0%)

RUN-1004 : used memory is 392 MB, reserved memory is 351 MB, peak memory is 396 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.019837s wall, 3.478822s user + 0.280802s system = 3.759624s CPU (10.2%)

RUN-1004 : used memory is 394 MB, reserved memory is 353 MB, peak memory is 397 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.644556s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 325 MB, reserved memory is 284 MB, peak memory is 397 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.448710s wall, 5.522435s user + 0.655204s system = 6.177640s CPU (12.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 267 MB, peak memory is 397 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 252
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 602, pip num: 4849
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 470 valid insts, and 12988 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101110010100001011001 -f Quick_Start.btc" in  3.103251s wall, 9.360060s user + 0.062400s system = 9.422460s CPU (303.6%)

RUN-1004 : used memory is 293 MB, reserved memory is 256 MB, peak memory is 397 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.165921s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (108.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 339 MB, peak memory is 397 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.312309s wall, 3.759624s user + 0.171601s system = 3.931225s CPU (10.5%)

RUN-1004 : used memory is 378 MB, reserved memory is 338 MB, peak memory is 397 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.692227s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (6.1%)

RUN-1004 : used memory is 309 MB, reserved memory is 268 MB, peak memory is 397 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.576272s wall, 5.974838s user + 0.390002s system = 6.364841s CPU (13.1%)

RUN-1004 : used memory is 290 MB, reserved memory is 249 MB, peak memory is 397 MB
GUI-1001 : Download success!
KIT-5603 WARNING: ChipWatcher: data view net pwm[9] is invalid.
GUI-8001 ERROR: ChipWatcher: data view net pwm[9] is invalid! #22
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
KIT-5603 WARNING: ChipWatcher: data view net pwm[9] is invalid.
GUI-8001 ERROR: ChipWatcher: data view net pwm[9] is invalid! #22
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000000001000000000000001000000000
GUI-1001 : User closes chip watcher ...
KIT-5603 WARNING: ChipWatcher: data view net pwm[9] is invalid.
GUI-8001 ERROR: ChipWatcher: data view net pwm[9] is invalid! #22
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
KIT-5603 WARNING: ChipWatcher: data view net pwm[9] is invalid.
GUI-8001 ERROR: ChipWatcher: data view net pwm[9] is invalid! #22
GUI-1001 : User opens chip watcher ...
GUI-001 : Delete pwm[9] successfully
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.336926s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (103.9%)

RUN-1004 : used memory is 297 MB, reserved memory is 255 MB, peak memory is 397 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065523s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (119.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(535): len = 73733.6, overlap = 18
PHY-3002 : Step(536): len = 61875, overlap = 18
PHY-3002 : Step(537): len = 54063.3, overlap = 18
PHY-3002 : Step(538): len = 48852.4, overlap = 18
PHY-3002 : Step(539): len = 44176.1, overlap = 18
PHY-3002 : Step(540): len = 39463.3, overlap = 18
PHY-3002 : Step(541): len = 36134.7, overlap = 18
PHY-3002 : Step(542): len = 32557.8, overlap = 19.5
PHY-3002 : Step(543): len = 28975, overlap = 22.5
PHY-3002 : Step(544): len = 26835.7, overlap = 23.25
PHY-3002 : Step(545): len = 24869.1, overlap = 24.75
PHY-3002 : Step(546): len = 20792.9, overlap = 27.5
PHY-3002 : Step(547): len = 20001.4, overlap = 27.75
PHY-3002 : Step(548): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(549): len = 18628.7, overlap = 30.5
PHY-3002 : Step(550): len = 18935.1, overlap = 26.75
PHY-3002 : Step(551): len = 18992.9, overlap = 26.75
PHY-3002 : Step(552): len = 18517.3, overlap = 26.75
PHY-3002 : Step(553): len = 18466.5, overlap = 26.25
PHY-3002 : Step(554): len = 18448.3, overlap = 26.25
PHY-3002 : Step(555): len = 18074.7, overlap = 25.5
PHY-3002 : Step(556): len = 17755.1, overlap = 23.75
PHY-3002 : Step(557): len = 17693.9, overlap = 22.75
PHY-3002 : Step(558): len = 17517.7, overlap = 22
PHY-3002 : Step(559): len = 17473.5, overlap = 15.75
PHY-3002 : Step(560): len = 17439.9, overlap = 16.25
PHY-3002 : Step(561): len = 17115.6, overlap = 15.75
PHY-3002 : Step(562): len = 17096.8, overlap = 18
PHY-3002 : Step(563): len = 17050.8, overlap = 23
PHY-3002 : Step(564): len = 16896.3, overlap = 18.5
PHY-3002 : Step(565): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(566): len = 17187.4, overlap = 18.75
PHY-3002 : Step(567): len = 17218.5, overlap = 18.75
PHY-3002 : Step(568): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(569): len = 17313.8, overlap = 23
PHY-3002 : Step(570): len = 17656.3, overlap = 23
PHY-3002 : Step(571): len = 18245.9, overlap = 27
PHY-3002 : Step(572): len = 18094.5, overlap = 26.5
PHY-3002 : Step(573): len = 17852.3, overlap = 21.75
PHY-3002 : Step(574): len = 17825.6, overlap = 21.75
PHY-3002 : Step(575): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(576): len = 17954.9, overlap = 17.25
PHY-3002 : Step(577): len = 18021.2, overlap = 16.75
PHY-3002 : Step(578): len = 18358.5, overlap = 11.75
PHY-3002 : Step(579): len = 18441.5, overlap = 13.25
PHY-3002 : Step(580): len = 18552.9, overlap = 13
PHY-3002 : Step(581): len = 18480.7, overlap = 13
PHY-3002 : Step(582): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004849s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(583): len = 18600.4, overlap = 11.5
PHY-3002 : Step(584): len = 18561.9, overlap = 13
PHY-3002 : Step(585): len = 18321.7, overlap = 13.5
PHY-3002 : Step(586): len = 18275, overlap = 13.5
PHY-3002 : Step(587): len = 18075.5, overlap = 14.5
PHY-3002 : Step(588): len = 17948.1, overlap = 15.75
PHY-3002 : Step(589): len = 17758.3, overlap = 15.75
PHY-3002 : Step(590): len = 17677, overlap = 16.25
PHY-3002 : Step(591): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(592): len = 17360.8, overlap = 16.25
PHY-3002 : Step(593): len = 17360.8, overlap = 16.25
PHY-3002 : Step(594): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(595): len = 17382.5, overlap = 16.25
PHY-3002 : Step(596): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(597): len = 17401.2, overlap = 33.25
PHY-3002 : Step(598): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(599): len = 17577.8, overlap = 32.75
PHY-3002 : Step(600): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(601): len = 17756.1, overlap = 31.5
PHY-3002 : Step(602): len = 18437.3, overlap = 29.25
PHY-3002 : Step(603): len = 18497.3, overlap = 27.5
PHY-3002 : Step(604): len = 18518.9, overlap = 27.25
PHY-3002 : Step(605): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(606): len = 18659, overlap = 26.75
PHY-3002 : Step(607): len = 18970.5, overlap = 26.25
PHY-3002 : Step(608): len = 19399.1, overlap = 26.25
PHY-3002 : Step(609): len = 19366.8, overlap = 25.5
PHY-3002 : Step(610): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(611): len = 19687.6, overlap = 26
PHY-3002 : Step(612): len = 20347.9, overlap = 23.25
PHY-3002 : Step(613): len = 20670.2, overlap = 22.25
PHY-3002 : Step(614): len = 20640.7, overlap = 21.5
PHY-3002 : Step(615): len = 20552.4, overlap = 23.5
PHY-3002 : Step(616): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(617): len = 21005.5, overlap = 23.5
PHY-3002 : Step(618): len = 21310.5, overlap = 22.5
PHY-3002 : Step(619): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(620): len = 21683, overlap = 21.5
PHY-3002 : Step(621): len = 22097.7, overlap = 21
PHY-3002 : Step(622): len = 22103.9, overlap = 19.75
PHY-3002 : Step(623): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045694s wall, 0.031200s user + 0.062400s system = 0.093601s CPU (204.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(624): len = 23701.9, overlap = 5.5
PHY-3002 : Step(625): len = 23446.7, overlap = 10
PHY-3002 : Step(626): len = 22930, overlap = 12.75
PHY-3002 : Step(627): len = 22634.4, overlap = 15.25
PHY-3002 : Step(628): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(629): len = 22655, overlap = 15.25
PHY-3002 : Step(630): len = 22777.3, overlap = 14.75
PHY-3002 : Step(631): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(632): len = 22915.1, overlap = 14
PHY-3002 : Step(633): len = 23000.9, overlap = 14.5
PHY-3002 : Step(634): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004698s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (332.1%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  1.932790s wall, 3.416422s user + 0.780005s system = 4.196427s CPU (217.1%)

RUN-1004 : used memory is 298 MB, reserved memory is 256 MB, peak memory is 397 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014433s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (216.2%)

PHY-1001 : End global routing;  0.040046s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035713s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.094406s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (115.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011630s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007713s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (404.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.691200s wall, 1.825212s user + 0.078001s system = 1.903212s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.837308s wall, 1.996813s user + 0.093601s system = 2.090413s CPU (113.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 273 MB, peak memory is 397 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.871510s wall, 9.188459s user + 0.031200s system = 9.219659s CPU (321.1%)

RUN-1004 : used memory is 315 MB, reserved memory is 273 MB, peak memory is 397 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.159718s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (100.9%)

RUN-1004 : used memory is 413 MB, reserved memory is 371 MB, peak memory is 416 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.721379s wall, 3.572423s user + 0.171601s system = 3.744024s CPU (10.2%)

RUN-1004 : used memory is 414 MB, reserved memory is 373 MB, peak memory is 418 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.617843s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (3.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 304 MB, peak memory is 418 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.827438s wall, 5.491235s user + 0.280802s system = 5.772037s CPU (12.1%)

RUN-1004 : used memory is 329 MB, reserved memory is 290 MB, peak memory is 418 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.342236s wall, 1.326008s user + 0.093601s system = 1.419609s CPU (105.8%)

RUN-1004 : used memory is 318 MB, reserved memory is 280 MB, peak memory is 418 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073822s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (105.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(635): len = 73733.6, overlap = 18
PHY-3002 : Step(636): len = 61875, overlap = 18
PHY-3002 : Step(637): len = 54063.3, overlap = 18
PHY-3002 : Step(638): len = 48852.4, overlap = 18
PHY-3002 : Step(639): len = 44176.1, overlap = 18
PHY-3002 : Step(640): len = 39463.3, overlap = 18
PHY-3002 : Step(641): len = 36134.7, overlap = 18
PHY-3002 : Step(642): len = 32557.8, overlap = 19.5
PHY-3002 : Step(643): len = 28975, overlap = 22.5
PHY-3002 : Step(644): len = 26835.7, overlap = 23.25
PHY-3002 : Step(645): len = 24869.1, overlap = 24.75
PHY-3002 : Step(646): len = 20792.9, overlap = 27.5
PHY-3002 : Step(647): len = 20001.4, overlap = 27.75
PHY-3002 : Step(648): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(649): len = 18628.7, overlap = 30.5
PHY-3002 : Step(650): len = 18935.1, overlap = 26.75
PHY-3002 : Step(651): len = 18992.9, overlap = 26.75
PHY-3002 : Step(652): len = 18517.3, overlap = 26.75
PHY-3002 : Step(653): len = 18466.5, overlap = 26.25
PHY-3002 : Step(654): len = 18448.3, overlap = 26.25
PHY-3002 : Step(655): len = 18074.7, overlap = 25.5
PHY-3002 : Step(656): len = 17755.1, overlap = 23.75
PHY-3002 : Step(657): len = 17693.9, overlap = 22.75
PHY-3002 : Step(658): len = 17517.7, overlap = 22
PHY-3002 : Step(659): len = 17473.5, overlap = 15.75
PHY-3002 : Step(660): len = 17439.9, overlap = 16.25
PHY-3002 : Step(661): len = 17115.6, overlap = 15.75
PHY-3002 : Step(662): len = 17096.8, overlap = 18
PHY-3002 : Step(663): len = 17050.8, overlap = 23
PHY-3002 : Step(664): len = 16896.3, overlap = 18.5
PHY-3002 : Step(665): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(666): len = 17187.4, overlap = 18.75
PHY-3002 : Step(667): len = 17218.5, overlap = 18.75
PHY-3002 : Step(668): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(669): len = 17313.8, overlap = 23
PHY-3002 : Step(670): len = 17656.3, overlap = 23
PHY-3002 : Step(671): len = 18245.9, overlap = 27
PHY-3002 : Step(672): len = 18094.5, overlap = 26.5
PHY-3002 : Step(673): len = 17852.3, overlap = 21.75
PHY-3002 : Step(674): len = 17825.6, overlap = 21.75
PHY-3002 : Step(675): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(676): len = 17954.9, overlap = 17.25
PHY-3002 : Step(677): len = 18021.2, overlap = 16.75
PHY-3002 : Step(678): len = 18358.5, overlap = 11.75
PHY-3002 : Step(679): len = 18441.5, overlap = 13.25
PHY-3002 : Step(680): len = 18552.9, overlap = 13
PHY-3002 : Step(681): len = 18480.7, overlap = 13
PHY-3002 : Step(682): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006667s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (234.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(683): len = 18600.4, overlap = 11.5
PHY-3002 : Step(684): len = 18561.9, overlap = 13
PHY-3002 : Step(685): len = 18321.7, overlap = 13.5
PHY-3002 : Step(686): len = 18275, overlap = 13.5
PHY-3002 : Step(687): len = 18075.5, overlap = 14.5
PHY-3002 : Step(688): len = 17948.1, overlap = 15.75
PHY-3002 : Step(689): len = 17758.3, overlap = 15.75
PHY-3002 : Step(690): len = 17677, overlap = 16.25
PHY-3002 : Step(691): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(692): len = 17360.8, overlap = 16.25
PHY-3002 : Step(693): len = 17360.8, overlap = 16.25
PHY-3002 : Step(694): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(695): len = 17382.5, overlap = 16.25
PHY-3002 : Step(696): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(697): len = 17401.2, overlap = 33.25
PHY-3002 : Step(698): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(699): len = 17577.8, overlap = 32.75
PHY-3002 : Step(700): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(701): len = 17756.1, overlap = 31.5
PHY-3002 : Step(702): len = 18437.3, overlap = 29.25
PHY-3002 : Step(703): len = 18497.3, overlap = 27.5
PHY-3002 : Step(704): len = 18518.9, overlap = 27.25
PHY-3002 : Step(705): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(706): len = 18659, overlap = 26.75
PHY-3002 : Step(707): len = 18970.5, overlap = 26.25
PHY-3002 : Step(708): len = 19399.1, overlap = 26.25
PHY-3002 : Step(709): len = 19366.8, overlap = 25.5
PHY-3002 : Step(710): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(711): len = 19687.6, overlap = 26
PHY-3002 : Step(712): len = 20347.9, overlap = 23.25
PHY-3002 : Step(713): len = 20670.2, overlap = 22.25
PHY-3002 : Step(714): len = 20640.7, overlap = 21.5
PHY-3002 : Step(715): len = 20552.4, overlap = 23.5
PHY-3002 : Step(716): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(717): len = 21005.5, overlap = 23.5
PHY-3002 : Step(718): len = 21310.5, overlap = 22.5
PHY-3002 : Step(719): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(720): len = 21683, overlap = 21.5
PHY-3002 : Step(721): len = 22097.7, overlap = 21
PHY-3002 : Step(722): len = 22103.9, overlap = 19.75
PHY-3002 : Step(723): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047081s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (198.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(724): len = 23701.9, overlap = 5.5
PHY-3002 : Step(725): len = 23446.7, overlap = 10
PHY-3002 : Step(726): len = 22930, overlap = 12.75
PHY-3002 : Step(727): len = 22634.4, overlap = 15.25
PHY-3002 : Step(728): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(729): len = 22655, overlap = 15.25
PHY-3002 : Step(730): len = 22777.3, overlap = 14.75
PHY-3002 : Step(731): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(732): len = 22915.1, overlap = 14
PHY-3002 : Step(733): len = 23000.9, overlap = 14.5
PHY-3002 : Step(734): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.016519s wall, 3.307221s user + 0.889206s system = 4.196427s CPU (208.1%)

RUN-1004 : used memory is 320 MB, reserved memory is 280 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017790s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.7%)

PHY-1001 : End global routing;  0.045367s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (137.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050866s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (61.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.180813s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (116.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012008s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008632s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (180.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.833041s wall, 1.965613s user + 0.062400s system = 2.028013s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.989577s wall, 2.137214s user + 0.078001s system = 2.215214s CPU (111.3%)

RUN-1004 : used memory is 325 MB, reserved memory is 284 MB, peak memory is 418 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.711422s wall, 9.250859s user + 0.000000s system = 9.250859s CPU (341.2%)

RUN-1004 : used memory is 326 MB, reserved memory is 284 MB, peak memory is 418 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.174162s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (105.0%)

RUN-1004 : used memory is 410 MB, reserved memory is 369 MB, peak memory is 418 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.325956s wall, 3.135620s user + 0.109201s system = 3.244821s CPU (8.9%)

RUN-1004 : used memory is 412 MB, reserved memory is 371 MB, peak memory is 418 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.631079s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (5.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 301 MB, peak memory is 418 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.453561s wall, 5.241634s user + 0.156001s system = 5.397635s CPU (11.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 290 MB, peak memory is 418 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.334720s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (111.0%)

RUN-1004 : used memory is 315 MB, reserved memory is 278 MB, peak memory is 418 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072401s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (150.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(735): len = 73733.6, overlap = 18
PHY-3002 : Step(736): len = 61875, overlap = 18
PHY-3002 : Step(737): len = 54063.3, overlap = 18
PHY-3002 : Step(738): len = 48852.4, overlap = 18
PHY-3002 : Step(739): len = 44176.1, overlap = 18
PHY-3002 : Step(740): len = 39463.3, overlap = 18
PHY-3002 : Step(741): len = 36134.7, overlap = 18
PHY-3002 : Step(742): len = 32557.8, overlap = 19.5
PHY-3002 : Step(743): len = 28975, overlap = 22.5
PHY-3002 : Step(744): len = 26835.7, overlap = 23.25
PHY-3002 : Step(745): len = 24869.1, overlap = 24.75
PHY-3002 : Step(746): len = 20792.9, overlap = 27.5
PHY-3002 : Step(747): len = 20001.4, overlap = 27.75
PHY-3002 : Step(748): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(749): len = 18628.7, overlap = 30.5
PHY-3002 : Step(750): len = 18935.1, overlap = 26.75
PHY-3002 : Step(751): len = 18992.9, overlap = 26.75
PHY-3002 : Step(752): len = 18517.3, overlap = 26.75
PHY-3002 : Step(753): len = 18466.5, overlap = 26.25
PHY-3002 : Step(754): len = 18448.3, overlap = 26.25
PHY-3002 : Step(755): len = 18074.7, overlap = 25.5
PHY-3002 : Step(756): len = 17755.1, overlap = 23.75
PHY-3002 : Step(757): len = 17693.9, overlap = 22.75
PHY-3002 : Step(758): len = 17517.7, overlap = 22
PHY-3002 : Step(759): len = 17473.5, overlap = 15.75
PHY-3002 : Step(760): len = 17439.9, overlap = 16.25
PHY-3002 : Step(761): len = 17115.6, overlap = 15.75
PHY-3002 : Step(762): len = 17096.8, overlap = 18
PHY-3002 : Step(763): len = 17050.8, overlap = 23
PHY-3002 : Step(764): len = 16896.3, overlap = 18.5
PHY-3002 : Step(765): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(766): len = 17187.4, overlap = 18.75
PHY-3002 : Step(767): len = 17218.5, overlap = 18.75
PHY-3002 : Step(768): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(769): len = 17313.8, overlap = 23
PHY-3002 : Step(770): len = 17656.3, overlap = 23
PHY-3002 : Step(771): len = 18245.9, overlap = 27
PHY-3002 : Step(772): len = 18094.5, overlap = 26.5
PHY-3002 : Step(773): len = 17852.3, overlap = 21.75
PHY-3002 : Step(774): len = 17825.6, overlap = 21.75
PHY-3002 : Step(775): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(776): len = 17954.9, overlap = 17.25
PHY-3002 : Step(777): len = 18021.2, overlap = 16.75
PHY-3002 : Step(778): len = 18358.5, overlap = 11.75
PHY-3002 : Step(779): len = 18441.5, overlap = 13.25
PHY-3002 : Step(780): len = 18552.9, overlap = 13
PHY-3002 : Step(781): len = 18480.7, overlap = 13
PHY-3002 : Step(782): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(783): len = 18600.4, overlap = 11.5
PHY-3002 : Step(784): len = 18561.9, overlap = 13
PHY-3002 : Step(785): len = 18321.7, overlap = 13.5
PHY-3002 : Step(786): len = 18275, overlap = 13.5
PHY-3002 : Step(787): len = 18075.5, overlap = 14.5
PHY-3002 : Step(788): len = 17948.1, overlap = 15.75
PHY-3002 : Step(789): len = 17758.3, overlap = 15.75
PHY-3002 : Step(790): len = 17677, overlap = 16.25
PHY-3002 : Step(791): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(792): len = 17360.8, overlap = 16.25
PHY-3002 : Step(793): len = 17360.8, overlap = 16.25
PHY-3002 : Step(794): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(795): len = 17382.5, overlap = 16.25
PHY-3002 : Step(796): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(797): len = 17401.2, overlap = 33.25
PHY-3002 : Step(798): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(799): len = 17577.8, overlap = 32.75
PHY-3002 : Step(800): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(801): len = 17756.1, overlap = 31.5
PHY-3002 : Step(802): len = 18437.3, overlap = 29.25
PHY-3002 : Step(803): len = 18497.3, overlap = 27.5
PHY-3002 : Step(804): len = 18518.9, overlap = 27.25
PHY-3002 : Step(805): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(806): len = 18659, overlap = 26.75
PHY-3002 : Step(807): len = 18970.5, overlap = 26.25
PHY-3002 : Step(808): len = 19399.1, overlap = 26.25
PHY-3002 : Step(809): len = 19366.8, overlap = 25.5
PHY-3002 : Step(810): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(811): len = 19687.6, overlap = 26
PHY-3002 : Step(812): len = 20347.9, overlap = 23.25
PHY-3002 : Step(813): len = 20670.2, overlap = 22.25
PHY-3002 : Step(814): len = 20640.7, overlap = 21.5
PHY-3002 : Step(815): len = 20552.4, overlap = 23.5
PHY-3002 : Step(816): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(817): len = 21005.5, overlap = 23.5
PHY-3002 : Step(818): len = 21310.5, overlap = 22.5
PHY-3002 : Step(819): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(820): len = 21683, overlap = 21.5
PHY-3002 : Step(821): len = 22097.7, overlap = 21
PHY-3002 : Step(822): len = 22103.9, overlap = 19.75
PHY-3002 : Step(823): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047678s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (196.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(824): len = 23701.9, overlap = 5.5
PHY-3002 : Step(825): len = 23446.7, overlap = 10
PHY-3002 : Step(826): len = 22930, overlap = 12.75
PHY-3002 : Step(827): len = 22634.4, overlap = 15.25
PHY-3002 : Step(828): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(829): len = 22655, overlap = 15.25
PHY-3002 : Step(830): len = 22777.3, overlap = 14.75
PHY-3002 : Step(831): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(832): len = 22915.1, overlap = 14
PHY-3002 : Step(833): len = 23000.9, overlap = 14.5
PHY-3002 : Step(834): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.085102s wall, 3.541223s user + 0.842405s system = 4.383628s CPU (210.2%)

RUN-1004 : used memory is 317 MB, reserved memory is 279 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015152s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.0%)

PHY-1001 : End global routing;  0.044286s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033976s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (137.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.148818s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (129.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012735s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012530s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.753218s wall, 2.028013s user + 0.062400s system = 2.090413s CPU (119.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.919532s wall, 2.215214s user + 0.109201s system = 2.324415s CPU (121.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 285 MB, peak memory is 418 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.881115s wall, 9.188459s user + 0.062400s system = 9.250859s CPU (321.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 285 MB, peak memory is 418 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.185929s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (103.9%)

RUN-1004 : used memory is 407 MB, reserved memory is 366 MB, peak memory is 418 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.153490s wall, 3.744024s user + 0.140401s system = 3.884425s CPU (10.5%)

RUN-1004 : used memory is 409 MB, reserved memory is 368 MB, peak memory is 418 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.655801s wall, 0.452403s user + 0.031200s system = 0.483603s CPU (5.6%)

RUN-1004 : used memory is 340 MB, reserved memory is 299 MB, peak memory is 418 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.374739s wall, 5.896838s user + 0.343202s system = 6.240040s CPU (12.9%)

RUN-1004 : used memory is 329 MB, reserved memory is 291 MB, peak memory is 418 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.381476s wall, 1.341609s user + 0.093601s system = 1.435209s CPU (103.9%)

RUN-1004 : used memory is 317 MB, reserved memory is 278 MB, peak memory is 418 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077327s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(835): len = 73733.6, overlap = 18
PHY-3002 : Step(836): len = 61875, overlap = 18
PHY-3002 : Step(837): len = 54063.3, overlap = 18
PHY-3002 : Step(838): len = 48852.4, overlap = 18
PHY-3002 : Step(839): len = 44176.1, overlap = 18
PHY-3002 : Step(840): len = 39463.3, overlap = 18
PHY-3002 : Step(841): len = 36134.7, overlap = 18
PHY-3002 : Step(842): len = 32557.8, overlap = 19.5
PHY-3002 : Step(843): len = 28975, overlap = 22.5
PHY-3002 : Step(844): len = 26835.7, overlap = 23.25
PHY-3002 : Step(845): len = 24869.1, overlap = 24.75
PHY-3002 : Step(846): len = 20792.9, overlap = 27.5
PHY-3002 : Step(847): len = 20001.4, overlap = 27.75
PHY-3002 : Step(848): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(849): len = 18628.7, overlap = 30.5
PHY-3002 : Step(850): len = 18935.1, overlap = 26.75
PHY-3002 : Step(851): len = 18992.9, overlap = 26.75
PHY-3002 : Step(852): len = 18517.3, overlap = 26.75
PHY-3002 : Step(853): len = 18466.5, overlap = 26.25
PHY-3002 : Step(854): len = 18448.3, overlap = 26.25
PHY-3002 : Step(855): len = 18074.7, overlap = 25.5
PHY-3002 : Step(856): len = 17755.1, overlap = 23.75
PHY-3002 : Step(857): len = 17693.9, overlap = 22.75
PHY-3002 : Step(858): len = 17517.7, overlap = 22
PHY-3002 : Step(859): len = 17473.5, overlap = 15.75
PHY-3002 : Step(860): len = 17439.9, overlap = 16.25
PHY-3002 : Step(861): len = 17115.6, overlap = 15.75
PHY-3002 : Step(862): len = 17096.8, overlap = 18
PHY-3002 : Step(863): len = 17050.8, overlap = 23
PHY-3002 : Step(864): len = 16896.3, overlap = 18.5
PHY-3002 : Step(865): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(866): len = 17187.4, overlap = 18.75
PHY-3002 : Step(867): len = 17218.5, overlap = 18.75
PHY-3002 : Step(868): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(869): len = 17313.8, overlap = 23
PHY-3002 : Step(870): len = 17656.3, overlap = 23
PHY-3002 : Step(871): len = 18245.9, overlap = 27
PHY-3002 : Step(872): len = 18094.5, overlap = 26.5
PHY-3002 : Step(873): len = 17852.3, overlap = 21.75
PHY-3002 : Step(874): len = 17825.6, overlap = 21.75
PHY-3002 : Step(875): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(876): len = 17954.9, overlap = 17.25
PHY-3002 : Step(877): len = 18021.2, overlap = 16.75
PHY-3002 : Step(878): len = 18358.5, overlap = 11.75
PHY-3002 : Step(879): len = 18441.5, overlap = 13.25
PHY-3002 : Step(880): len = 18552.9, overlap = 13
PHY-3002 : Step(881): len = 18480.7, overlap = 13
PHY-3002 : Step(882): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006159s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (253.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(883): len = 18600.4, overlap = 11.5
PHY-3002 : Step(884): len = 18561.9, overlap = 13
PHY-3002 : Step(885): len = 18321.7, overlap = 13.5
PHY-3002 : Step(886): len = 18275, overlap = 13.5
PHY-3002 : Step(887): len = 18075.5, overlap = 14.5
PHY-3002 : Step(888): len = 17948.1, overlap = 15.75
PHY-3002 : Step(889): len = 17758.3, overlap = 15.75
PHY-3002 : Step(890): len = 17677, overlap = 16.25
PHY-3002 : Step(891): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(892): len = 17360.8, overlap = 16.25
PHY-3002 : Step(893): len = 17360.8, overlap = 16.25
PHY-3002 : Step(894): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(895): len = 17382.5, overlap = 16.25
PHY-3002 : Step(896): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(897): len = 17401.2, overlap = 33.25
PHY-3002 : Step(898): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(899): len = 17577.8, overlap = 32.75
PHY-3002 : Step(900): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(901): len = 17756.1, overlap = 31.5
PHY-3002 : Step(902): len = 18437.3, overlap = 29.25
PHY-3002 : Step(903): len = 18497.3, overlap = 27.5
PHY-3002 : Step(904): len = 18518.9, overlap = 27.25
PHY-3002 : Step(905): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(906): len = 18659, overlap = 26.75
PHY-3002 : Step(907): len = 18970.5, overlap = 26.25
PHY-3002 : Step(908): len = 19399.1, overlap = 26.25
PHY-3002 : Step(909): len = 19366.8, overlap = 25.5
PHY-3002 : Step(910): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(911): len = 19687.6, overlap = 26
PHY-3002 : Step(912): len = 20347.9, overlap = 23.25
PHY-3002 : Step(913): len = 20670.2, overlap = 22.25
PHY-3002 : Step(914): len = 20640.7, overlap = 21.5
PHY-3002 : Step(915): len = 20552.4, overlap = 23.5
PHY-3002 : Step(916): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(917): len = 21005.5, overlap = 23.5
PHY-3002 : Step(918): len = 21310.5, overlap = 22.5
PHY-3002 : Step(919): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(920): len = 21683, overlap = 21.5
PHY-3002 : Step(921): len = 22097.7, overlap = 21
PHY-3002 : Step(922): len = 22103.9, overlap = 19.75
PHY-3002 : Step(923): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059167s wall, 0.046800s user + 0.093601s system = 0.140401s CPU (237.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(924): len = 23701.9, overlap = 5.5
PHY-3002 : Step(925): len = 23446.7, overlap = 10
PHY-3002 : Step(926): len = 22930, overlap = 12.75
PHY-3002 : Step(927): len = 22634.4, overlap = 15.25
PHY-3002 : Step(928): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(929): len = 22655, overlap = 15.25
PHY-3002 : Step(930): len = 22777.3, overlap = 14.75
PHY-3002 : Step(931): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(932): len = 22915.1, overlap = 14
PHY-3002 : Step(933): len = 23000.9, overlap = 14.5
PHY-3002 : Step(934): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.093517s wall, 3.510022s user + 0.904806s system = 4.414828s CPU (210.9%)

RUN-1004 : used memory is 319 MB, reserved memory is 281 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016252s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.0%)

PHY-1001 : End global routing;  0.044846s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (139.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035793s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (130.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.127130s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (114.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011938s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008786s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.727568s wall, 1.825212s user + 0.093601s system = 1.918812s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.883077s wall, 1.996813s user + 0.109201s system = 2.106013s CPU (111.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 288 MB, peak memory is 418 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.861172s wall, 9.110458s user + 0.046800s system = 9.157259s CPU (320.1%)

RUN-1004 : used memory is 327 MB, reserved memory is 288 MB, peak memory is 418 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.192786s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (103.3%)

RUN-1004 : used memory is 410 MB, reserved memory is 370 MB, peak memory is 418 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.638916s wall, 3.416422s user + 0.140401s system = 3.556823s CPU (9.7%)

RUN-1004 : used memory is 411 MB, reserved memory is 371 MB, peak memory is 418 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.607640s wall, 0.390002s user + 0.031200s system = 0.421203s CPU (4.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 301 MB, peak memory is 418 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.778897s wall, 5.506835s user + 0.280802s system = 5.787637s CPU (12.1%)

RUN-1004 : used memory is 330 MB, reserved memory is 291 MB, peak memory is 418 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.023773s wall, 0.967206s user + 0.078001s system = 1.045207s CPU (102.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 295 MB, peak memory is 418 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.476937s wall, 1.404009s user + 0.109201s system = 1.513210s CPU (102.5%)

RUN-1004 : used memory is 337 MB, reserved memory is 295 MB, peak memory is 418 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085486s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (109.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(935): len = 73733.6, overlap = 18
PHY-3002 : Step(936): len = 61875, overlap = 18
PHY-3002 : Step(937): len = 54063.3, overlap = 18
PHY-3002 : Step(938): len = 48852.4, overlap = 18
PHY-3002 : Step(939): len = 44176.1, overlap = 18
PHY-3002 : Step(940): len = 39463.3, overlap = 18
PHY-3002 : Step(941): len = 36134.7, overlap = 18
PHY-3002 : Step(942): len = 32557.8, overlap = 19.5
PHY-3002 : Step(943): len = 28975, overlap = 22.5
PHY-3002 : Step(944): len = 26835.7, overlap = 23.25
PHY-3002 : Step(945): len = 24869.1, overlap = 24.75
PHY-3002 : Step(946): len = 20792.9, overlap = 27.5
PHY-3002 : Step(947): len = 20001.4, overlap = 27.75
PHY-3002 : Step(948): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(949): len = 18628.7, overlap = 30.5
PHY-3002 : Step(950): len = 18935.1, overlap = 26.75
PHY-3002 : Step(951): len = 18992.9, overlap = 26.75
PHY-3002 : Step(952): len = 18517.3, overlap = 26.75
PHY-3002 : Step(953): len = 18466.5, overlap = 26.25
PHY-3002 : Step(954): len = 18448.3, overlap = 26.25
PHY-3002 : Step(955): len = 18074.7, overlap = 25.5
PHY-3002 : Step(956): len = 17755.1, overlap = 23.75
PHY-3002 : Step(957): len = 17693.9, overlap = 22.75
PHY-3002 : Step(958): len = 17517.7, overlap = 22
PHY-3002 : Step(959): len = 17473.5, overlap = 15.75
PHY-3002 : Step(960): len = 17439.9, overlap = 16.25
PHY-3002 : Step(961): len = 17115.6, overlap = 15.75
PHY-3002 : Step(962): len = 17096.8, overlap = 18
PHY-3002 : Step(963): len = 17050.8, overlap = 23
PHY-3002 : Step(964): len = 16896.3, overlap = 18.5
PHY-3002 : Step(965): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(966): len = 17187.4, overlap = 18.75
PHY-3002 : Step(967): len = 17218.5, overlap = 18.75
PHY-3002 : Step(968): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(969): len = 17313.8, overlap = 23
PHY-3002 : Step(970): len = 17656.3, overlap = 23
PHY-3002 : Step(971): len = 18245.9, overlap = 27
PHY-3002 : Step(972): len = 18094.5, overlap = 26.5
PHY-3002 : Step(973): len = 17852.3, overlap = 21.75
PHY-3002 : Step(974): len = 17825.6, overlap = 21.75
PHY-3002 : Step(975): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(976): len = 17954.9, overlap = 17.25
PHY-3002 : Step(977): len = 18021.2, overlap = 16.75
PHY-3002 : Step(978): len = 18358.5, overlap = 11.75
PHY-3002 : Step(979): len = 18441.5, overlap = 13.25
PHY-3002 : Step(980): len = 18552.9, overlap = 13
PHY-3002 : Step(981): len = 18480.7, overlap = 13
PHY-3002 : Step(982): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(983): len = 18600.4, overlap = 11.5
PHY-3002 : Step(984): len = 18561.9, overlap = 13
PHY-3002 : Step(985): len = 18321.7, overlap = 13.5
PHY-3002 : Step(986): len = 18275, overlap = 13.5
PHY-3002 : Step(987): len = 18075.5, overlap = 14.5
PHY-3002 : Step(988): len = 17948.1, overlap = 15.75
PHY-3002 : Step(989): len = 17758.3, overlap = 15.75
PHY-3002 : Step(990): len = 17677, overlap = 16.25
PHY-3002 : Step(991): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(992): len = 17360.8, overlap = 16.25
PHY-3002 : Step(993): len = 17360.8, overlap = 16.25
PHY-3002 : Step(994): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(995): len = 17382.5, overlap = 16.25
PHY-3002 : Step(996): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(997): len = 17401.2, overlap = 33.25
PHY-3002 : Step(998): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(999): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1000): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1001): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1002): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1003): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1004): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1005): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1006): len = 18659, overlap = 26.75
PHY-3002 : Step(1007): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1008): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1009): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1010): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1011): len = 19687.6, overlap = 26
PHY-3002 : Step(1012): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1013): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1014): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1015): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1016): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1017): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1018): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1019): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1020): len = 21683, overlap = 21.5
PHY-3002 : Step(1021): len = 22097.7, overlap = 21
PHY-3002 : Step(1022): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1023): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048129s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (64.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1024): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1025): len = 23446.7, overlap = 10
PHY-3002 : Step(1026): len = 22930, overlap = 12.75
PHY-3002 : Step(1027): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1028): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1029): len = 22655, overlap = 15.25
PHY-3002 : Step(1030): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1031): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1032): len = 22915.1, overlap = 14
PHY-3002 : Step(1033): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1034): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.090885s wall, 3.276021s user + 1.029607s system = 4.305628s CPU (205.9%)

RUN-1004 : used memory is 337 MB, reserved memory is 295 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016217s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.2%)

PHY-1001 : End global routing;  0.051927s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (120.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034760s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.174944s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (110.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012923s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009669s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (161.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.010341s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.783221s wall, 1.903212s user + 0.046800s system = 1.950012s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.954711s wall, 2.090413s user + 0.046800s system = 2.137214s CPU (109.3%)

RUN-1004 : used memory is 338 MB, reserved memory is 297 MB, peak memory is 418 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  3.012563s wall, 9.531661s user + 0.078001s system = 9.609662s CPU (319.0%)

RUN-1004 : used memory is 338 MB, reserved memory is 297 MB, peak memory is 418 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.234875s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (96.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 373 MB, peak memory is 418 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  37.012256s wall, 3.416422s user + 0.234002s system = 3.650423s CPU (9.9%)

RUN-1004 : used memory is 416 MB, reserved memory is 375 MB, peak memory is 419 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.686434s wall, 0.327602s user + 0.109201s system = 0.436803s CPU (5.0%)

RUN-1004 : used memory is 348 MB, reserved memory is 307 MB, peak memory is 419 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.285458s wall, 5.397635s user + 0.468003s system = 5.865638s CPU (12.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 298 MB, peak memory is 419 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.360644s wall, 1.388409s user + 0.078001s system = 1.466409s CPU (107.8%)

RUN-1004 : used memory is 340 MB, reserved memory is 299 MB, peak memory is 419 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078331s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1035): len = 73733.6, overlap = 18
PHY-3002 : Step(1036): len = 61875, overlap = 18
PHY-3002 : Step(1037): len = 54063.3, overlap = 18
PHY-3002 : Step(1038): len = 48852.4, overlap = 18
PHY-3002 : Step(1039): len = 44176.1, overlap = 18
PHY-3002 : Step(1040): len = 39463.3, overlap = 18
PHY-3002 : Step(1041): len = 36134.7, overlap = 18
PHY-3002 : Step(1042): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1043): len = 28975, overlap = 22.5
PHY-3002 : Step(1044): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1045): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1046): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1047): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1048): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1049): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1050): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1051): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1052): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1053): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1054): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1055): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1056): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1057): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1058): len = 17517.7, overlap = 22
PHY-3002 : Step(1059): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1060): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1061): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1062): len = 17096.8, overlap = 18
PHY-3002 : Step(1063): len = 17050.8, overlap = 23
PHY-3002 : Step(1064): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1065): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1066): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1067): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1068): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1069): len = 17313.8, overlap = 23
PHY-3002 : Step(1070): len = 17656.3, overlap = 23
PHY-3002 : Step(1071): len = 18245.9, overlap = 27
PHY-3002 : Step(1072): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1073): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1074): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1075): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1076): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1077): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1078): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1079): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1080): len = 18552.9, overlap = 13
PHY-3002 : Step(1081): len = 18480.7, overlap = 13
PHY-3002 : Step(1082): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1083): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1084): len = 18561.9, overlap = 13
PHY-3002 : Step(1085): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1086): len = 18275, overlap = 13.5
PHY-3002 : Step(1087): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1088): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1089): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1090): len = 17677, overlap = 16.25
PHY-3002 : Step(1091): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1092): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1093): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1094): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1095): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1096): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1097): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1098): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1099): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1100): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1101): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1102): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1103): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1104): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1105): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1106): len = 18659, overlap = 26.75
PHY-3002 : Step(1107): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1108): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1109): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1110): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1111): len = 19687.6, overlap = 26
PHY-3002 : Step(1112): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1113): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1114): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1115): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1116): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1117): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1118): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1119): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1120): len = 21683, overlap = 21.5
PHY-3002 : Step(1121): len = 22097.7, overlap = 21
PHY-3002 : Step(1122): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1123): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050840s wall, 0.031200s user + 0.078001s system = 0.109201s CPU (214.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1124): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1125): len = 23446.7, overlap = 10
PHY-3002 : Step(1126): len = 22930, overlap = 12.75
PHY-3002 : Step(1127): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1128): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1129): len = 22655, overlap = 15.25
PHY-3002 : Step(1130): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1131): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1132): len = 22915.1, overlap = 14
PHY-3002 : Step(1133): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1134): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005147s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (606.1%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.133126s wall, 3.385222s user + 0.936006s system = 4.321228s CPU (202.6%)

RUN-1004 : used memory is 340 MB, reserved memory is 299 MB, peak memory is 419 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015669s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.6%)

PHY-1001 : End global routing;  0.045002s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (138.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034708s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.123227s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008890s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (175.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008528s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (182.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.735491s wall, 1.872012s user + 0.109201s system = 1.981213s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.891377s wall, 2.028013s user + 0.124801s system = 2.152814s CPU (113.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 301 MB, peak memory is 419 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.929118s wall, 9.313260s user + 0.031200s system = 9.344460s CPU (319.0%)

RUN-1004 : used memory is 342 MB, reserved memory is 301 MB, peak memory is 419 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.155456s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (108.0%)

RUN-1004 : used memory is 417 MB, reserved memory is 375 MB, peak memory is 420 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.485453s wall, 2.932819s user + 0.171601s system = 3.104420s CPU (8.5%)

RUN-1004 : used memory is 418 MB, reserved memory is 377 MB, peak memory is 422 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.688152s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (4.5%)

RUN-1004 : used memory is 349 MB, reserved memory is 309 MB, peak memory is 422 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.675176s wall, 5.070032s user + 0.312002s system = 5.382034s CPU (11.3%)

RUN-1004 : used memory is 339 MB, reserved memory is 300 MB, peak memory is 422 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.366397s wall, 1.326008s user + 0.093601s system = 1.419609s CPU (103.9%)

RUN-1004 : used memory is 339 MB, reserved memory is 299 MB, peak memory is 422 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076424s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (122.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1135): len = 73733.6, overlap = 18
PHY-3002 : Step(1136): len = 61875, overlap = 18
PHY-3002 : Step(1137): len = 54063.3, overlap = 18
PHY-3002 : Step(1138): len = 48852.4, overlap = 18
PHY-3002 : Step(1139): len = 44176.1, overlap = 18
PHY-3002 : Step(1140): len = 39463.3, overlap = 18
PHY-3002 : Step(1141): len = 36134.7, overlap = 18
PHY-3002 : Step(1142): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1143): len = 28975, overlap = 22.5
PHY-3002 : Step(1144): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1145): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1146): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1147): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1148): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1149): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1150): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1151): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1152): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1153): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1154): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1155): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1156): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1157): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1158): len = 17517.7, overlap = 22
PHY-3002 : Step(1159): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1160): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1161): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1162): len = 17096.8, overlap = 18
PHY-3002 : Step(1163): len = 17050.8, overlap = 23
PHY-3002 : Step(1164): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1165): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1166): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1167): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1168): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1169): len = 17313.8, overlap = 23
PHY-3002 : Step(1170): len = 17656.3, overlap = 23
PHY-3002 : Step(1171): len = 18245.9, overlap = 27
PHY-3002 : Step(1172): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1173): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1174): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1175): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1176): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1177): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1178): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1179): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1180): len = 18552.9, overlap = 13
PHY-3002 : Step(1181): len = 18480.7, overlap = 13
PHY-3002 : Step(1182): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1183): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1184): len = 18561.9, overlap = 13
PHY-3002 : Step(1185): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1186): len = 18275, overlap = 13.5
PHY-3002 : Step(1187): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1188): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1189): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1190): len = 17677, overlap = 16.25
PHY-3002 : Step(1191): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1192): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1193): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1194): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1195): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1196): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1197): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1198): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1199): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1200): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1201): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1202): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1203): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1204): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1205): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1206): len = 18659, overlap = 26.75
PHY-3002 : Step(1207): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1208): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1209): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1210): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1211): len = 19687.6, overlap = 26
PHY-3002 : Step(1212): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1213): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1214): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1215): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1216): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1217): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1218): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1219): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1220): len = 21683, overlap = 21.5
PHY-3002 : Step(1221): len = 22097.7, overlap = 21
PHY-3002 : Step(1222): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1223): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047538s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (131.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1224): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1225): len = 23446.7, overlap = 10
PHY-3002 : Step(1226): len = 22930, overlap = 12.75
PHY-3002 : Step(1227): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1228): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1229): len = 22655, overlap = 15.25
PHY-3002 : Step(1230): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1231): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1232): len = 22915.1, overlap = 14
PHY-3002 : Step(1233): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1234): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004990s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (312.6%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.074987s wall, 3.884425s user + 0.967206s system = 4.851631s CPU (233.8%)

RUN-1004 : used memory is 340 MB, reserved memory is 299 MB, peak memory is 422 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016161s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (96.5%)

PHY-1001 : End global routing;  0.045501s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (102.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034311s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (90.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.145327s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (106.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011708s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (133.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009380s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (166.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008394s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.757107s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.922215s wall, 1.996813s user + 0.062400s system = 2.059213s CPU (107.1%)

RUN-1004 : used memory is 342 MB, reserved memory is 302 MB, peak memory is 422 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  3.115521s wall, 9.001258s user + 0.062400s system = 9.063658s CPU (290.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 302 MB, peak memory is 422 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.164095s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.2%)

RUN-1004 : used memory is 418 MB, reserved memory is 377 MB, peak memory is 422 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.244570s wall, 3.166820s user + 0.140401s system = 3.307221s CPU (9.1%)

RUN-1004 : used memory is 420 MB, reserved memory is 379 MB, peak memory is 423 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.604946s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (4.2%)

RUN-1004 : used memory is 351 MB, reserved memory is 310 MB, peak memory is 423 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.376593s wall, 5.163633s user + 0.280802s system = 5.444435s CPU (11.5%)

RUN-1004 : used memory is 340 MB, reserved memory is 301 MB, peak memory is 423 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.867978s wall, 9.765663s user + 0.015600s system = 9.781263s CPU (341.1%)

RUN-1004 : used memory is 342 MB, reserved memory is 303 MB, peak memory is 423 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.218893s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (103.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 375 MB, peak memory is 423 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.629629s wall, 3.307221s user + 0.280802s system = 3.588023s CPU (9.8%)

RUN-1004 : used memory is 418 MB, reserved memory is 377 MB, peak memory is 423 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.580289s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (5.3%)

RUN-1004 : used memory is 350 MB, reserved memory is 309 MB, peak memory is 423 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.860560s wall, 5.475635s user + 0.499203s system = 5.974838s CPU (12.5%)

RUN-1004 : used memory is 340 MB, reserved memory is 299 MB, peak memory is 423 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.408429s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (105.2%)

RUN-1004 : used memory is 342 MB, reserved memory is 300 MB, peak memory is 423 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078731s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (118.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1235): len = 73733.6, overlap = 18
PHY-3002 : Step(1236): len = 61875, overlap = 18
PHY-3002 : Step(1237): len = 54063.3, overlap = 18
PHY-3002 : Step(1238): len = 48852.4, overlap = 18
PHY-3002 : Step(1239): len = 44176.1, overlap = 18
PHY-3002 : Step(1240): len = 39463.3, overlap = 18
PHY-3002 : Step(1241): len = 36134.7, overlap = 18
PHY-3002 : Step(1242): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1243): len = 28975, overlap = 22.5
PHY-3002 : Step(1244): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1245): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1246): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1247): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1248): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1249): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1250): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1251): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1252): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1253): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1254): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1255): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1256): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1257): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1258): len = 17517.7, overlap = 22
PHY-3002 : Step(1259): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1260): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1261): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1262): len = 17096.8, overlap = 18
PHY-3002 : Step(1263): len = 17050.8, overlap = 23
PHY-3002 : Step(1264): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1265): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1266): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1267): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1268): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1269): len = 17313.8, overlap = 23
PHY-3002 : Step(1270): len = 17656.3, overlap = 23
PHY-3002 : Step(1271): len = 18245.9, overlap = 27
PHY-3002 : Step(1272): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1273): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1274): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1275): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1276): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1277): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1278): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1279): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1280): len = 18552.9, overlap = 13
PHY-3002 : Step(1281): len = 18480.7, overlap = 13
PHY-3002 : Step(1282): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006360s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1283): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1284): len = 18561.9, overlap = 13
PHY-3002 : Step(1285): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1286): len = 18275, overlap = 13.5
PHY-3002 : Step(1287): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1288): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1289): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1290): len = 17677, overlap = 16.25
PHY-3002 : Step(1291): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1292): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1293): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1294): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1295): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1296): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1297): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1298): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1299): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1300): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1301): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1302): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1303): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1304): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1305): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1306): len = 18659, overlap = 26.75
PHY-3002 : Step(1307): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1308): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1309): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1310): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1311): len = 19687.6, overlap = 26
PHY-3002 : Step(1312): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1313): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1314): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1315): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1316): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1317): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1318): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1319): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1320): len = 21683, overlap = 21.5
PHY-3002 : Step(1321): len = 22097.7, overlap = 21
PHY-3002 : Step(1322): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1323): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049860s wall, 0.046800s user + 0.046800s system = 0.093601s CPU (187.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1324): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1325): len = 23446.7, overlap = 10
PHY-3002 : Step(1326): len = 22930, overlap = 12.75
PHY-3002 : Step(1327): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1328): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1329): len = 22655, overlap = 15.25
PHY-3002 : Step(1330): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1331): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1332): len = 22915.1, overlap = 14
PHY-3002 : Step(1333): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1334): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005098s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (306.0%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.072555s wall, 3.166820s user + 0.842405s system = 4.009226s CPU (193.4%)

RUN-1004 : used memory is 345 MB, reserved memory is 304 MB, peak memory is 423 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015713s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.3%)

PHY-1001 : End global routing;  0.046032s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (135.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.034136s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.163309s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (116.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012659s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (123.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008978s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (173.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007718s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.776937s wall, 1.950012s user + 0.046800s system = 1.996813s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.937291s wall, 2.137214s user + 0.062400s system = 2.199614s CPU (113.5%)

RUN-1004 : used memory is 349 MB, reserved memory is 307 MB, peak memory is 423 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.858548s wall, 9.890463s user + 0.062400s system = 9.952864s CPU (348.2%)

RUN-1004 : used memory is 349 MB, reserved memory is 307 MB, peak memory is 423 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.184971s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (101.4%)

RUN-1004 : used memory is 427 MB, reserved memory is 386 MB, peak memory is 431 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.697063s wall, 2.948419s user + 0.156001s system = 3.104420s CPU (8.5%)

RUN-1004 : used memory is 429 MB, reserved memory is 388 MB, peak memory is 433 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.636221s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (4.0%)

RUN-1004 : used memory is 360 MB, reserved memory is 319 MB, peak memory is 433 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.897528s wall, 4.960832s user + 0.358802s system = 5.319634s CPU (11.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 310 MB, peak memory is 433 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.395610s wall, 1.388409s user + 0.124801s system = 1.513210s CPU (108.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 311 MB, peak memory is 433 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076532s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (81.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1335): len = 73733.6, overlap = 18
PHY-3002 : Step(1336): len = 61875, overlap = 18
PHY-3002 : Step(1337): len = 54063.3, overlap = 18
PHY-3002 : Step(1338): len = 48852.4, overlap = 18
PHY-3002 : Step(1339): len = 44176.1, overlap = 18
PHY-3002 : Step(1340): len = 39463.3, overlap = 18
PHY-3002 : Step(1341): len = 36134.7, overlap = 18
PHY-3002 : Step(1342): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1343): len = 28975, overlap = 22.5
PHY-3002 : Step(1344): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1345): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1346): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1347): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1348): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1349): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1350): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1351): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1352): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1353): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1354): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1355): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1356): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1357): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1358): len = 17517.7, overlap = 22
PHY-3002 : Step(1359): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1360): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1361): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1362): len = 17096.8, overlap = 18
PHY-3002 : Step(1363): len = 17050.8, overlap = 23
PHY-3002 : Step(1364): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1365): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1366): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1367): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1368): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1369): len = 17313.8, overlap = 23
PHY-3002 : Step(1370): len = 17656.3, overlap = 23
PHY-3002 : Step(1371): len = 18245.9, overlap = 27
PHY-3002 : Step(1372): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1373): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1374): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1375): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1376): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1377): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1378): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1379): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1380): len = 18552.9, overlap = 13
PHY-3002 : Step(1381): len = 18480.7, overlap = 13
PHY-3002 : Step(1382): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005852s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (533.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1383): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1384): len = 18561.9, overlap = 13
PHY-3002 : Step(1385): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1386): len = 18275, overlap = 13.5
PHY-3002 : Step(1387): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1388): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1389): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1390): len = 17677, overlap = 16.25
PHY-3002 : Step(1391): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1392): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1393): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1394): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1395): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1396): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1397): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1398): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1399): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1400): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1401): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1402): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1403): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1404): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1405): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1406): len = 18659, overlap = 26.75
PHY-3002 : Step(1407): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1408): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1409): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1410): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1411): len = 19687.6, overlap = 26
PHY-3002 : Step(1412): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1413): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1414): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1415): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1416): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1417): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1418): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1419): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1420): len = 21683, overlap = 21.5
PHY-3002 : Step(1421): len = 22097.7, overlap = 21
PHY-3002 : Step(1422): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1423): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058910s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (132.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1424): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1425): len = 23446.7, overlap = 10
PHY-3002 : Step(1426): len = 22930, overlap = 12.75
PHY-3002 : Step(1427): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1428): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1429): len = 22655, overlap = 15.25
PHY-3002 : Step(1430): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1431): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1432): len = 22915.1, overlap = 14
PHY-3002 : Step(1433): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1434): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.122137s wall, 3.229221s user + 0.842405s system = 4.071626s CPU (191.9%)

RUN-1004 : used memory is 351 MB, reserved memory is 311 MB, peak memory is 433 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.048886s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (63.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035629s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (131.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.184278s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (115.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012196s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (127.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008658s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.818231s wall, 1.950012s user + 0.078001s system = 2.028013s CPU (111.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.982955s wall, 2.090413s user + 0.078001s system = 2.168414s CPU (109.4%)

RUN-1004 : used memory is 353 MB, reserved memory is 312 MB, peak memory is 433 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.769059s wall, 9.406860s user + 0.062400s system = 9.469261s CPU (342.0%)

RUN-1004 : used memory is 353 MB, reserved memory is 312 MB, peak memory is 433 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.211677s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (103.0%)

RUN-1004 : used memory is 428 MB, reserved memory is 387 MB, peak memory is 433 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.214195s wall, 2.776818s user + 0.171601s system = 2.948419s CPU (8.1%)

RUN-1004 : used memory is 430 MB, reserved memory is 389 MB, peak memory is 433 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.609997s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (6.0%)

RUN-1004 : used memory is 361 MB, reserved memory is 321 MB, peak memory is 433 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.423953s wall, 4.976432s user + 0.374402s system = 5.350834s CPU (11.3%)

RUN-1004 : used memory is 351 MB, reserved memory is 312 MB, peak memory is 433 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.005919s wall, 0.982806s user + 0.078001s system = 1.060807s CPU (105.5%)

RUN-1004 : used memory is 353 MB, reserved memory is 313 MB, peak memory is 433 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.620038s wall, 1.575610s user + 0.109201s system = 1.684811s CPU (104.0%)

RUN-1004 : used memory is 353 MB, reserved memory is 313 MB, peak memory is 433 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078780s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1435): len = 73733.6, overlap = 18
PHY-3002 : Step(1436): len = 61875, overlap = 18
PHY-3002 : Step(1437): len = 54063.3, overlap = 18
PHY-3002 : Step(1438): len = 48852.4, overlap = 18
PHY-3002 : Step(1439): len = 44176.1, overlap = 18
PHY-3002 : Step(1440): len = 39463.3, overlap = 18
PHY-3002 : Step(1441): len = 36134.7, overlap = 18
PHY-3002 : Step(1442): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1443): len = 28975, overlap = 22.5
PHY-3002 : Step(1444): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1445): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1446): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1447): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1448): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1449): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1450): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1451): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1452): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1453): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1454): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1455): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1456): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1457): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1458): len = 17517.7, overlap = 22
PHY-3002 : Step(1459): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1460): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1461): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1462): len = 17096.8, overlap = 18
PHY-3002 : Step(1463): len = 17050.8, overlap = 23
PHY-3002 : Step(1464): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1465): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1466): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1467): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1468): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1469): len = 17313.8, overlap = 23
PHY-3002 : Step(1470): len = 17656.3, overlap = 23
PHY-3002 : Step(1471): len = 18245.9, overlap = 27
PHY-3002 : Step(1472): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1473): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1474): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1475): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1476): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1477): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1478): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1479): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1480): len = 18552.9, overlap = 13
PHY-3002 : Step(1481): len = 18480.7, overlap = 13
PHY-3002 : Step(1482): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006022s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (259.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1483): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1484): len = 18561.9, overlap = 13
PHY-3002 : Step(1485): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1486): len = 18275, overlap = 13.5
PHY-3002 : Step(1487): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1488): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1489): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1490): len = 17677, overlap = 16.25
PHY-3002 : Step(1491): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1492): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1493): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1494): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1495): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1496): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1497): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1498): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1499): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1500): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1501): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1502): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1503): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1504): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1505): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1506): len = 18659, overlap = 26.75
PHY-3002 : Step(1507): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1508): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1509): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1510): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1511): len = 19687.6, overlap = 26
PHY-3002 : Step(1512): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1513): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1514): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1515): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1516): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1517): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1518): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1519): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1520): len = 21683, overlap = 21.5
PHY-3002 : Step(1521): len = 22097.7, overlap = 21
PHY-3002 : Step(1522): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1523): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048208s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (129.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1524): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1525): len = 23446.7, overlap = 10
PHY-3002 : Step(1526): len = 22930, overlap = 12.75
PHY-3002 : Step(1527): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1528): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1529): len = 22655, overlap = 15.25
PHY-3002 : Step(1530): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1531): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1532): len = 22915.1, overlap = 14
PHY-3002 : Step(1533): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1534): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.089465s wall, 3.244821s user + 0.904806s system = 4.149627s CPU (198.6%)

RUN-1004 : used memory is 353 MB, reserved memory is 313 MB, peak memory is 433 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017638s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.4%)

PHY-1001 : End global routing;  0.050352s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (92.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.035035s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.192718s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (112.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013900s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.008958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.809933s wall, 1.903212s user + 0.046800s system = 1.950012s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.984176s wall, 2.090413s user + 0.062400s system = 2.152814s CPU (108.5%)

RUN-1004 : used memory is 354 MB, reserved memory is 313 MB, peak memory is 433 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.795025s wall, 9.609662s user + 0.031200s system = 9.640862s CPU (344.9%)

RUN-1004 : used memory is 354 MB, reserved memory is 313 MB, peak memory is 433 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.188743s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (101.0%)

RUN-1004 : used memory is 431 MB, reserved memory is 389 MB, peak memory is 434 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.778542s wall, 3.400822s user + 0.202801s system = 3.603623s CPU (9.8%)

RUN-1004 : used memory is 432 MB, reserved memory is 391 MB, peak memory is 436 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.631869s wall, 0.452403s user + 0.062400s system = 0.514803s CPU (6.0%)

RUN-1004 : used memory is 363 MB, reserved memory is 322 MB, peak memory is 436 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.940787s wall, 5.475635s user + 0.405603s system = 5.881238s CPU (12.3%)

RUN-1004 : used memory is 353 MB, reserved memory is 313 MB, peak memory is 436 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.020694s wall, 0.982806s user + 0.062400s system = 1.045207s CPU (102.4%)

RUN-1004 : used memory is 354 MB, reserved memory is 314 MB, peak memory is 436 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.431311s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (104.6%)

RUN-1004 : used memory is 354 MB, reserved memory is 314 MB, peak memory is 436 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075698s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (123.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1535): len = 73733.6, overlap = 18
PHY-3002 : Step(1536): len = 61875, overlap = 18
PHY-3002 : Step(1537): len = 54063.3, overlap = 18
PHY-3002 : Step(1538): len = 48852.4, overlap = 18
PHY-3002 : Step(1539): len = 44176.1, overlap = 18
PHY-3002 : Step(1540): len = 39463.3, overlap = 18
PHY-3002 : Step(1541): len = 36134.7, overlap = 18
PHY-3002 : Step(1542): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1543): len = 28975, overlap = 22.5
PHY-3002 : Step(1544): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1545): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1546): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1547): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1548): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1549): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1550): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1551): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1552): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1553): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1554): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1555): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1556): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1557): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1558): len = 17517.7, overlap = 22
PHY-3002 : Step(1559): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1560): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1561): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1562): len = 17096.8, overlap = 18
PHY-3002 : Step(1563): len = 17050.8, overlap = 23
PHY-3002 : Step(1564): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1565): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1566): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1567): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1568): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1569): len = 17313.8, overlap = 23
PHY-3002 : Step(1570): len = 17656.3, overlap = 23
PHY-3002 : Step(1571): len = 18245.9, overlap = 27
PHY-3002 : Step(1572): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1573): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1574): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1575): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1576): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1577): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1578): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1579): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1580): len = 18552.9, overlap = 13
PHY-3002 : Step(1581): len = 18480.7, overlap = 13
PHY-3002 : Step(1582): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1583): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1584): len = 18561.9, overlap = 13
PHY-3002 : Step(1585): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1586): len = 18275, overlap = 13.5
PHY-3002 : Step(1587): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1588): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1589): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1590): len = 17677, overlap = 16.25
PHY-3002 : Step(1591): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1592): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1593): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1594): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1595): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1596): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1597): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1598): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1599): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1600): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1601): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1602): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1603): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1604): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1605): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1606): len = 18659, overlap = 26.75
PHY-3002 : Step(1607): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1608): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1609): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1610): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1611): len = 19687.6, overlap = 26
PHY-3002 : Step(1612): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1613): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1614): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1615): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1616): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1617): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1618): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1619): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1620): len = 21683, overlap = 21.5
PHY-3002 : Step(1621): len = 22097.7, overlap = 21
PHY-3002 : Step(1622): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1623): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048521s wall, 0.031200s user + 0.046800s system = 0.078001s CPU (160.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1624): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1625): len = 23446.7, overlap = 10
PHY-3002 : Step(1626): len = 22930, overlap = 12.75
PHY-3002 : Step(1627): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1628): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1629): len = 22655, overlap = 15.25
PHY-3002 : Step(1630): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1631): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1632): len = 22915.1, overlap = 14
PHY-3002 : Step(1633): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1634): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004645s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.058103s wall, 3.650423s user + 0.998406s system = 4.648830s CPU (225.9%)

RUN-1004 : used memory is 355 MB, reserved memory is 314 MB, peak memory is 436 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016665s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.6%)

PHY-1001 : End global routing;  0.047799s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037976s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (164.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.160166s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (115.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012385s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008550s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.009294s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (335.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.788638s wall, 1.981213s user + 0.015600s system = 1.996813s CPU (111.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.950490s wall, 2.152814s user + 0.015600s system = 2.168414s CPU (111.2%)

RUN-1004 : used memory is 358 MB, reserved memory is 316 MB, peak memory is 436 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Quick_Start.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.847621s wall, 9.422460s user + 0.046800s system = 9.469261s CPU (332.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 316 MB, peak memory is 436 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.189459s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (103.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 391 MB, peak memory is 436 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.944212s wall, 3.478822s user + 0.234002s system = 3.712824s CPU (10.0%)

RUN-1004 : used memory is 434 MB, reserved memory is 393 MB, peak memory is 437 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.692061s wall, 0.514803s user + 0.031200s system = 0.546003s CPU (6.3%)

RUN-1004 : used memory is 364 MB, reserved memory is 322 MB, peak memory is 437 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  48.196999s wall, 5.662836s user + 0.421203s system = 6.084039s CPU (12.6%)

RUN-1004 : used memory is 353 MB, reserved memory is 313 MB, peak memory is 437 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14756.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  2.923558s wall, 9.157259s user + 0.031200s system = 9.188459s CPU (314.3%)

RUN-1004 : used memory is 354 MB, reserved memory is 314 MB, peak memory is 437 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.205419s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (102.2%)

RUN-1004 : used memory is 434 MB, reserved memory is 393 MB, peak memory is 438 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.735093s wall, 3.385222s user + 0.156001s system = 3.541223s CPU (9.6%)

RUN-1004 : used memory is 436 MB, reserved memory is 395 MB, peak memory is 439 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.610570s wall, 0.327602s user + 0.062400s system = 0.390002s CPU (4.5%)

RUN-1004 : used memory is 366 MB, reserved memory is 325 MB, peak memory is 439 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.924594s wall, 5.397635s user + 0.280802s system = 5.678436s CPU (11.8%)

RUN-1004 : used memory is 355 MB, reserved memory is 315 MB, peak memory is 439 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
HDL-1007 : analyze verilog file al_ip/AL_MCU.v
HDL-1007 : analyze verilog file src/quick_start.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : analyze verilog file al_ip/bram256kbit.v
RUN-1002 : start command "elaborate -top quick_start"
HDL-1007 : elaborate module quick_start in src/quick_start.v(2)
HDL-1007 : elaborate module sys_pll in al_ip/sys_pll.v(23)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(81)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(2694)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(51)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/AL_MCU.v(51)
HDL-1007 : elaborate module AL_MCU in al_ip/AL_MCU.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE",GPIO_L7="ENABLE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(781)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/AL_MCU.v(47)
HDL-1007 : elaborate module bram256kbit in al_ip/bram256kbit.v(14)
HDL-1007 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in F:/Anlogic/TD4.6.3/arch/ef2_macro.v(863)
HDL-5007 WARNING: input port 'dib[31]' remains unconnected for this instance in src/quick_start.v(117)
HDL-1200 : Current top model is quick_start
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc constrs/board.adc"
RUN-1002 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment fpga_rst_n  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment hw_led  LOCATION = P15;  "
RUN-1002 : start command "set_pin_assignment io_led1  LOCATION = P16;   "
RUN-1002 : start command "set_pin_assignment pwmout9  LOCATION = P18;   "
RUN-1002 : start command "set_pin_assignment io_led2  LOCATION = P19;   "
RUN-1002 : start command "set_pin_assignment button1  LOCATION = P21;   "
RUN-1002 : start command "set_pin_assignment button2  LOCATION = P24;   "
RUN-1002 : start command "set_pin_assignment exti_out  LOCATION = P44;   "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "AL_MCU"
SYN-1012 : SanityCheck: Model "sys_pll"
SYN-1012 : SanityCheck: Model "bram256kbit"
SYN-1043 : Mark sys_pll as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[31]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[30]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[29]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[28]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[27]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[26]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[25]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[24]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[23]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[22]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[21]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[20]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[19]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[18]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[17]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[16]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[15]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[14]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[13]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[12]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[11]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[10]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[9]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[8]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[7]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[6]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[5]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[4]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[3]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[2]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[1]"
SYN-5011 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in src/quick_start.v(117) / pin "dib[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model AL_MCU
SYN-1011 : Flatten model sys_pll
SYN-1011 : Flatten model bram256kbit
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 201/48 useful/useless nets, 148/7 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 8 distributor mux.
SYN-1016 : Merged 14 instances.
SYN-1015 : Optimize round 1, 86 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 166/27 useful/useless nets, 113/28 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 47 better
SYN-1014 : Optimize round 3
SYN-1032 : 166/0 useful/useless nets, 113/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Gate Statistics
#Basic gates           57
  #and                  1
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  5
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 47
  #LATCH                0
#MACRO_ADD              3
#MACRO_EQ               1

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |quick_start |10     |47     |5      |
+----------------------------------------------+

RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 175/0 useful/useless nets, 119/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-1032 : 190/0 useful/useless nets, 134/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 4 (4.25), #lev = 3 (0.38)
SYN-3001 : Mapper mapped 22 instances into 9 LUTs, name keeping = 66%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 168/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 47 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 13 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9 LUT to BLE ...
SYN-4008 : Packed 9 LUT and 1 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 3 SEQ (104 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 39/120 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                   47   out of   4480    1.05%
#reg                   47   out of   4480    1.05%
#le                    77
  #lut only            30   out of     77   38.96%
  #reg only            30   out of     77   38.96%
  #lut&reg             17   out of     77   22.08%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |quick_start |77    |47    |47    |
+-------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher simulation/ChipWatcher.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 1000101111100010
GUI-1001 : Import simulation/ChipWatcher.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/Anlogic/TD4.6.3/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\cwc_top.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\register.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\tap.v
HDL-1007 : analyze verilog file F:/Anlogic/TD4.6.3/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\cwc_top.v(9)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in F:/Anlogic/TD4.6.3/cw\register.v(7)
HDL-1007 : elaborate module tap in F:/Anlogic/TD4.6.3/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\trigger.v(9)
HDL-1007 : elaborate module detect_non_bus in F:/Anlogic/TD4.6.3/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=13) in F:/Anlogic/TD4.6.3/cw\detect_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in F:/Anlogic/TD4.6.3/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "quick_start"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=13)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model quick_start
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=13,BUS1_WIDTH=13)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=13,BUS1_WIDTH=13,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=13)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 9 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 833/177 useful/useless nets, 661/118 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 413 better
SYN-1014 : Optimize round 2
SYN-1032 : 646/188 useful/useless nets, 474/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 681/0 useful/useless nets, 512/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 674/0 useful/useless nets, 505/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 771/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 13 instances.
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 933/6 useful/useless nets, 764/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 112 (3.75), #lev = 5 (2.52)
SYN-3001 : Mapper mapped 239 instances into 112 LUTs, name keeping = 55%.
SYN-1001 : Packing model "quick_start" ...
SYN-4010 : Pack lib has 47 rtl pack models with 19 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 800/0 useful/useless nets, 631/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 245 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 188 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (188 nodes)...
SYN-4004 : #1: Packed 41 SEQ (763 nodes)...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "quick_start" (AL_USER_NORMAL) with 259/433 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.017094s wall, 0.936006s user + 0.140401s system = 1.076407s CPU (105.8%)

RUN-1004 : used memory is 358 MB, reserved memory is 317 MB, peak memory is 439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model quick_start
SYN-1047 : Net: pwmout9_pad will be renamed with pwmout9 for synthesis keep.
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.446313s wall, 1.357209s user + 0.140401s system = 1.497610s CPU (103.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 317 MB, peak memory is 439 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5017 WARNING: The 'KEEP' net 'pwmout9' already exists. Use 'pwmout9_pad' instead.
SYN-4016 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net jtck driven by BUFG (82 clock/control pins, 0 other pins).
SYN-4027 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
SYN-4019 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
SYN-4020 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk25 as clock net
SYN-4025 : Tag rtl::Net fpga_clk_in_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 257 instances, 238 slices, 13 macros(86 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model quick_start.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 2184, tnet num: 620, tinst num: 257, tnode num: 2894, tedge num: 3690.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 328 clock pins, and constraint 702 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078268s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (139.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 95081.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1635): len = 73733.6, overlap = 18
PHY-3002 : Step(1636): len = 61875, overlap = 18
PHY-3002 : Step(1637): len = 54063.3, overlap = 18
PHY-3002 : Step(1638): len = 48852.4, overlap = 18
PHY-3002 : Step(1639): len = 44176.1, overlap = 18
PHY-3002 : Step(1640): len = 39463.3, overlap = 18
PHY-3002 : Step(1641): len = 36134.7, overlap = 18
PHY-3002 : Step(1642): len = 32557.8, overlap = 19.5
PHY-3002 : Step(1643): len = 28975, overlap = 22.5
PHY-3002 : Step(1644): len = 26835.7, overlap = 23.25
PHY-3002 : Step(1645): len = 24869.1, overlap = 24.75
PHY-3002 : Step(1646): len = 20792.9, overlap = 27.5
PHY-3002 : Step(1647): len = 20001.4, overlap = 27.75
PHY-3002 : Step(1648): len = 18301.1, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10229e-05
PHY-3002 : Step(1649): len = 18628.7, overlap = 30.5
PHY-3002 : Step(1650): len = 18935.1, overlap = 26.75
PHY-3002 : Step(1651): len = 18992.9, overlap = 26.75
PHY-3002 : Step(1652): len = 18517.3, overlap = 26.75
PHY-3002 : Step(1653): len = 18466.5, overlap = 26.25
PHY-3002 : Step(1654): len = 18448.3, overlap = 26.25
PHY-3002 : Step(1655): len = 18074.7, overlap = 25.5
PHY-3002 : Step(1656): len = 17755.1, overlap = 23.75
PHY-3002 : Step(1657): len = 17693.9, overlap = 22.75
PHY-3002 : Step(1658): len = 17517.7, overlap = 22
PHY-3002 : Step(1659): len = 17473.5, overlap = 15.75
PHY-3002 : Step(1660): len = 17439.9, overlap = 16.25
PHY-3002 : Step(1661): len = 17115.6, overlap = 15.75
PHY-3002 : Step(1662): len = 17096.8, overlap = 18
PHY-3002 : Step(1663): len = 17050.8, overlap = 23
PHY-3002 : Step(1664): len = 16896.3, overlap = 18.5
PHY-3002 : Step(1665): len = 16836.2, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20457e-05
PHY-3002 : Step(1666): len = 17187.4, overlap = 18.75
PHY-3002 : Step(1667): len = 17218.5, overlap = 18.75
PHY-3002 : Step(1668): len = 17200.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40915e-05
PHY-3002 : Step(1669): len = 17313.8, overlap = 23
PHY-3002 : Step(1670): len = 17656.3, overlap = 23
PHY-3002 : Step(1671): len = 18245.9, overlap = 27
PHY-3002 : Step(1672): len = 18094.5, overlap = 26.5
PHY-3002 : Step(1673): len = 17852.3, overlap = 21.75
PHY-3002 : Step(1674): len = 17825.6, overlap = 21.75
PHY-3002 : Step(1675): len = 17865.4, overlap = 17.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8183e-05
PHY-3002 : Step(1676): len = 17954.9, overlap = 17.25
PHY-3002 : Step(1677): len = 18021.2, overlap = 16.75
PHY-3002 : Step(1678): len = 18358.5, overlap = 11.75
PHY-3002 : Step(1679): len = 18441.5, overlap = 13.25
PHY-3002 : Step(1680): len = 18552.9, overlap = 13
PHY-3002 : Step(1681): len = 18480.7, overlap = 13
PHY-3002 : Step(1682): len = 18437.2, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007679s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (203.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.48369e-06
PHY-3002 : Step(1683): len = 18600.4, overlap = 11.5
PHY-3002 : Step(1684): len = 18561.9, overlap = 13
PHY-3002 : Step(1685): len = 18321.7, overlap = 13.5
PHY-3002 : Step(1686): len = 18275, overlap = 13.5
PHY-3002 : Step(1687): len = 18075.5, overlap = 14.5
PHY-3002 : Step(1688): len = 17948.1, overlap = 15.75
PHY-3002 : Step(1689): len = 17758.3, overlap = 15.75
PHY-3002 : Step(1690): len = 17677, overlap = 16.25
PHY-3002 : Step(1691): len = 17456.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.96738e-06
PHY-3002 : Step(1692): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1693): len = 17360.8, overlap = 16.25
PHY-3002 : Step(1694): len = 17362.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.93476e-06
PHY-3002 : Step(1695): len = 17382.5, overlap = 16.25
PHY-3002 : Step(1696): len = 17382.5, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06995e-06
PHY-3002 : Step(1697): len = 17401.2, overlap = 33.25
PHY-3002 : Step(1698): len = 17401.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61399e-05
PHY-3002 : Step(1699): len = 17577.8, overlap = 32.75
PHY-3002 : Step(1700): len = 17644.1, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22798e-05
PHY-3002 : Step(1701): len = 17756.1, overlap = 31.5
PHY-3002 : Step(1702): len = 18437.3, overlap = 29.25
PHY-3002 : Step(1703): len = 18497.3, overlap = 27.5
PHY-3002 : Step(1704): len = 18518.9, overlap = 27.25
PHY-3002 : Step(1705): len = 18575.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.45596e-05
PHY-3002 : Step(1706): len = 18659, overlap = 26.75
PHY-3002 : Step(1707): len = 18970.5, overlap = 26.25
PHY-3002 : Step(1708): len = 19399.1, overlap = 26.25
PHY-3002 : Step(1709): len = 19366.8, overlap = 25.5
PHY-3002 : Step(1710): len = 19398.8, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129119
PHY-3002 : Step(1711): len = 19687.6, overlap = 26
PHY-3002 : Step(1712): len = 20347.9, overlap = 23.25
PHY-3002 : Step(1713): len = 20670.2, overlap = 22.25
PHY-3002 : Step(1714): len = 20640.7, overlap = 21.5
PHY-3002 : Step(1715): len = 20552.4, overlap = 23.5
PHY-3002 : Step(1716): len = 20503.2, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258238
PHY-3002 : Step(1717): len = 21005.5, overlap = 23.5
PHY-3002 : Step(1718): len = 21310.5, overlap = 22.5
PHY-3002 : Step(1719): len = 21327.4, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(1720): len = 21683, overlap = 21.5
PHY-3002 : Step(1721): len = 22097.7, overlap = 21
PHY-3002 : Step(1722): len = 22103.9, overlap = 19.75
PHY-3002 : Step(1723): len = 22104.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054971s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (113.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936250
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000501743
PHY-3002 : Step(1724): len = 23701.9, overlap = 5.5
PHY-3002 : Step(1725): len = 23446.7, overlap = 10
PHY-3002 : Step(1726): len = 22930, overlap = 12.75
PHY-3002 : Step(1727): len = 22634.4, overlap = 15.25
PHY-3002 : Step(1728): len = 22476.5, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867927
PHY-3002 : Step(1729): len = 22655, overlap = 15.25
PHY-3002 : Step(1730): len = 22777.3, overlap = 14.75
PHY-3002 : Step(1731): len = 22798.6, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164776
PHY-3002 : Step(1732): len = 22915.1, overlap = 14
PHY-3002 : Step(1733): len = 23000.9, overlap = 14.5
PHY-3002 : Step(1734): len = 23047.3, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23551.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 15, deltaY = 6.
PHY-3001 : Final: Len = 23809.8, Over = 0
RUN-1003 : finish command "place" in  2.127842s wall, 3.556823s user + 1.014007s system = 4.570829s CPU (214.8%)

RUN-1004 : used memory is 358 MB, reserved memory is 317 MB, peak memory is 439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/Anlogic/TD4.6.3/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 173 to 139
PHY-1001 : Pin misalignment score is improved from 139 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 136
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 259 instances
RUN-1001 : 119 mslices, 119 lslices, 9 pads, 4 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 368 nets have 2 pins
RUN-1001 : 210 nets have [3 - 5] pins
RUN-1001 : 29 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33760, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 33880, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 33984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016945s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.1%)

PHY-1001 : End global routing;  0.046983s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (132.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.036320s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 52496, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 1.183626s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (119.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013747s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.010074s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (154.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52456
PHY-1001 : End DR Iter 3; 0.007706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
PHY-1001 : net clk25 will be routed on clock mesh
PHY-1001 : net fpga_clk_in_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.811235s wall, 2.043613s user + 0.062400s system = 2.106013s CPU (116.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.978412s wall, 2.230814s user + 0.078001s system = 2.308815s CPU (116.7%)

RUN-1004 : used memory is 364 MB, reserved memory is 324 MB, peak memory is 439 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: quick_start***

IO Statistics
#IO                     9
  #input                2
  #output               3
  #inout                4

Utilization Statistics
#lut                  295   out of   4480    6.58%
#reg                  292   out of   4480    6.52%
#le                   470
  #lut only           178   out of    470   37.87%
  #reg only           175   out of    470   37.23%
  #lut&reg            117   out of    470   24.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                4   out of      6   66.67%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    9   out of     31   29.03%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 259
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 622, pip num: 5109
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 13533 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../ArduinoProject/Blink/Blink.ino.generic_stm32f103c.bin -g ucode:00000000101101111000101111100010 -f Quick_Start.btc" in  3.164402s wall, 9.968464s user + 0.062400s system = 10.030864s CPU (317.0%)

RUN-1004 : used memory is 364 MB, reserved memory is 324 MB, peak memory is 439 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2M45B
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2M45B -m program_spi -bit Quick_Start.bit" in  1.211034s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (101.8%)

RUN-1004 : used memory is 442 MB, reserved memory is 400 MB, peak memory is 445 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  36.404936s wall, 3.478822s user + 0.156001s system = 3.634823s CPU (10.0%)

RUN-1004 : used memory is 444 MB, reserved memory is 402 MB, peak memory is 447 MB
RUN-1002 : start command "bit_to_vec -chip EF2M45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  8.645181s wall, 0.390002s user + 0.062400s system = 0.452403s CPU (5.2%)

RUN-1004 : used memory is 375 MB, reserved memory is 334 MB, peak memory is 447 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  47.587353s wall, 5.491235s user + 0.358802s system = 5.850038s CPU (12.3%)

RUN-1004 : used memory is 365 MB, reserved memory is 325 MB, peak memory is 447 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000101000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x62_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x62_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x62_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x62_sub_000000_048
KIT-1004 : ChipWatcher: write ctrl reg value: 110000000000000000000000000000000000000000000000000000000000000000001010000100000000000000100000
GUI-1001 : User closes chip watcher ...
