// Seed: 2741114894
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri1 void id_6
);
  wire id_8 = id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd48,
    parameter id_17 = 32'd11,
    parameter id_24 = 32'd22,
    parameter id_53 = 32'd28
) (
    output wor id_0,
    input wor _id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    output wor id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12[1 : 1],
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16,
    input supply1 _id_17,
    input wor id_18,
    output tri id_19,
    input tri0 id_20,
    output uwire id_21,
    input wor id_22
    , id_52,
    input uwire id_23
    , _id_53,
    input wire _id_24,
    input tri id_25,
    input wand id_26,
    input tri0 id_27,
    input wand id_28,
    output tri1 id_29,
    input wand id_30,
    input tri0 id_31,
    input tri0 id_32,
    input supply0 id_33,
    input tri1 id_34,
    input wor id_35,
    input tri id_36,
    output supply1 id_37,
    output wand id_38,
    output wor id_39[id_24 : id_17],
    input supply0 id_40,
    input wand id_41,
    input wor id_42,
    input tri id_43,
    input uwire id_44,
    input supply0 id_45,
    output supply0 id_46,
    input supply1 id_47,
    output supply0 id_48,
    output tri1 id_49,
    input supply1 id_50
);
  assign #(-1) id_9 = 1;
  assign id_52 = 'b0;
  wire [id_1 : 1  +  id_53] id_54, id_55, id_56;
  module_0 modCall_1 (
      id_42,
      id_44,
      id_14,
      id_32,
      id_29,
      id_31,
      id_33
  );
  assign modCall_1.id_5 = 0;
  wire id_57, id_58;
endmodule
