TimeQuest Timing Analyzer report for Mod_Teste
Thu Dec 01 09:00:25 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'CLOCK_50'
 32. Fast Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                            ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_frequency:clk_2hz|Clk_1Hz }                                                                                    ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                          ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; 111.68 MHz ; 111.68 MHz      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;                         ;
; 134.9 MHz  ; 134.9 MHz       ; CLOCK_50                                                                                                            ;                         ;
; 190.4 MHz  ; 95.91 MHz       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -11.712 ; -679.120      ;
; CLOCK_50                                                                                                            ; -8.860  ; -306.374      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.306  ; -38.904       ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.331 ; -40.406       ;
; CLOCK_50                                                                                                            ; -2.533 ; -2.533        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 1.356  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.762 ; -179.350      ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -0.500 ; -64.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node     ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.712 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.404     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.344     ; 12.401     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.558 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.244     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.557 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.886     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.554 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.707     ; 11.883     ;
; -11.551 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.465     ; 3.622      ;
; -11.498 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.304     ; 3.730      ;
; -11.497 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.304     ; 3.729      ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.489 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.352     ; 12.173     ;
; -11.485 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.304     ; 3.717      ;
; -11.484 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.463     ; 3.557      ;
; -11.483 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.457     ; 3.562      ;
; -11.483 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.457     ; 3.562      ;
; -11.479 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.463     ; 3.552      ;
; -11.478 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.463     ; 3.551      ;
; -11.476 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.463     ; 3.549      ;
; -11.473 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.447     ; 3.562      ;
; -11.466 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.442     ; 3.560      ;
; -11.465 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.466     ; 3.535      ;
; -11.460 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.460     ; 3.536      ;
; -11.458 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.461     ; 3.533      ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.455 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.141     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.454 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.140     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.350     ; 12.135     ;
; -11.446 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -8.439     ; 3.543      ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.445 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.768     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
; -11.444 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.713     ; 11.767     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.860 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.104     ; 1.221      ;
; -8.854 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.079     ; 1.240      ;
; -8.850 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.103     ; 1.212      ;
; -8.835 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.088     ; 1.212      ;
; -8.570 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.105     ; 0.930      ;
; -8.562 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.085     ; 0.942      ;
; -8.544 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.077     ; 0.932      ;
; -8.513 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.257     ; 1.221      ;
; -8.507 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.232     ; 1.240      ;
; -8.503 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.256     ; 1.212      ;
; -8.488 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.241     ; 1.212      ;
; -8.412 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.944     ; 0.933      ;
; -8.223 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.258     ; 0.930      ;
; -8.215 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.238     ; 0.942      ;
; -8.197 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.230     ; 0.932      ;
; -8.065 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.097     ; 0.933      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.413 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.387      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.409 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.383      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.231      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.239 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.213      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.229 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.203      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.208 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.182      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.183 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.157      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -6.176 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.009      ; 7.150      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.354 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.353     ; 5.966      ;
; -5.164 ; PC:pc|PC[5]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.289      ; 6.489      ;
; -5.082 ; RegisterFile:register_file|R1[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.298      ; 6.416      ;
; -5.069 ; RegisterFile:register_file|R1[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.305      ; 6.410      ;
; -5.041 ; PC:pc|PC[6]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.289      ; 6.366      ;
; -4.937 ; RegisterFile:register_file|R4[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.301      ; 6.274      ;
; -4.923 ; RegisterFile:register_file|R1[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.298      ; 6.257      ;
; -4.918 ; PC:pc|PC[7]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.289      ; 6.243      ;
; -4.918 ; RegisterFile:register_file|R4[2]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.301      ; 6.255      ;
; -4.910 ; RegisterFile:register_file|R1[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.305      ; 6.251      ;
; -4.908 ; RegisterFile:register_file|R4[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.303      ; 6.247      ;
; -4.889 ; RegisterFile:register_file|R4[2]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.303      ; 6.228      ;
; -4.875 ; PC:pc|PC[2]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.300      ; 6.211      ;
; -4.862 ; RegisterFile:register_file|R4[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.303      ; 6.201      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.306 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.295      ; 10.961     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.151 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 10.443     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.121 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.293      ; 10.916     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -5.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 10.961     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.984 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.294      ; 10.815     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.643      ; 10.443     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.930      ; 10.365     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.910 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.004      ; 10.916     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.931      ; 10.297     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.269      ; 10.396     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 10.604     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 10.815     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
; -4.762 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.275      ; 10.548     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.331 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.597      ; 3.266      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.993     ; 5.989      ;
; -5.181 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.612      ; 3.431      ;
; -5.060 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.840     ; 5.989      ;
; -5.057 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.595      ; 3.538      ;
; -5.037 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.009     ; 6.181      ;
; -5.018 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.008     ; 6.199      ;
; -5.017 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.010     ; 6.202      ;
; -5.009 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.982     ; 6.182      ;
; -4.998 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.990     ; 6.201      ;
; -4.884 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.856     ; 6.181      ;
; -4.865 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.855     ; 6.199      ;
; -4.864 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.857     ; 6.202      ;
; -4.856 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.829     ; 6.182      ;
; -4.845 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.837     ; 6.201      ;
; -4.811 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.608      ; 3.797      ;
; -4.801 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.984     ; 6.392      ;
; -4.741 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.597      ; 3.856      ;
; -4.735 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.849     ; 6.323      ;
; -4.713 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.993     ; 5.989      ;
; -4.678 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.444      ; 3.266      ;
; -4.648 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.831     ; 6.392      ;
; -4.633 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.611      ; 3.978      ;
; -4.582 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.696     ; 6.323      ;
; -4.560 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.840     ; 5.989      ;
; -4.542 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.608      ; 4.066      ;
; -4.541 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.583      ; 4.042      ;
; -4.537 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.009     ; 6.181      ;
; -4.535 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.594      ; 4.059      ;
; -4.528 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.459      ; 3.431      ;
; -4.518 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.008     ; 6.199      ;
; -4.517 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.010     ; 6.202      ;
; -4.515 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.589      ; 4.074      ;
; -4.514 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.583      ; 4.069      ;
; -4.511 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.597      ; 4.086      ;
; -4.509 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.982     ; 6.182      ;
; -4.498 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.990     ; 6.201      ;
; -4.415 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.460      ; 4.045      ;
; -4.404 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.442      ; 3.538      ;
; -4.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.856     ; 6.181      ;
; -4.371 ; RegisterFile:register_file|R2[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.589      ; 4.218      ;
; -4.365 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.855     ; 6.199      ;
; -4.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.857     ; 6.202      ;
; -4.356 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.829     ; 6.182      ;
; -4.353 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.607      ; 4.254      ;
; -4.345 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.837     ; 6.201      ;
; -4.311 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.607      ; 4.296      ;
; -4.301 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.984     ; 6.392      ;
; -4.247 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.595      ; 4.348      ;
; -4.235 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.849     ; 6.323      ;
; -4.188 ; RegisterFile:register_file|R5[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.587      ; 4.399      ;
; -4.179 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.601      ; 4.422      ;
; -4.170 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.628      ; 4.458      ;
; -4.158 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.455      ; 3.797      ;
; -4.148 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.831     ; 6.392      ;
; -4.132 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.468      ; 4.336      ;
; -4.103 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.623      ; 4.520      ;
; -4.094 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.595      ; 4.501      ;
; -4.088 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.444      ; 3.856      ;
; -4.082 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.696     ; 6.323      ;
; -4.057 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 4.549      ;
; -4.050 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.628      ; 4.578      ;
; -4.044 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.603      ; 4.559      ;
; -4.037 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.595      ; 4.558      ;
; -4.033 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.622      ; 4.589      ;
; -4.030 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 4.576      ;
; -4.007 ; RegisterFile:register_file|R7[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.624      ; 4.617      ;
; -4.000 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.597      ; 4.597      ;
; -3.988 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.603      ; 4.615      ;
; -3.988 ; RegisterFile:register_file|R7[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.612      ; 4.624      ;
; -3.980 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.627      ; 4.647      ;
; -3.980 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.458      ; 3.978      ;
; -3.979 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.587      ; 4.608      ;
; -3.965 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.623      ; 4.658      ;
; -3.917 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.609      ; 4.692      ;
; -3.912 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.617      ; 4.705      ;
; -3.895 ; RegisterFile:register_file|R7[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.589      ; 4.694      ;
; -3.895 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.622      ; 4.727      ;
; -3.889 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.455      ; 4.066      ;
; -3.888 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.430      ; 4.042      ;
; -3.882 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.441      ; 4.059      ;
; -3.881 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.608      ; 4.727      ;
; -3.880 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.609      ; 4.729      ;
; -3.867 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.593      ; 4.726      ;
; -3.862 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.436      ; 4.074      ;
; -3.861 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.430      ; 4.069      ;
; -3.858 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.444      ; 4.086      ;
; -3.839 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.609      ; 4.770      ;
; -3.810 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.609      ; 4.799      ;
; -3.802 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.583      ; 4.781      ;
; -3.791 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.583      ; 4.792      ;
; -3.781 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.629      ; 4.848      ;
; -3.776 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.609      ; 4.833      ;
; -3.775 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.603      ; 4.828      ;
; -3.772 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.462      ; 4.690      ;
; -3.765 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.602      ; 4.837      ;
; -3.762 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.307      ; 4.045      ;
; -3.761 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.592      ; 4.831      ;
; -3.760 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.621      ; 4.861      ;
; -3.741 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.611      ; 4.870      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.533 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 2.674      ; 0.657      ;
; -2.033 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 2.674      ; 0.657      ;
; 0.295  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.713      ; 1.242      ;
; 0.301  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.713      ; 1.248      ;
; 0.303  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.710      ; 1.247      ;
; 0.305  ; PC:pc|PC[6]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.713      ; 1.252      ;
; 0.339  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.713      ; 1.286      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.529  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.542  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.548  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.553  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.819      ;
; 0.554  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.568  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.715      ; 1.517      ;
; 0.574  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.840      ;
; 0.599  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.707      ; 1.540      ;
; 0.652  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.352      ; 1.238      ;
; 0.674  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.685  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.951      ;
; 0.690  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.956      ;
; 0.729  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.994      ;
; 0.731  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.996      ;
; 0.795  ; divide_frequency:clk_2hz|clk[10]          ; divide_frequency:clk_2hz|clk[10]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798  ; divide_frequency:clk_2hz|clk[8]           ; divide_frequency:clk_2hz|clk[8]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; divide_frequency:clk_2hz|clk[15]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; divide_frequency:clk_2hz|clk[17]          ; divide_frequency:clk_2hz|clk[17]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.807  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.810  ; divide_frequency:clk_2hz|clk[1]           ; divide_frequency:clk_2hz|clk[1]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; divide_frequency:clk_2hz|clk[4]           ; divide_frequency:clk_2hz|clk[4]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.821  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.826  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.826  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.830  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.834  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.101      ;
; 0.838  ; divide_frequency:clk_2hz|clk[23]          ; divide_frequency:clk_2hz|clk[23]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_2hz|clk[25]          ; divide_frequency:clk_2hz|clk[25]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; divide_frequency:clk_2hz|clk[5]           ; divide_frequency:clk_2hz|clk[5]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; divide_frequency:clk_2hz|clk[7]           ; divide_frequency:clk_2hz|clk[7]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; divide_frequency:clk_2hz|clk[3]           ; divide_frequency:clk_2hz|clk[3]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; divide_frequency:clk_2hz|clk[2]           ; divide_frequency:clk_2hz|clk[2]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.844  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; divide_frequency:clk_2hz|clk[9]           ; divide_frequency:clk_2hz|clk[9]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.848  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
; 0.848  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
; 0.856  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.872  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.875  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.141      ;
; 0.893  ; PC:pc|PC[3]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.707      ; 1.834      ;
; 0.917  ; RegisterFile:register_file|R3[0]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.364      ; 1.515      ;
; 0.949  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.350      ; 1.533      ;
; 0.959  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.347      ; 1.540      ;
; 0.960  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.226      ;
; 0.960  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.226      ;
; 0.960  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.350      ; 1.544      ;
; 0.966  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.350      ; 1.550      ;
; 0.977  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.344      ; 1.555      ;
; 0.980  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.247      ;
; 0.998  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 1.005  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.012  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.278      ;
; 1.014  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.280      ;
; 1.021  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.286      ;
; 1.028  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.294      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.083  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.348      ;
; 1.088  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.355      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.356 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.392      ; 4.223      ;
; 1.642 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.398      ; 4.515      ;
; 1.646 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.398      ; 4.519      ;
; 1.856 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.392      ; 4.223      ;
; 1.983 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.395      ; 4.853      ;
; 2.139 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.390      ; 5.004      ;
; 2.142 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.398      ; 4.515      ;
; 2.146 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.398      ; 4.519      ;
; 2.278 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.392      ; 5.145      ;
; 2.483 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.395      ; 4.853      ;
; 2.526 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 2.792      ;
; 2.586 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.392      ; 5.453      ;
; 2.586 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.392      ; 5.453      ;
; 2.595 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 5.461      ;
; 2.639 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.390      ; 5.004      ;
; 2.662 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 2.928      ;
; 2.778 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.392      ; 5.145      ;
; 2.962 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.395      ; 5.832      ;
; 2.992 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.258      ;
; 3.035 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 5.901      ;
; 3.086 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.392      ; 5.453      ;
; 3.086 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.392      ; 5.453      ;
; 3.095 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.391      ; 5.461      ;
; 3.148 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.414      ;
; 3.159 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.425      ;
; 3.197 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.057      ;
; 3.197 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.057      ;
; 3.223 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.483      ;
; 3.227 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.493      ;
; 3.330 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.196      ;
; 3.359 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.625      ;
; 3.365 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.631      ;
; 3.370 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[0]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.636      ;
; 3.375 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.231      ;
; 3.375 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.231      ;
; 3.380 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 3.643      ;
; 3.380 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.640      ;
; 3.382 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.648      ;
; 3.402 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.668      ;
; 3.433 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.386      ; 6.294      ;
; 3.444 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.008      ; 3.718      ;
; 3.446 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.322      ;
; 3.457 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 3.720      ;
; 3.457 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.717      ;
; 3.462 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.395      ; 5.832      ;
; 3.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.339      ;
; 3.464 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.006      ; 3.736      ;
; 3.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.390      ; 6.335      ;
; 3.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.332      ;
; 3.495 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.755      ;
; 3.517 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.783      ;
; 3.535 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.391      ; 5.901      ;
; 3.568 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.434      ;
; 3.572 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.832      ;
; 3.586 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.452      ;
; 3.610 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.486      ;
; 3.611 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.487      ;
; 3.613 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.473      ;
; 3.614 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.385      ; 6.474      ;
; 3.615 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.481      ;
; 3.617 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 3.886      ;
; 3.617 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.883      ;
; 3.655 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.915      ;
; 3.658 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.534      ;
; 3.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.535      ;
; 3.697 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 3.960      ;
; 3.697 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.385      ; 6.057      ;
; 3.697 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.385      ; 6.057      ;
; 3.717 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.593      ;
; 3.732 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 3.998      ;
; 3.732 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.006     ; 3.992      ;
; 3.772 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.638      ;
; 3.779 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.382      ; 6.636      ;
; 3.812 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 4.075      ;
; 3.826 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.692      ;
; 3.829 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 4.097      ;
; 3.830 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.696      ;
; 3.830 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.391      ; 6.196      ;
; 3.833 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.008      ; 4.107      ;
; 3.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.718      ;
; 3.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.724      ;
; 3.863 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.395      ; 6.733      ;
; 3.868 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.401      ; 6.744      ;
; 3.868 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.395      ; 6.738      ;
; 3.875 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.381      ; 6.231      ;
; 3.875 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.381      ; 6.231      ;
; 3.892 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 4.158      ;
; 3.931 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.797      ;
; 3.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.386      ; 6.294      ;
; 3.934 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.800      ;
; 3.946 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.401      ; 6.322      ;
; 3.963 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.401      ; 6.339      ;
; 3.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.390      ; 6.335      ;
; 3.972 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.003     ; 4.235      ;
; 3.972 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 2.385      ; 6.332      ;
; 3.986 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.005      ; 4.257      ;
; 3.986 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 4.254      ;
; 3.990 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.391      ; 6.856      ;
; 4.007 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[0]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 4.276      ;
; 4.066 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 2.381      ; 6.922      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -1.762 ; -1.762       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|combout ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|combout ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datac                ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datac                ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -1.320 ; -1.320       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -1.187 ; -1.187       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datad   ;
; -1.187 ; -1.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datad   ;
; -1.187 ; -1.187       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideNor0~5|combout  ;
; -1.187 ; -1.187       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideNor0~5|combout  ;
; -1.147 ; -1.147       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datab   ;
; -1.147 ; -1.147       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datab   ;
; -1.147 ; -1.147       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -1.147 ; -1.147       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -0.811 ; -0.811       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.811 ; -0.811       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.811 ; -0.811       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -0.811 ; -0.811       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -0.804 ; -0.804       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|dataa   ;
; -0.804 ; -0.804       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|dataa   ;
; -0.804 ; -0.804       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
; -0.804 ; -0.804       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr6~1|combout   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.039  ; 8.039  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.277  ; 7.277  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.871  ; 7.871  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.336  ; 7.336  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.303  ; 7.303  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.890  ; 7.890  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 16.711 ; 16.711 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 16.015 ; 16.015 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 16.711 ; 16.711 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 15.347 ; 15.347 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 13.600 ; 13.600 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 16.552 ; 16.552 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 15.665 ; 15.665 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.701 ; 12.701 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.033 ; 12.033 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.286 ; 10.286 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.238 ; 13.238 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.351 ; 12.351 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.701 ; 12.701 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.033 ; 12.033 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.286 ; 10.286 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.238 ; 13.238 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.351 ; 12.351 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 7.277  ; 7.277  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.039  ; 8.039  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.277  ; 7.277  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.871  ; 7.871  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.336  ; 7.336  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.303  ; 7.303  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.890  ; 7.890  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 12.879 ; 12.879 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 14.157 ; 14.157 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 14.449 ; 14.449 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 13.403 ; 13.403 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 13.026 ; 13.026 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 13.652 ; 13.652 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 12.879 ; 12.879 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.565  ; 9.565  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.843 ; 10.843 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.135 ; 11.135 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.089 ; 10.089 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.712  ; 9.712  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.338 ; 10.338 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.565  ; 9.565  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.565  ; 9.565  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.843 ; 10.843 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.135 ; 11.135 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.089 ; 10.089 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.712  ; 9.712  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.338 ; 10.338 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.565  ; 9.565  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -5.358 ; -315.683      ;
; CLOCK_50                                                                                                            ; -4.110 ; -107.754      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.143 ; -15.416       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.900 ; -21.557       ;
; CLOCK_50                                                                                                            ; -1.578 ; -1.578        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 0.792  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.507 ; -37.884       ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -0.500 ; -64.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node     ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.358 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.332     ; 1.558      ;
; -5.335 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.262     ; 1.605      ;
; -5.331 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.262     ; 1.601      ;
; -5.324 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.262     ; 1.594      ;
; -5.323 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.525      ;
; -5.323 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.525      ;
; -5.322 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.524      ;
; -5.321 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.326     ; 1.527      ;
; -5.321 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.326     ; 1.527      ;
; -5.320 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.522      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[1] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.084      ;
; -5.315 ; ULA:ula|ULAResult[7]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.328     ; 1.519      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.312 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[3] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.263     ; 6.081      ;
; -5.304 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.332     ; 1.504      ;
; -5.298 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.258     ; 1.572      ;
; -5.298 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.328     ; 1.502      ;
; -5.298 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.320     ; 1.510      ;
; -5.295 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.258     ; 1.569      ;
; -5.292 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.316     ; 1.508      ;
; -5.285 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.326     ; 1.491      ;
; -5.284 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.326     ; 1.490      ;
; -5.279 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.314     ; 1.497      ;
; -5.278 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.314     ; 1.496      ;
; -5.273 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.262     ; 1.543      ;
; -5.272 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.474      ;
; -5.269 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.471      ;
; -5.266 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.318     ; 1.480      ;
; -5.263 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.318     ; 1.477      ;
; -5.261 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.463      ;
; -5.261 ; ULA:ula|ULAResult[1]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.260     ; 1.533      ;
; -5.255 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.318     ; 1.469      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[5] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.999      ;
; -5.230 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.322     ; 1.440      ;
; -5.225 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.333     ; 1.424      ;
; -5.219 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.329     ; 1.422      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.213 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[0] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.269     ; 5.976      ;
; -5.208 ; ULA:ula|ULAResult[5]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.330     ; 1.410      ;
; -5.206 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.327     ; 1.411      ;
; -5.205 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.327     ; 1.410      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[6] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.967      ;
; -5.202 ; ULA:ula|ULAResult[4]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.318     ; 1.416      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[7] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.966      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:pc|PC[2] ; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz ; 1.000        ; -0.267     ; 5.960      ;
; -5.195 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.320     ; 1.407      ;
; -5.195 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.320     ; 1.407      ;
; -5.194 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.320     ; 1.406      ;
; -5.193 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.316     ; 1.409      ;
; -5.193 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.316     ; 1.409      ;
; -5.193 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.331     ; 1.394      ;
; -5.192 ; ULA:ula|ULAResult[3]                                                                                                ; PC:pc|PC[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.320     ; 1.404      ;
; -5.190 ; ULA:ula|ULAResult[6]                                                                                                ; PC:pc|PC[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.500        ; -4.331     ; 1.391      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.110 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.055     ; 0.554      ;
; -4.107 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.037     ; 0.569      ;
; -4.103 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.055     ; 0.547      ;
; -4.097 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.045     ; 0.551      ;
; -3.982 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.056     ; 0.425      ;
; -3.976 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.043     ; 0.432      ;
; -3.966 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.037     ; 0.428      ;
; -3.914 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.987     ; 0.426      ;
; -3.669 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.114     ; 0.554      ;
; -3.666 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.096     ; 0.569      ;
; -3.662 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.114     ; 0.547      ;
; -3.656 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.104     ; 0.551      ;
; -3.541 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.115     ; 0.425      ;
; -3.535 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.102     ; 0.432      ;
; -3.525 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.096     ; 0.428      ;
; -3.473 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.046     ; 0.426      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.901      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.887 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.893      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.832 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.838      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.818 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.824      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.804 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.810      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.785 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.791      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.007      ; 3.783      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -2.251 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.048      ; 3.298      ;
; -1.592 ; PC:pc|PC[5]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.201      ; 2.825      ;
; -1.544 ; RegisterFile:register_file|R1[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.209      ; 2.785      ;
; -1.531 ; RegisterFile:register_file|R1[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[5]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.216      ; 2.779      ;
; -1.524 ; PC:pc|PC[6]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.201      ; 2.757      ;
; -1.509 ; RegisterFile:register_file|R1[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.209      ; 2.750      ;
; -1.496 ; RegisterFile:register_file|R1[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.216      ; 2.744      ;
; -1.490 ; RegisterFile:register_file|R4[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.214      ; 2.736      ;
; -1.489 ; RegisterFile:register_file|R4[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.213      ; 2.734      ;
; -1.486 ; PC:pc|PC[2]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.212      ; 2.730      ;
; -1.478 ; PC:pc|PC[2]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.206      ; 2.716      ;
; -1.476 ; PC:pc|PC[7]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.201      ; 2.709      ;
; -1.475 ; PC:pc|PC[2]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.213      ; 2.720      ;
; -1.474 ; RegisterFile:register_file|R6[2]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                        ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; 0.202      ; 2.708      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.250      ; 5.420      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -2.052 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.393      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.970 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.249      ; 5.323      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.914 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.157      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.237      ; 5.214      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.877 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.290      ; 5.194      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.181      ; 5.207      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.807 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.239      ; 5.155      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.167      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.116      ; 5.420      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.773 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.231      ; 5.117      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.704 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.289      ; 5.097      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
; -1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.115      ; 5.393      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.900 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 1.476      ;
; -2.865 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.390      ; 1.525      ;
; -2.777 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 1.599      ;
; -2.695 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.834      ; 3.261      ;
; -2.666 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.387      ; 1.721      ;
; -2.649 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 1.727      ;
; -2.636 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.775      ; 3.261      ;
; -2.624 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.389      ; 1.765      ;
; -2.606 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.844      ; 3.360      ;
; -2.595 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.832      ; 3.359      ;
; -2.594 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.844      ; 3.372      ;
; -2.592 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.845      ; 3.375      ;
; -2.589 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.826      ; 3.359      ;
; -2.567 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.373      ; 1.806      ;
; -2.561 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 1.820      ;
; -2.557 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.324      ; 1.767      ;
; -2.557 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 1.806      ;
; -2.547 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.785      ; 3.360      ;
; -2.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.773      ; 3.359      ;
; -2.535 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.785      ; 3.372      ;
; -2.533 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.786      ; 3.375      ;
; -2.530 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.369      ; 1.839      ;
; -2.530 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.767      ; 3.359      ;
; -2.529 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.375      ; 1.846      ;
; -2.508 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 1.855      ;
; -2.497 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 1.884      ;
; -2.495 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.826      ; 3.453      ;
; -2.484 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.776      ; 3.414      ;
; -2.480 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 1.901      ;
; -2.467 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 1.909      ;
; -2.463 ; RegisterFile:register_file|R2[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.369      ; 1.906      ;
; -2.436 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.767      ; 3.453      ;
; -2.425 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.717      ; 3.414      ;
; -2.416 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.332      ; 1.916      ;
; -2.411 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.400      ; 1.989      ;
; -2.399 ; RegisterFile:register_file|R5[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 1.969      ;
; -2.390 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.400      ; 2.010      ;
; -2.388 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 1.988      ;
; -2.375 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.374      ; 1.999      ;
; -2.372 ; RegisterFile:register_file|R7[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.395      ; 2.023      ;
; -2.365 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.384      ; 2.019      ;
; -2.365 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.395      ; 2.030      ;
; -2.361 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.399      ; 2.038      ;
; -2.360 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.022      ;
; -2.348 ; RegisterFile:register_file|R7[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.390      ; 2.042      ;
; -2.346 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.036      ;
; -2.346 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.384      ; 2.038      ;
; -2.341 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.317      ; 1.476      ;
; -2.336 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.394      ; 2.058      ;
; -2.330 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 2.038      ;
; -2.327 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.055      ;
; -2.316 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 2.060      ;
; -2.316 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.395      ; 2.079      ;
; -2.315 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.388      ; 2.073      ;
; -2.308 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.074      ;
; -2.306 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.331      ; 1.525      ;
; -2.287 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.394      ; 2.107      ;
; -2.281 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.390      ; 2.109      ;
; -2.275 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.401      ; 2.126      ;
; -2.270 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.372      ; 2.102      ;
; -2.270 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.393      ; 2.123      ;
; -2.265 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.117      ;
; -2.264 ; RegisterFile:register_file|R7[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 2.104      ;
; -2.263 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.373      ; 2.110      ;
; -2.261 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.389      ; 2.128      ;
; -2.260 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.122      ;
; -2.258 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.123      ;
; -2.255 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.326      ; 2.071      ;
; -2.252 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.130      ;
; -2.246 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.400      ; 2.154      ;
; -2.241 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 2.122      ;
; -2.241 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.392      ; 2.151      ;
; -2.238 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 2.125      ;
; -2.236 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.145      ;
; -2.230 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.152      ;
; -2.228 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.153      ;
; -2.226 ; RegisterFile:register_file|R5[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.390      ; 2.164      ;
; -2.223 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.380      ; 2.157      ;
; -2.221 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.160      ;
; -2.220 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.376      ; 2.156      ;
; -2.218 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.317      ; 1.599      ;
; -2.216 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.401      ; 2.185      ;
; -2.212 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.372      ; 2.160      ;
; -2.212 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.170      ;
; -2.209 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.374      ; 2.165      ;
; -2.207 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.175      ;
; -2.202 ; RegisterFile:register_file|R6[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.395      ; 2.193      ;
; -2.202 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.379      ; 2.177      ;
; -2.201 ; RegisterFile:register_file|R1[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.180      ;
; -2.198 ; RegisterFile:register_file|R2[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.184      ;
; -2.195 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.382      ; 2.187      ;
; -2.195 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.834      ; 3.261      ;
; -2.193 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.324      ; 2.131      ;
; -2.188 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.390      ; 2.202      ;
; -2.187 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.400      ; 2.213      ;
; -2.182 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 2.181      ;
; -2.179 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.394      ; 2.215      ;
; -2.178 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.384      ; 2.206      ;
; -2.176 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.381      ; 2.205      ;
; -2.176 ; RegisterFile:register_file|R4[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 2.192      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.578 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.652      ; 0.367      ;
; -1.078 ; divide_frequency:clk_2hz|Clk_1Hz          ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 1.652      ; 0.367      ;
; 0.208  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.269      ; 0.615      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.249  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.227      ; 0.614      ;
; 0.253  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.227      ; 0.618      ;
; 0.254  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.225      ; 0.617      ;
; 0.255  ; PC:pc|PC[6]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.227      ; 0.620      ;
; 0.256  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.259  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.270  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.422      ;
; 0.273  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.275  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.227      ; 0.640      ;
; 0.278  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.430      ;
; 0.301  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.306  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.458      ;
; 0.329  ; RegisterFile:register_file|R3[0]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.279      ; 0.746      ;
; 0.338  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.344  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.496      ;
; 0.344  ; PC:pc|PC[2]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.267      ; 0.749      ;
; 0.349  ; PC:pc|PC[7]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.267      ; 0.754      ;
; 0.350  ; PC:pc|PC[4]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.265      ; 0.753      ;
; 0.353  ; PC:pc|PC[5]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.267      ; 0.758      ;
; 0.356  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; divide_frequency:clk_2hz|clk[8]           ; divide_frequency:clk_2hz|clk[8]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; divide_frequency:clk_2hz|clk[10]          ; divide_frequency:clk_2hz|clk[10]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; divide_frequency:clk_2hz|clk[15]          ; divide_frequency:clk_2hz|clk[15]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divide_frequency:clk_2hz|clk[17]          ; divide_frequency:clk_2hz|clk[17]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; divide_frequency:clk_2hz|clk[1]           ; divide_frequency:clk_2hz|clk[1]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; divide_frequency:clk_2hz|clk[4]           ; divide_frequency:clk_2hz|clk[4]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.263      ; 0.767      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; PC:pc|PC[0]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.229      ; 0.737      ;
; 0.371  ; divide_frequency:clk_2hz|clk[23]          ; divide_frequency:clk_2hz|clk[23]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divide_frequency:clk_2hz|clk[25]          ; divide_frequency:clk_2hz|clk[25]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; divide_frequency:clk_2hz|clk[5]           ; divide_frequency:clk_2hz|clk[5]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; divide_frequency:clk_2hz|clk[2]           ; divide_frequency:clk_2hz|clk[2]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divide_frequency:clk_2hz|clk[3]           ; divide_frequency:clk_2hz|clk[3]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divide_frequency:clk_2hz|clk[7]           ; divide_frequency:clk_2hz|clk[7]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divide_frequency:clk_2hz|clk[9]           ; divide_frequency:clk_2hz|clk[9]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.384  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.393  ; PC:pc|PC[1]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.223      ; 0.754      ;
; 0.395  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.395  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.547      ;
; 0.398  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.442  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.594      ;
; 0.449  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.455  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.607      ;
; 0.459  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010                                                                                       ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.611      ;
; 0.465  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.617      ;
; 0.470  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[0]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.622      ;
; 0.494  ; RegisterFile:register_file|R3[2]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.279      ; 0.911      ;
; 0.495  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.648      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; divide_frequency:clk_2hz|clk[8]           ; divide_frequency:clk_2hz|clk[9]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; divide_frequency:clk_2hz|clk[22]          ; divide_frequency:clk_2hz|clk[23]                                                                                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; PC:pc|PC[6]                               ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.267      ; 0.904      ;
; 0.499  ; RegisterFile:register_file|R1[4]          ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ; divide_frequency:clk_2hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 0.284      ; 0.921      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; divide_frequency:clk_2hz|clk[0]           ; divide_frequency:clk_2hz|clk[1]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; divide_frequency:clk_2hz|clk[1]           ; divide_frequency:clk_2hz|clk[2]                                                                                     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.792 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 2.521      ;
; 0.921 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.459      ; 2.654      ;
; 0.927 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.459      ; 2.660      ;
; 1.096 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.457      ; 2.827      ;
; 1.097 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.249      ;
; 1.143 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.453      ; 2.870      ;
; 1.179 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.331      ;
; 1.234 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 2.963      ;
; 1.286 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.438      ;
; 1.292 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[5]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.455      ; 2.521      ;
; 1.320 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.048      ;
; 1.366 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.518      ;
; 1.374 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 3.103      ;
; 1.374 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.455      ; 3.103      ;
; 1.383 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.531      ;
; 1.384 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.536      ;
; 1.385 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.537      ;
; 1.421 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[3]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.459      ; 2.654      ;
; 1.427 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[1]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.459      ; 2.660      ;
; 1.454 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.606      ;
; 1.461 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.458      ; 3.193      ;
; 1.463 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.613      ;
; 1.470 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.626      ;
; 1.479 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.627      ;
; 1.480 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.632      ;
; 1.481 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.633      ;
; 1.484 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.006      ; 1.642      ;
; 1.486 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.636      ;
; 1.494 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.646      ;
; 1.502 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.650      ;
; 1.508 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[0]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.660      ;
; 1.515 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.663      ;
; 1.516 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.668      ;
; 1.522 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.250      ;
; 1.538 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.686      ;
; 1.567 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 1.721      ;
; 1.583 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.735      ;
; 1.583 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.731      ;
; 1.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.310      ;
; 1.587 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.310      ;
; 1.596 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[4]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.457      ; 2.827      ;
; 1.606 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.004     ; 1.754      ;
; 1.615 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.765      ;
; 1.619 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.771      ;
; 1.643 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[0]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.453      ; 2.870      ;
; 1.650 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.006      ; 1.808      ;
; 1.651 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.801      ;
; 1.660 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.388      ;
; 1.667 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 1.821      ;
; 1.680 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.417      ;
; 1.686 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.423      ;
; 1.687 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.839      ;
; 1.689 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.412      ;
; 1.700 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.423      ;
; 1.707 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 3.425      ;
; 1.707 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 3.425      ;
; 1.719 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; -0.002     ; 1.869      ;
; 1.721 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.453      ; 3.448      ;
; 1.734 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[2]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.455      ; 2.963      ;
; 1.740 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[0]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 1.895      ;
; 1.747 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.004      ; 1.903      ;
; 1.763 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 1.917      ;
; 1.763 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.491      ;
; 1.766 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.494      ;
; 1.781 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.518      ;
; 1.781 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.518      ;
; 1.783 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.511      ;
; 1.787 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.510      ;
; 1.788 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.449      ; 3.511      ;
; 1.790 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.527      ;
; 1.791 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.528      ;
; 1.799 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 1.953      ;
; 1.812 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.549      ;
; 1.820 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.454      ; 3.048      ;
; 1.867 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.002      ; 2.021      ;
; 1.867 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.595      ;
; 1.874 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[6]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.455      ; 3.103      ;
; 1.874 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:pc|PC[7]                      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.455      ; 3.103      ;
; 1.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.445      ; 3.595      ;
; 1.891 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.619      ;
; 1.892 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.458      ; 3.624      ;
; 1.895 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.623      ;
; 1.899 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.458      ; 3.631      ;
; 1.904 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.641      ;
; 1.907 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.644      ;
; 1.907 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.463      ; 3.644      ;
; 1.931 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.659      ;
; 1.933 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.661      ;
; 1.955 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[4]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.007      ; 2.114      ;
; 1.957 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.454      ; 3.685      ;
; 1.961 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; -0.500       ; 1.458      ; 3.193      ;
; 1.967 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[5]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.005      ; 2.124      ;
; 1.985 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.444      ; 3.703      ;
; 1.989 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[1]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.009      ; 2.150      ;
; 1.991 ; RegisterFile:register_file|R1[0]                                                                                    ; PC:pc|PC[0]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.003      ; 2.146      ;
; 1.992 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[3]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.009      ; 2.153      ;
; 1.994 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.459      ; 3.727      ;
; 1.997 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.445      ; 3.716      ;
; 2.002 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 1.458      ; 3.734      ;
; 2.018 ; RegisterFile:register_file|R3[0]                                                                                    ; PC:pc|PC[7]                      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz ; 0.000        ; 0.005      ; 2.175      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0clkctrl|outclk        ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|combout              ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datad                ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|combout ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|combout ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|inclk[0]      ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0clkctrl|outclk        ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|combout              ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datac                ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~0|datac                ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datad   ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datad   ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideNor0~5|combout  ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideNor0~5|combout  ;
; -0.227 ; -0.227       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datab   ;
; -0.227 ; -0.227       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datab   ;
; -0.227 ; -0.227       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -0.227 ; -0.227       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~4|combout  ;
; -0.100 ; -0.100       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~0|combout ;
; -0.100 ; -0.100       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~0|combout ;
; -0.100 ; -0.100       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|datab   ;
; -0.100 ; -0.100       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector3~1|datab   ;
; -0.072 ; -0.072       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.072 ; -0.072       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~0|datad                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_frequency:clk_2hz|Clk_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_2hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                 ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.402 ; 4.402 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.058 ; 4.058 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.331 ; 4.331 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.338 ; 4.338 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.277 ; 4.277 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.100 ; 4.100 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 8.774 ; 8.774 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 8.610 ; 8.610 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 8.774 ; 8.774 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 8.190 ; 8.190 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.385 ; 7.385 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 8.676 ; 8.676 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 8.305 ; 8.305 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.970 ; 6.970 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.806 ; 6.806 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.970 ; 6.970 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.386 ; 6.386 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.581 ; 5.581 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.872 ; 6.872 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.501 ; 6.501 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.970 ; 6.970 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.806 ; 6.806 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.970 ; 6.970 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.386 ; 6.386 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.581 ; 5.581 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.872 ; 6.872 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.501 ; 6.501 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.058 ; 4.058 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.402 ; 4.402 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.058 ; 4.058 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.331 ; 4.331 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.338 ; 4.338 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.277 ; 4.277 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.100 ; 4.100 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 7.064 ; 7.064 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.759 ; 7.759 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 7.767 ; 7.767 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.322 ; 7.322 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.151 ; 7.151 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.356 ; 7.356 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 7.064 ; 7.064 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.955 ; 5.955 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.963 ; 5.963 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.518 ; 5.518 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.347 ; 5.347 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.955 ; 5.955 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.963 ; 5.963 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.518 ; 5.518 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.347 ; 5.347 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -11.712   ; -5.331  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                            ; -8.860    ; -2.533  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.306    ; -5.331  ; N/A      ; N/A     ; -1.762              ;
;  divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -11.712   ; 0.792   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                      ; -1024.398 ; -42.939 ; 0.0      ; 0.0     ; -468.266            ;
;  CLOCK_50                                                                                                            ; -306.374  ; -2.533  ; N/A      ; N/A     ; -224.916            ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -38.904   ; -40.406 ; N/A      ; N/A     ; -179.350            ;
;  divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; -679.120  ; 0.000   ; N/A      ; N/A     ; -64.000             ;
+----------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.039  ; 8.039  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 7.277  ; 7.277  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 7.843  ; 7.843  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 7.854  ; 7.854  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 8.257  ; 8.257  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.757  ; 7.757  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 7.871  ; 7.871  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 7.336  ; 7.336  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 7.303  ; 7.303  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.890  ; 7.890  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 16.711 ; 16.711 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 16.015 ; 16.015 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 16.711 ; 16.711 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 15.347 ; 15.347 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 13.600 ; 13.600 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 16.552 ; 16.552 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 15.665 ; 15.665 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.701 ; 12.701 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.033 ; 12.033 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.286 ; 10.286 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.238 ; 13.238 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.351 ; 12.351 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.701 ; 12.701 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.397 ; 13.397 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.033 ; 12.033 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.286 ; 10.286 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.238 ; 13.238 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.351 ; 12.351 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 3.770  ;        ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;        ; 3.770  ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.058 ; 4.058 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.402 ; 4.402 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.058 ; 4.058 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.331 ; 4.331 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.338 ; 4.338 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.277 ; 4.277 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.100 ; 4.100 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 7.064 ; 7.064 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.759 ; 7.759 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 7.767 ; 7.767 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.322 ; 7.322 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.151 ; 7.151 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.356 ; 7.356 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 7.064 ; 7.064 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.955 ; 5.955 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.963 ; 5.963 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.518 ; 5.518 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.347 ; 5.347 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.955 ; 5.955 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.963 ; 5.963 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.518 ; 5.518 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.347 ; 5.347 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.552 ; 5.552 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.260 ; 5.260 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 2.021 ;       ; Rise       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;       ; 2.021 ; Fall       ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2612     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 619608   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 11056    ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 59999    ; 59999    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 118272   ; 0        ; 118272   ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10536    ; 10536    ; 10536    ; 10536    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2612     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 619608   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 11056    ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; 59999    ; 59999    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 118272   ; 0        ; 118272   ; 0        ;
; divide_frequency:clk_2hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10536    ; 10536    ; 10536    ; 10536    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 01 09:00:23 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name divide_frequency:clk_2hz|Clk_1Hz divide_frequency:clk_2hz|Clk_1Hz
    Info (332105): create_clock -period 1.000 -name RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.712      -679.120 divide_frequency:clk_2hz|Clk_1Hz 
    Info (332119):    -8.860      -306.374 CLOCK_50 
    Info (332119):    -5.306       -38.904 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -5.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.331       -40.406 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.533        -2.533 CLOCK_50 
    Info (332119):     1.356         0.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.762      -179.350 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -64.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.358      -315.683 divide_frequency:clk_2hz|Clk_1Hz 
    Info (332119):    -4.110      -107.754 CLOCK_50 
    Info (332119):    -2.143       -15.416 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.900       -21.557 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.578        -1.578 CLOCK_50 
    Info (332119):     0.792         0.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.507       -37.884 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -64.000 divide_frequency:clk_2hz|Clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Thu Dec 01 09:00:25 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


