module and_32bit(output [31:0] out , input [31:0] a , input [31:0] b);
	and_16bit(out[15:0] , a[15:0] , b[15:0]);
	and_16bit(out[31:16] , a[31:16]);
endmodule 