Resource Usage Summary report for simplified_sha256
Wed Nov 27 07:43:19 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                              ;
+-----------------------------------------------------------------------------------+------------------------+
; Resource                                                                          ; Usage                  ;
+-----------------------------------------------------------------------------------+------------------------+
; ALUTs Used                                                                        ; 1,810 / 36,100 ( 5 % ) ;
;     -- Combinational ALUTs                                                        ; 1,810 / 36,100 ( 5 % ) ;
;     -- Memory ALUTs                                                               ; 0 / 18,050 ( 0 % )     ;
;     -- LUT_REGs                                                                   ; 0 / 36,100 ( 0 % )     ;
; Dedicated logic registers                                                         ; 1,759 / 36,100 ( 5 % ) ;
;                                                                                   ;                        ;
; Combinational ALUT usage by number of inputs                                      ;                        ;
;     -- 7 input functions                                                          ; 0                      ;
;     -- 6 input functions                                                          ; 266                    ;
;     -- 5 input functions                                                          ; 127                    ;
;     -- 4 input functions                                                          ; 6                      ;
;     -- <=3 input functions                                                        ; 1411                   ;
;                                                                                   ;                        ;
; Combinational ALUTs by mode                                                       ;                        ;
;     -- normal mode                                                                ; 1289                   ;
;     -- extended LUT mode                                                          ; 0                      ;
;     -- arithmetic mode                                                            ; 393                    ;
;     -- shared arithmetic mode                                                     ; 128                    ;
;                                                                                   ;                        ;
; Logic utilization                                                                 ; 2,721 / 36,100 ( 8 % ) ;
;     -- Difficulty Clustering Design                                               ; Low                    ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 2466                   ;
;         -- Combinational with no register                                         ; 707                    ;
;         -- Register only                                                          ; 656                    ;
;         -- Combinational with a register                                          ; 1103                   ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -33                    ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 288                    ;
;         -- Unavailable due to Memory LAB use                                      ; 0                      ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 0                      ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 239                    ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 0                      ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 44                     ;
;         -- Unavailable due to LAB input limits                                    ; 5                      ;
;                                                                                   ;                        ;
; Total registers*                                                                  ; 1759                   ;
;     -- Dedicated logic registers                                                  ; 1,759 / 36,100 ( 5 % ) ;
;     -- I/O registers                                                              ; 0 / 912 ( 0 % )        ;
;     -- LUT_REGs                                                                   ; 0                      ;
;                                                                                   ;                        ;
; ALMs:  partially or completely used                                               ; 1,456 / 18,050 ( 8 % ) ;
;                                                                                   ;                        ;
; Total LABs:  partially or completely used                                         ; 160 / 1,805 ( 9 % )    ;
;     -- Logic LABs                                                                 ; 160 / 160 ( 100 % )    ;
;     -- Memory LABs                                                                ; 0 / 160 ( 0 % )        ;
;                                                                                   ;                        ;
; Virtual pins                                                                      ; 0                      ;
; I/O pins                                                                          ; 118 / 176 ( 67 % )     ;
;     -- Clock pins                                                                 ; 1 / 8 ( 13 % )         ;
;     -- Dedicated input pins                                                       ; 0 / 20 ( 0 % )         ;
;                                                                                   ;                        ;
; M9K blocks                                                                        ; 0 / 319 ( 0 % )        ;
; Total MLAB memory bits                                                            ; 0                      ;
; Total block memory bits                                                           ; 0 / 2,939,904 ( 0 % )  ;
; Total block memory implementation bits                                            ; 0 / 2,939,904 ( 0 % )  ;
; DSP block 18-bit elements                                                         ; 0 / 232 ( 0 % )        ;
; PLLs                                                                              ; 0 / 4 ( 0 % )          ;
; Global signals                                                                    ; 2                      ;
;     -- Global clocks                                                              ; 2 / 16 ( 13 % )        ;
;     -- Quadrant clocks                                                            ; 0 / 48 ( 0 % )         ;
;     -- Periphery clocks                                                           ; 0 / 50 ( 0 % )         ;
; SERDES receivers                                                                  ; 0 / 8 ( 0 % )          ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )          ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                                                                 ; 0 / 1 ( 0 % )          ;
; GXB Receiver channel PCSs                                                         ; 0 / 4 ( 0 % )          ;
; GXB Receiver channel PMAs                                                         ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PCSs                                                      ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PMAs                                                      ; 0 / 4 ( 0 % )          ;
; HSSI CMU PLLs                                                                     ; 0 / 2 ( 0 % )          ;
; Impedance control blocks                                                          ; 0 / 3 ( 0 % )          ;
; Average interconnect usage (total/H/V)                                            ; 1.5% / 1.4% / 1.7%     ;
; Peak interconnect usage (total/H/V)                                               ; 18.5% / 19.4% / 17.0%  ;
; Maximum fan-out                                                                   ; 1759                   ;
; Highest non-global fan-out                                                        ; 914                    ;
; Total fan-out                                                                     ; 13006                  ;
; Average fan-out                                                                   ; 3.15                   ;
+-----------------------------------------------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



