{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636900202524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636900202524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 22:30:02 2021 " "Processing started: Sun Nov 14 22:30:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636900202524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900202524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGB_Ex -c RGB_Ex " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_Ex -c RGB_Ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900202524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636900202836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636900202836 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Dual_Config.qsys " "Elaborating Platform Designer system entity \"Dual_Config.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900208930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:11 Progress: Loading DEV/Dual_Config.qsys " "2021.11.14.22:30:11 Progress: Loading DEV/Dual_Config.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900211780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:12 Progress: Reading input file " "2021.11.14.22:30:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900212314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:12 Progress: Adding Dual_Config \[altera_dual_boot 20.1\] " "2021.11.14.22:30:12 Progress: Adding Dual_Config \[altera_dual_boot 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900212352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:12 Progress: Parameterizing module Dual_Config " "2021.11.14.22:30:12 Progress: Parameterizing module Dual_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.11.14.22:30:13 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Parameterizing module clk_0 " "2021.11.14.22:30:13 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Building connections " "2021.11.14.22:30:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Parameterizing connections " "2021.11.14.22:30:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Validating " "2021.11.14.22:30:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.11.14.22:30:13 Progress: Done reading input file " "2021.11.14.22:30:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213113 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dual_Config.Dual_Config: Dual_Config.avalon must be connected to an Avalon-MM master " "Dual_Config.Dual_Config: Dual_Config.avalon must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900213584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: Generating Dual_Config \"Dual_Config\" for QUARTUS_SYNTH " "Dual_Config: Generating Dual_Config \"Dual_Config\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900214097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: generating top-level entity altera_dual_boot " "Dual_Config: generating top-level entity altera_dual_boot" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900214985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: \"Dual_Config\" instantiated altera_dual_boot \"Dual_Config\" " "Dual_Config: \"Dual_Config\" instantiated altera_dual_boot \"Dual_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900214989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Dual_Config\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Dual_Config\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900214995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dual_Config: Done \"Dual_Config\" with 3 modules, 7 files " "Dual_Config: Done \"Dual_Config\" with 3 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900214996 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Dual_Config.qsys " "Finished elaborating Platform Designer system entity \"Dual_Config.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/timeplues.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/timeplues.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimePlues " "Found entity 1: TimePlues" {  } { { "../RTL/TimePlues.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/rgb_ex_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_ex_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Ex_Top " "Found entity 1: RGB_Ex_Top" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/rgb_data_tram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/rgb_data_tram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Data_tram " "Found entity 1: RGB_Data_tram" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divider_Clock.v(73) " "Verilog HDL information at Divider_Clock.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636900215707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/rtl/divider_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/rtl/divider_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider_Clock " "Found entity 1: Divider_Clock" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/quartus/t-core/project/rgb_ex/ip/pll_20mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/quartus/t-core/project/rgb_ex/ip/pll_20mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_20MHz " "Found entity 1: Pll_20MHz" {  } { { "../IP/Pll_20MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/dual_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/dual_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Config " "Found entity 1: Dual_Config" {  } { { "db/ip/dual_config/dual_config.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "db/ip/dual_config/submodules/altera_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/dual_config/submodules/altera_reset_synchronizer.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900215921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900215921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cResetOrReload TimePlues.v(18) " "Verilog HDL Implicit Net warning at TimePlues.v(18): created implicit net for \"cResetOrReload\"" {  } { { "../RTL/TimePlues.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/TimePlues.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RET_Statue RGB_Data_tram.v(59) " "Verilog HDL Implicit Net warning at RGB_Data_tram.v(59): created implicit net for \"RET_Statue\"" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215922 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(34) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(34): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636900215923 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(36) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(36): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636900215923 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(37) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(37): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636900215924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(38) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(38): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636900215924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Divider_Clock Divider_Clock.v(39) " "Verilog HDL Parameter Declaration warning at Divider_Clock.v(39): Parameter Declaration in module \"Divider_Clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1636900215924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGB_Ex_Top " "Elaborating entity \"RGB_Ex_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636900215953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(99) " "Verilog HDL assignment warning at RGB_Ex_Top.v(99): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215958 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(109) " "Verilog HDL assignment warning at RGB_Ex_Top.v(109): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215959 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RGB_Ex_Top.v(118) " "Verilog HDL assignment warning at RGB_Ex_Top.v(118): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215960 "|RGB_Ex_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TMD_D\[7..1\] RGB_Ex_Top.v(6) " "Output port \"TMD_D\[7..1\]\" at RGB_Ex_Top.v(6) has no driver" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1636900215964 "|RGB_Ex_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Data_tram RGB_Data_tram:u_RGB_Data_tram " "Elaborating entity \"RGB_Data_tram\" for hierarchy \"RGB_Data_tram:u_RGB_Data_tram\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_RGB_Data_tram" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TimeEN_DLY RGB_Data_tram.v(44) " "Verilog HDL or VHDL warning at RGB_Data_tram.v(44): object \"TimeEN_DLY\" assigned a value but never read" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636900215982 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(126) " "Verilog HDL assignment warning at RGB_Data_tram.v(126): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215983 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(130) " "Verilog HDL assignment warning at RGB_Data_tram.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215983 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(134) " "Verilog HDL assignment warning at RGB_Data_tram.v(134): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215983 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(148) " "Verilog HDL assignment warning at RGB_Data_tram.v(148): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215983 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RGB_Data_tram.v(170) " "Verilog HDL assignment warning at RGB_Data_tram.v(170): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215983 "|RGB_Ex_Top|RGB_Data_tram:u_RGB_Data_tram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimePlues RGB_Data_tram:u_RGB_Data_tram\|TimePlues:u_TimePlues " "Elaborating entity \"TimePlues\" for hierarchy \"RGB_Data_tram:u_RGB_Data_tram\|TimePlues:u_TimePlues\"" {  } { { "../RTL/RGB_Data_tram.v" "u_TimePlues" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Clock Divider_Clock:u_Divider_Clock " "Elaborating entity \"Divider_Clock\" for hierarchy \"Divider_Clock:u_Divider_Clock\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Divider_Clock" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900215994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Divider_Clock.v(84) " "Verilog HDL assignment warning at Divider_Clock.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215998 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Divider_Clock.v(89) " "Verilog HDL assignment warning at Divider_Clock.v(89): truncated value with size 32 to match size of target (19)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215998 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Divider_Clock.v(94) " "Verilog HDL assignment warning at Divider_Clock.v(94): truncated value with size 32 to match size of target (25)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215998 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Divider_Clock.v(99) " "Verilog HDL assignment warning at Divider_Clock.v(99): truncated value with size 32 to match size of target (27)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215998 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Divider_Clock.v(114) " "Verilog HDL assignment warning at Divider_Clock.v(114): truncated value with size 32 to match size of target (13)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215999 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Divider_Clock.v(121) " "Verilog HDL assignment warning at Divider_Clock.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636900215999 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Counter_C_2 Divider_Clock.v(103) " "Verilog HDL Always Construct warning at Divider_Clock.v(103): inferring latch(es) for variable \"Counter_C_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636900215999 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[0\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[0\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[1\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[1\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[2\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[2\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[3\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[3\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[4\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[4\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[5\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[5\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[6\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[6\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[7\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[7\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[8\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[8\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[9\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[9\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[10\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[10\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[11\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[11\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[12\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[12\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[13\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[13\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[14\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[14\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[15\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[15\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[16\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[16\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[17\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[17\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[18\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[18\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[19\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[19\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216002 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[20\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[20\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[21\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[21\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[22\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[22\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[23\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[23\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[24\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[24\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_C_2\[25\] Divider_Clock.v(103) " "Inferred latch for \"Counter_C_2\[25\]\" at Divider_Clock.v(103)" {  } { { "../RTL/Divider_Clock.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/Divider_Clock.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216003 "|RGB_Ex_Top|Divider_Clock:u_Divider_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_20MHz Pll_20MHz:u_Pll_20MHz " "Elaborating entity \"Pll_20MHz\" for hierarchy \"Pll_20MHz:u_Pll_20MHz\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Pll_20MHz" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\"" {  } { { "../IP/Pll_20MHz.v" "altpll_component" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\"" {  } { { "../IP/Pll_20MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component " "Instantiated megafunction \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll_20MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll_20MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216067 ""}  } { { "../IP/Pll_20MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636900216067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_20mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_20mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_20MHz_altpll " "Found entity 1: Pll_20MHz_altpll" {  } { { "db/pll_20mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_20mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900216110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_20MHz_altpll Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated " "Elaborating entity \"Pll_20MHz_altpll\" for hierarchy \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Config Dual_Config:u_Dual_Config " "Elaborating entity \"Dual_Config\" for hierarchy \"Dual_Config:u_Dual_Config\"" {  } { { "../RTL/RGB_Ex_Top.v" "u_Dual_Config" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config " "Elaborating entity \"altera_dual_boot\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\"" {  } { { "db/ip/dual_config/dual_config.v" "dual_config" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "db/ip/dual_config/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216365 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636900216365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216376 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636900216376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "counter" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636900216429 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636900216429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636900216472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900216472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/dual_config/dual_config.v" "rst_controller" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/dual_config.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Dual_Config:u_Dual_Config\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/dual_config/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900216491 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636900217108 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/RGB_Data_tram.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Data_tram.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636900217122 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636900217122 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[1\] GND " "Pin \"TMD_D\[1\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[2\] GND " "Pin \"TMD_D\[2\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[3\] GND " "Pin \"TMD_D\[3\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[4\] GND " "Pin \"TMD_D\[4\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[5\] GND " "Pin \"TMD_D\[5\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[6\] GND " "Pin \"TMD_D\[6\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TMD_D\[7\] GND " "Pin \"TMD_D\[7\]\" is stuck at GND" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636900217179 "|RGB_Ex_Top|TMD_D[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636900217179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636900217264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636900217730 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1636900217734 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1636900217734 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LED0_Blink 76 " "Ignored 76 assignments for entity \"LED0_Blink\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900217743 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1636900217743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg " "Generated suppressed messages file E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900217857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636900218220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636900218220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636900218261 "|RGB_Ex_Top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636900218261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636900218261 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636900218261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636900218261 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636900218261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636900218261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636900218281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 22:30:18 2021 " "Processing ended: Sun Nov 14 22:30:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636900218281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636900218281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636900218281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636900218281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636900219527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636900219527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 22:30:19 2021 " "Processing started: Sun Nov 14 22:30:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636900219527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636900219527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RGB_Ex -c RGB_Ex " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RGB_Ex -c RGB_Ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636900219527 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636900219595 ""}
{ "Info" "0" "" "Project  = RGB_Ex" {  } {  } 0 0 "Project  = RGB_Ex" 0 0 "Fitter" 0 0 1636900219595 ""}
{ "Info" "0" "" "Revision = RGB_Ex" {  } {  } 0 0 "Revision = RGB_Ex" 0 0 "Fitter" 0 0 1636900219596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636900219672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636900219673 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RGB_Ex 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"RGB_Ex\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636900219680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636900219722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636900219722 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_20mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_20mhz_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636900219792 ""}  } { { "db/pll_20mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_20mhz_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636900219792 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636900219923 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636900219928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636900219992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636900219992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636900219995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636900219995 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636900219995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636900219995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636900219995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636900219996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636900219996 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636900220620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636900220622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636900220622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1636900220623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636900220626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636900220626 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636900220626 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636900220650 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636900220650 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636900220650 ""}  } { { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636900220650 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636900220651 ""}  } { { "db/pll_20mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_20mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636900220651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636900220651 ""}  } { { "db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/ip/dual_config/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Config:u_Dual_Config\|altera_dual_boot:dual_config\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636900220651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636900220999 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636900221000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636900221000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636900221000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636900221001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636900221002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636900221002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636900221003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636900221003 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636900221003 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636900221003 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|pll1 clk\[0\] TMD_D\[0\]~output " "PLL \"Pll_20MHz:u_Pll_20MHz\|altpll:altpll_component\|Pll_20MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TMD_D\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_20mhz_altpll.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/db/pll_20mhz_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../IP/Pll_20MHz.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/IP/Pll_20MHz.v" 100 0 0 } } { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 167 0 0 } } { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1636900221036 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_LED_RGB_D " "Node \"EX_LED_RGB_D\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_LED_RGB_D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_CE_n " "Node \"QSPI_FLASH_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_DATA\[0\] " "Node \"QSPI_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_DATA\[1\] " "Node \"QSPI_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_DATA\[2\] " "Node \"QSPI_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_DATA\[3\] " "Node \"QSPI_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_FLASH_SCLK " "Node \"QSPI_FLASH_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_FLASH_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RISCV_JTAG_TCK " "Node \"RISCV_JTAG_TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RISCV_JTAG_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RISCV_JTAG_TDI " "Node \"RISCV_JTAG_TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RISCV_JTAG_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RISCV_JTAG_TDO " "Node \"RISCV_JTAG_TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RISCV_JTAG_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RISCV_JTAG_TMS " "Node \"RISCV_JTAG_TMS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RISCV_JTAG_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1636900221065 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1636900221065 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636900221067 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636900221069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636900222189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636900222276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636900222300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636900222784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636900222784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636900223219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636900224522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636900224522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636900224659 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636900224659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636900224659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636900224662 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636900224827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636900224837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636900225112 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636900225112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636900225441 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636900225856 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636900226108 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL AA9 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636900226114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL AB9 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636900226114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "../RTL/RGB_Ex_Top.v" "" { Text "E:/Project/Quartus/T-core/project/RGB_Ex/RTL/RGB_Ex_Top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636900226114 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636900226114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.fit.smsg " "Generated suppressed messages file E:/Project/Quartus/T-core/project/RGB_Ex/DEV/output_files/RGB_Ex.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636900226160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6238 " "Peak virtual memory: 6238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636900226554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 22:30:26 2021 " "Processing ended: Sun Nov 14 22:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636900226554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636900226554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636900226554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636900226554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636900227577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636900227578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 22:30:27 2021 " "Processing started: Sun Nov 14 22:30:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636900227578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636900227578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RGB_Ex -c RGB_Ex " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RGB_Ex -c RGB_Ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636900227578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636900227799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636900229418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636900229539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636900230273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 22:30:30 2021 " "Processing ended: Sun Nov 14 22:30:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636900230273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636900230273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636900230273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636900230273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636900230879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636900231358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636900231358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 22:30:31 2021 " "Processing started: Sun Nov 14 22:30:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636900231358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636900231358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RGB_Ex -c RGB_Ex " "Command: quartus_sta RGB_Ex -c RGB_Ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636900231358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636900231424 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LED0_Blink 76 " "Ignored 76 assignments for entity \"LED0_Blink\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EX_LED_RGB_D -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_CE_n -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_DATA\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to QSPI_FLASH_SCLK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TCK -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDI -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TDO -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to RISCV_JTAG_TMS -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[0\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[1\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[2\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[3\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[4\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[5\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[6\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TMD_D\[7\] -entity LED0_Blink was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LED0_Blink -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1636900231452 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1636900231452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636900231530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636900231530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231567 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/project/quartus/t-core/project/rgb_ex/dev/db/ip/dual_config/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636900231793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231796 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 50.000 -waveform \{0.000 25.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 50.000 -waveform \{0.000 25.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636900231796 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_Pll_20MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636900231796 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636900231796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1636900231796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636900231798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636900231798 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636900231798 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636900231804 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1636900231808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.123 " "Worst-case setup slack is 20.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.123               0.000 MAX10_CLK1_50  " "   20.123               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636900231811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.599 " "Worst-case hold slack is -3.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.599              -3.599 MAX10_CLK1_50  " "   -3.599              -3.599 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.121 " "Worst-case recovery slack is 49.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.121               0.000 MAX10_CLK1_50  " "   49.121               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.275 " "Worst-case removal slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 MAX10_CLK1_50  " "    0.275               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.632 " "Worst-case minimum pulse width slack is 24.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.632               0.000 MAX10_CLK1_50  " "   24.632               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900231817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900231817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636900231874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636900231910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636900232227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636900232272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.097 " "Worst-case setup slack is 20.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.097               0.000 MAX10_CLK1_50  " "   20.097               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636900232279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.068 " "Worst-case hold slack is -3.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068              -3.068 MAX10_CLK1_50  " "   -3.068              -3.068 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.173 " "Worst-case recovery slack is 49.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.173               0.000 MAX10_CLK1_50  " "   49.173               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.207 " "Worst-case removal slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 MAX10_CLK1_50  " "    0.207               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.647 " "Worst-case minimum pulse width slack is 24.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.647               0.000 MAX10_CLK1_50  " "   24.647               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232284 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636900232294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636900232434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.593 " "Worst-case setup slack is 22.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.593               0.000 MAX10_CLK1_50  " "   22.593               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636900232437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.752 " "Worst-case hold slack is -1.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752              -1.752 MAX10_CLK1_50  " "   -1.752              -1.752 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.503 " "Worst-case recovery slack is 49.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.503               0.000 MAX10_CLK1_50  " "   49.503               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.119 " "Worst-case removal slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 MAX10_CLK1_50  " "    0.119               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.305 " "Worst-case minimum pulse width slack is 24.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.305               0.000 MAX10_CLK1_50  " "   24.305               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636900232444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636900232444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636900233056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636900233057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 81 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636900233100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 22:30:33 2021 " "Processing ended: Sun Nov 14 22:30:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636900233100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636900233100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636900233100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636900233100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 244 s " "Quartus Prime Full Compilation was successful. 0 errors, 244 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636900233735 ""}
