#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 31 19:33:13 2022
# Process ID: 17432
# Current directory: C:/Vivado_project/RISC_V_mem_rf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19132 C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.xpr
# Log file: C:/Vivado_project/RISC_V_mem_rf/vivado.log
# Journal file: C:/Vivado_project/RISC_V_mem_rf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RISC_V_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\wrapper_RISC_V.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\SE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\RF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.srcs\sources_1\new\mux3x1.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 31 20:57:17 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 31 20:58:10 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 20:58:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 767.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 797.684 ; gain = 30.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 797.684 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 836.406 ; gain = 6.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2458] undeclared symbol arr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 886.082 ; gain = 1.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 31 21:12:30 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 888.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.348 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 890.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 893.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 893.820 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 895.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 949.918 ; gain = 8.219
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 949.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 963.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source RISC_V_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 963.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 963.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 963.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.512 ; gain = 0.566
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.711 ; gain = 0.199
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.441 ; gain = 1.730
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'WE3_rf' [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.441 ; gain = 0.000
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v} 43
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v} -line 43
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 31 22:47:32 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
WARNING: [VRFC 10-3248] data object 'PC' is already declared [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
WARNING: [VRFC 10-3703] second declaration of 'PC' ignored [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
INFO: [VRFC 10-2458] undeclared symbol adr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
WARNING: [VRFC 10-3248] data object 'PC' is already declared [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
WARNING: [VRFC 10-3703] second declaration of 'PC' ignored [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
INFO: [VRFC 10-2458] undeclared symbol adr_im, assumed default net type wire [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
WARNING: [VRFC 10-3248] data object 'PC' is already declared [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
WARNING: [VRFC 10-3703] second declaration of 'PC' ignored [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
WARNING: [VRFC 10-3248] data object 'PC' is already declared [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
WARNING: [VRFC 10-3703] second declaration of 'PC' ignored [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1264.652 ; gain = 0.461
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.730 ; gain = 0.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.730 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.730 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1288.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Oct 31 23:30:35 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.004 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.004 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1311.004 ; gain = 0.000
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v} 22
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 22
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.004 ; gain = 0.000
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v} -line 22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/SE.v" Line 1. Module SE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/mux3x1.v" Line 2. Module mux3x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Nov  1 01:15:57 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.949 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/xsim.dir/RISC_V_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  2 10:46:33 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  2 10:46:33 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1362.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Out is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 310 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Out is xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$stop called at time : 310 ns : File "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov  2 13:22:56 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov  2 13:24:54 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.949 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1362.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.949 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/rf.txt
set_property FILE_TYPE {Memory Initialization Files} [get_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/rf.txt]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov  2 18:43:43 2022] Launched synth_1...
Run output will be captured here: C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/rf.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sim_1/new/RISC_V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v" Line 1. Module RISC_V_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RF.v" Line 1. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/ALU.v" Line 18. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RISC_V_top
Compiling module xil_defaultlib.RISC_V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_V_tb_behav -key {Behavioral:sim_1:Functional:RISC_V_tb} -tclbatch {RISC_V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source RISC_V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1385.934 ; gain = 18.398
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/rf.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_V_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/ram.txt'
INFO: [SIM-utils-43] Exported 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim/rf.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.sim/sim_1/behav/xsim'
"xelab -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c4fd012fab4f4532b2ff94eb4d660d21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_tb_behav xil_defaultlib.RISC_V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.934 ; gain = 0.000
