{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512085537440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512085537441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:45:37 2017 " "Processing started: Thu Nov 30 17:45:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512085537441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512085537441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512085537441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512085538353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_20_floatingpoint_postings/fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file 11_20_floatingpoint_postings/fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08rom.v 1 1 " "Found 1 design units, including 1 entities, in source file s08rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08rom " "Found entity 1: S08rom" {  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08ram.v 1 1 " "Found 1 design units, including 1 entities, in source file s08ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08ram " "Found entity 1: S08ram" {  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldA lda MiniS08.v(12) " "Verilog HDL Declaration information at MiniS08.v(12): object \"ldA\" differs only in case from object \"lda\" in the same scope" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512085538466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/minis08.v 2 2 " "Found 2 design units, including 2 entities, in source file 10_22_postings/minis08.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniS08 " "Found entity 1: MiniS08" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538467 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/sci.v 1 1 " "Found 1 design units, including 1 entities, in source file 10_22_postings/sci.v" { { "Info" "ISGN_ENTITY_NAME" "1 sci " "Found entity 1: sci" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniS08 " "Elaborating entity \"MiniS08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512085538612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MiniS08.v(55) " "Verilog HDL assignment warning at MiniS08.v(55): truncated value with size 32 to match size of target (28)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(69) " "Verilog HDL assignment warning at MiniS08.v(69): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(73) " "Verilog HDL assignment warning at MiniS08.v(73): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MiniS08.v(87) " "Verilog HDL assignment warning at MiniS08.v(87): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(131) " "Verilog HDL assignment warning at MiniS08.v(131): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(135) " "Verilog HDL assignment warning at MiniS08.v(135): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MiniS08.v(140) " "Verilog HDL assignment warning at MiniS08.v(140): truncated value with size 32 to match size of target (8)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538628 "|MiniS08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:A2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:A2\"" {  } { { "10_22_Postings/MiniS08.v" "A2" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MiniS08.v(276) " "Verilog HDL assignment warning at MiniS08.v(276): truncated value with size 32 to match size of target (7)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538638 "|MiniS08|sevenseg:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sci sci:S08sci " "Elaborating entity \"sci\" for hierarchy \"sci:S08sci\"" {  } { { "10_22_Postings/MiniS08.v" "S08sci" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sci.v(27) " "Verilog HDL assignment warning at sci.v(27): truncated value with size 32 to match size of target (8)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sci.v(33) " "Verilog HDL assignment warning at sci.v(33): truncated value with size 32 to match size of target (13)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(39) " "Verilog HDL assignment warning at sci.v(39): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(40) " "Verilog HDL assignment warning at sci.v(40): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(41) " "Verilog HDL assignment warning at sci.v(41): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(47) " "Verilog HDL assignment warning at sci.v(47): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538680 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(49) " "Verilog HDL assignment warning at sci.v(49): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538681 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sci.v(57) " "Verilog HDL assignment warning at sci.v(57): truncated value with size 32 to match size of target (4)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538681 "|MiniS08|sci:S08sci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:S08fpu " "Elaborating entity \"FPU\" for hierarchy \"FPU:S08fpu\"" {  } { { "10_22_Postings/MiniS08.v" "S08fpu" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPU.v(27) " "Verilog HDL assignment warning at FPU.v(27): truncated value with size 32 to match size of target (3)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538687 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FPU.v(28) " "Verilog HDL assignment warning at FPU.v(28): truncated value with size 32 to match size of target (2)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538687 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(30) " "Verilog HDL assignment warning at FPU.v(30): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538687 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(31) " "Verilog HDL assignment warning at FPU.v(31): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538687 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(32) " "Verilog HDL assignment warning at FPU.v(32): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538688 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(34) " "Verilog HDL assignment warning at FPU.v(34): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538688 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(35) " "Verilog HDL assignment warning at FPU.v(35): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538688 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(36) " "Verilog HDL assignment warning at FPU.v(36): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538689 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(40) " "Verilog HDL assignment warning at FPU.v(40): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538690 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(69) " "Verilog HDL assignment warning at FPU.v(69): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538690 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPU.v(85) " "Verilog HDL assignment warning at FPU.v(85): truncated value with size 32 to match size of target (10)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538691 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(130) " "Verilog HDL assignment warning at FPU.v(130): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538692 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPU.v(143) " "Verilog HDL assignment warning at FPU.v(143): truncated value with size 32 to match size of target (10)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538693 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPU.v(150) " "Verilog HDL assignment warning at FPU.v(150): truncated value with size 32 to match size of target (25)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538693 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(158) " "Verilog HDL assignment warning at FPU.v(158): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538694 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(162) " "Verilog HDL assignment warning at FPU.v(162): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538694 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(165) " "Verilog HDL assignment warning at FPU.v(165): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085538694 "|MiniS08|FPU:S08fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S08ram S08ram:ram " "Elaborating entity \"S08ram\" for hierarchy \"S08ram:ram\"" {  } { { "10_22_Postings/MiniS08.v" "ram" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S08ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S08ram:ram\|altsyncram:altsyncram_component\"" {  } { { "S08ram.v" "altsyncram_component" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S08ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S08ram:ram\|altsyncram:altsyncram_component\"" {  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085538862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S08ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"S08ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538864 ""}  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512085538864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085538941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085538941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 S08ram:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"S08ram:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S08rom S08rom:rom " "Elaborating entity \"S08rom\" for hierarchy \"S08rom:rom\"" {  } { { "10_22_Postings/MiniS08.v" "rom" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S08rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S08rom:rom\|altsyncram:altsyncram_component\"" {  } { { "S08rom.v" "altsyncram_component" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S08rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S08rom:rom\|altsyncram:altsyncram_component\"" {  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085538986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S08rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"S08rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../11_20_FloatingPoint_Postings/MiniS08FPU.mif " "Parameter \"init_file\" = \"../11_20_FloatingPoint_Postings/MiniS08FPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085538987 ""}  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512085538987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14b1 " "Found entity 1: altsyncram_14b1" {  } { { "db/altsyncram_14b1.tdf" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/db/altsyncram_14b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085539068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085539068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14b1 S08rom:rom\|altsyncram:altsyncram_component\|altsyncram_14b1:auto_generated " "Elaborating entity \"altsyncram_14b1\" for hierarchy \"S08rom:rom\|altsyncram:altsyncram_component\|altsyncram_14b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085539072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512085541578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[19\] GND " "Pin \"addr\[19\]\" is stuck at GND" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512085542237 "|MiniS08|addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugOut GND " "Pin \"debugOut\" is stuck at GND" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512085542237 "|MiniS08|debugOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512085542237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512085543098 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.map.smsg " "Generated suppressed messages file H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512085543249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512085543748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085543748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1296 " "Implemented 1296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512085544002 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512085544002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1214 " "Implemented 1214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512085544002 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512085544002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512085544002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512085544079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:45:44 2017 " "Processing ended: Thu Nov 30 17:45:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512085544079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512085544079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512085544079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512085544079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512085545680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512085545685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:45:45 2017 " "Processing started: Thu Nov 30 17:45:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512085545685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512085545685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512085545686 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512085545755 ""}
{ "Info" "0" "" "Project  = MiniS08" {  } {  } 0 0 "Project  = MiniS08" 0 0 "Fitter" 0 0 1512085545755 ""}
{ "Info" "0" "" "Revision = MiniS08" {  } {  } 0 0 "Revision = MiniS08" 0 0 "Fitter" 0 0 1512085545755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512085546918 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniS08 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MiniS08\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512085547122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512085547152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512085547152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512085547244 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512085547735 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512085547735 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512085547735 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 2348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512085547739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 2349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512085547739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 2350 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512085547739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512085547739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512085547744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniS08.sdc " "Synopsys Design Constraints File file not found: 'MiniS08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512085548024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512085548025 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512085548041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512085548118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S08clk  " "Automatically promoted node S08clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""}  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S08clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512085548118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sci:S08sci\|baudgen\[10\]  " "Automatically promoted node sci:S08sci\|baudgen\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Add0~20 " "Destination node sci:S08sci\|Add0~20" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Add0~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Add1~18 " "Destination node sci:S08sci\|Add1~18" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Add1~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1518 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Equal4~3 " "Destination node sci:S08sci\|Equal4~3" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Equal4~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512085548118 ""}  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512085548118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sci:S08sci\|baudgen\[12\]  " "Automatically promoted node sci:S08sci\|baudgen\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512085548119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Add0~24 " "Destination node sci:S08sci\|Add0~24" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Add0~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Add1~22 " "Destination node sci:S08sci\|Add1~22" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Add1~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sci:S08sci\|Equal4~3 " "Destination node sci:S08sci\|Equal4~3" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|Equal4~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 1527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512085548119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512085548119 ""}  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sci:S08sci|baudgen[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512085548119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512085548269 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512085548271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512085548272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512085548275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512085548278 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512085548280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512085548281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512085548284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512085548345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512085548349 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512085548349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512085548385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512085549202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512085549558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512085549572 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512085551965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512085551966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512085552156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "H:/ECE 643/MiniS08/MiniS08_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512085553581 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512085553581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512085555568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512085555572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512085555572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512085555607 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512085555613 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkdisp 0 " "Pin \"clkdisp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[4\] 0 " "Pin \"addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[5\] 0 " "Pin \"addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[6\] 0 " "Pin \"addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[7\] 0 " "Pin \"addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[8\] 0 " "Pin \"addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[9\] 0 " "Pin \"addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[10\] 0 " "Pin \"addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[11\] 0 " "Pin \"addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[12\] 0 " "Pin \"addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[13\] 0 " "Pin \"addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[14\] 0 " "Pin \"addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[15\] 0 " "Pin \"addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[16\] 0 " "Pin \"addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[17\] 0 " "Pin \"addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[18\] 0 " "Pin \"addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[19\] 0 " "Pin \"addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[20\] 0 " "Pin \"addr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[0\] 0 " "Pin \"IRout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[1\] 0 " "Pin \"IRout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[2\] 0 " "Pin \"IRout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[3\] 0 " "Pin \"IRout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[4\] 0 " "Pin \"IRout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[5\] 0 " "Pin \"IRout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[6\] 0 " "Pin \"IRout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[7\] 0 " "Pin \"IRout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[8\] 0 " "Pin \"IRout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[9\] 0 " "Pin \"IRout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[10\] 0 " "Pin \"IRout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[11\] 0 " "Pin \"IRout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[12\] 0 " "Pin \"IRout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRout\[13\] 0 " "Pin \"IRout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debugOut 0 " "Pin \"debugOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512085555643 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512085555643 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512085555799 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512085555865 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512085556046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512085556373 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512085556391 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512085556489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.fit.smsg " "Generated suppressed messages file H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512085556651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1231 " "Peak virtual memory: 1231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512085559559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:45:59 2017 " "Processing ended: Thu Nov 30 17:45:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512085559559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512085559559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512085559559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512085559559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512085561553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512085561555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:46:01 2017 " "Processing started: Thu Nov 30 17:46:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512085561555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512085561555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512085561555 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512085562841 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512085562904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512085575439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:46:15 2017 " "Processing ended: Thu Nov 30 17:46:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512085575439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512085575439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512085575439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512085575439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512085576245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512085576839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512085576844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:46:16 2017 " "Processing started: Thu Nov 30 17:46:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512085576844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512085576844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniS08 -c MiniS08 " "Command: quartus_sta MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512085576845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512085576918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512085577126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512085577158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512085577159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniS08.sdc " "Synopsys Design Constraints File file not found: 'MiniS08.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512085577409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512085577410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S08clk S08clk " "create_clock -period 1.000 -name S08clk S08clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sci:S08sci\|baudgen\[10\] sci:S08sci\|baudgen\[10\] " "create_clock -period 1.000 -name sci:S08sci\|baudgen\[10\] sci:S08sci\|baudgen\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577415 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sci:S08sci\|baudgen\[12\] sci:S08sci\|baudgen\[12\] " "create_clock -period 1.000 -name sci:S08sci\|baudgen\[12\] sci:S08sci\|baudgen\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577415 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577415 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512085577427 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512085577497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512085577535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.589 " "Worst-case setup slack is -15.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.589      -703.253 S08clk  " "  -15.589      -703.253 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.507     -3223.464 clk50  " "  -13.507     -3223.464 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758       -18.159 sci:S08sci\|baudgen\[10\]  " "   -1.758       -18.159 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781        -8.054 sci:S08sci\|baudgen\[12\]  " "   -0.781        -8.054 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085577577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.003 " "Worst-case hold slack is -2.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003        -5.946 clk50  " "   -2.003        -5.946 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 S08clk  " "    0.391         0.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sci:S08sci\|baudgen\[10\]  " "    0.391         0.000 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sci:S08sci\|baudgen\[12\]  " "    0.391         0.000 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085577605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512085577628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512085577648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -495.300 clk50  " "   -2.000      -495.300 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -60.000 S08clk  " "   -0.500       -60.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -14.000 sci:S08sci\|baudgen\[10\]  " "   -0.500       -14.000 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 sci:S08sci\|baudgen\[12\]  " "   -0.500       -13.000 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085577676 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512085578089 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512085578091 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512085578166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.230 " "Worst-case setup slack is -6.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.230      -278.332 S08clk  " "   -6.230      -278.332 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392     -1221.260 clk50  " "   -5.392     -1221.260 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -1.979 sci:S08sci\|baudgen\[10\]  " "   -0.339        -1.979 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088         0.000 sci:S08sci\|baudgen\[12\]  " "    0.088         0.000 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085578189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.394 " "Worst-case hold slack is -1.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394        -5.070 clk50  " "   -1.394        -5.070 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 S08clk  " "    0.215         0.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sci:S08sci\|baudgen\[10\]  " "    0.215         0.000 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sci:S08sci\|baudgen\[12\]  " "    0.215         0.000 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085578224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512085578248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512085578272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -495.300 clk50  " "   -2.000      -495.300 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -60.000 S08clk  " "   -0.500       -60.000 S08clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -14.000 sci:S08sci\|baudgen\[10\]  " "   -0.500       -14.000 sci:S08sci\|baudgen\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -13.000 sci:S08sci\|baudgen\[12\]  " "   -0.500       -13.000 sci:S08sci\|baudgen\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512085578298 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512085578723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512085578839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512085578841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512085579151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:46:19 2017 " "Processing ended: Thu Nov 30 17:46:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512085579151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512085579151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512085579151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512085579151 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512085581195 ""}
