Analysis & Synthesis report for ex14
Fri Dec 08 14:40:37 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec 08 14:40:37 2017               ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name               ; ex14                                            ;
; Top-level Entity Name       ; ex14_top                                        ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex14_top           ; ex14               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Dec 08 14:40:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex14 -c ex14
Warning (125092): Tcl Script File ??????/ROM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ??????/ROM.qip
Warning (125092): Tcl Script File ROM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROM.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file ??????/ROM_bb.v is missing
Warning (12019): Can't analyze file -- file ??????/ROM.v is missing
Warning (12019): Can't analyze file -- file ../part_4/ex16/ex16_proto/ex16_proto/multiply_k.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ex14_top.v
    Info (12023): Found entity 1: ex14_top File: H:/VERI/part_3/ex14/ex14_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac&adc_v3/spi2dac_v3.v
    Info (12023): Found entity 1: spi2dac_v3 File: H:/VERI/part_3/ex14/spi2dac&adc_v3/spi2dac_v3.v Line: 9
Warning (12019): Can't analyze file -- file ex11/pwm.v is missing
Warning (12019): Can't analyze file -- file ../part_2/mylib/hex_to_7seg.v is missing
Warning (12019): Can't analyze file -- file ../part_2/mylib/bin2bcd_16.v is missing
Warning (12019): Can't analyze file -- file ../part_2/mylib/add3_ge5.v is missing
Warning (12019): Can't analyze file -- file ex10/div_by_5000.v is missing
Warning (10236): Verilog HDL Implicit Net warning at ex14_top.v(33): created implicit net for "DAC_scK" File: H:/VERI/part_3/ex14/ex14_top.v Line: 33
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(37): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 37
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(39): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(41): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(42): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(43): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 43
Critical Warning (10846): Verilog HDL Instantiation warning at ex14_top.v(44): instance has no name File: H:/VERI/part_3/ex14/ex14_top.v Line: 44
Info (12127): Elaborating entity "ex14_top" for the top level hierarchy
Warning (10034): Output port "DAC_SCK" at ex14_top.v(7) has no driver File: H:/VERI/part_3/ex14/ex14_top.v Line: 7
Info (12128): Elaborating entity "spi2dac_v3" for hierarchy "spi2dac_v3:spidac1" File: H:/VERI/part_3/ex14/ex14_top.v Line: 33
Error (12006): Node instance "div1" instantiates undefined entity "div_5000". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 29
Error (12006): Node instance "rom1" instantiates undefined entity "ROM". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 31
Error (12006): Node instance "pwm1" instantiates undefined entity "pwm". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 35
Error (12006): Node instance "comb_4" instantiates undefined entity "multiply_k". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 37
Error (12006): Node instance "comb_5" instantiates undefined entity "bin2bcd_16". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 39
Error (12006): Node instance "comb_6" instantiates undefined entity "hex_to_7seg". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 41
Error (12006): Node instance "comb_7" instantiates undefined entity "hex_to_7seg". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 42
Error (12006): Node instance "comb_8" instantiates undefined entity "hex_to_7seg". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 43
Error (12006): Node instance "comb_9" instantiates undefined entity "hex_to_7seg". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: H:/VERI/part_3/ex14/ex14_top.v Line: 44
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 19 warnings
    Error: Peak virtual memory: 833 megabytes
    Error: Processing ended: Fri Dec 08 14:40:38 2017
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:21


