Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 10 10:19:08 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (145)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (145)
---------------------------------
 There are 145 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.426    -1725.473                     71                 1625        0.088        0.000                      0                 1625        2.100        0.000                       0                   581  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -29.426    -1725.473                     71                 1610        0.088        0.000                      0                 1610        2.100        0.000                       0                   577  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.825        0.000                      0                   15        0.385        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           71  Failing Endpoints,  Worst Slack      -29.426ns,  Total Violation    -1725.473ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.426ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.223ns  (logic 23.158ns (67.667%)  route 11.065ns (32.333%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.446    31.367    adjustable_clock/clear
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.402     2.721    adjustable_clock/CLK_OUT1
    SLICE_X135Y303       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism             -0.460     2.261    
                         clock uncertainty           -0.067     2.194    
    SLICE_X135Y303       FDRE (Setup_fdre_C_R)       -0.253     1.941    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                         -31.367    
  -------------------------------------------------------------------
                         slack                                -29.426    

Slack (VIOLATED) :        -29.404ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.227ns  (logic 23.158ns (67.659%)  route 11.069ns (32.341%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.278ns = ( 2.722 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.371    adjustable_clock/clear
    SLICE_X136Y304       FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.403     2.722    adjustable_clock/CLK_OUT1
    SLICE_X136Y304       FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism             -0.460     2.262    
                         clock uncertainty           -0.067     2.195    
    SLICE_X136Y304       FDRE (Setup_fdre_C_R)       -0.228     1.967    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                         -31.371    
  -------------------------------------------------------------------
                         slack                                -29.404    

Slack (VIOLATED) :        -29.404ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        34.227ns  (logic 23.158ns (67.659%)  route 11.069ns (32.341%))
  Logic Levels:           200  (CARRY4=178 DSP48E1=1 LUT1=1 LUT2=16 LUT3=4)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.278ns = ( 2.722 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.857ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.284    -2.857    clk
    SLICE_X136Y166       FDRE                                         r  r_dacWRTConfig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y166       FDRE (Prop_fdre_C_Q)         0.259    -2.598 r  r_dacWRTConfig_reg[6]/Q
                         net (fo=1, routed)           0.220    -2.377    adjustable_clock/divisor[6]
    DSP48_X12Y66         DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      2.737     0.360 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.601     0.961    adjustable_clock/counter3_n_104
    SLICE_X138Y170       LUT1 (Prop_lut1_I0_O)        0.043     1.004 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     1.004    adjustable_clock/clk_out_i_577_n_0
    SLICE_X138Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.260 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.260    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X138Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.314 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.314    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X138Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.368 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X138Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.422 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X138Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.476 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.007     1.483    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X138Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.534     2.071    adjustable_clock/counter2[24]
    SLICE_X139Y173       LUT2 (Prop_lut2_I1_O)        0.043     2.114 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.114    adjustable_clock/clk_out_i_691_n_0
    SLICE_X139Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.381 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.381    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X139Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.434 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.007     2.441    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X139Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.494 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.494    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X139Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.547 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.547    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X139Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.600 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.600    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X139Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.653 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.653    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X139Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.792 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.473     3.266    adjustable_clock/counter2[23]
    SLICE_X138Y176       LUT2 (Prop_lut2_I1_O)        0.131     3.397 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.397    adjustable_clock/clk_out_i_698_n_0
    SLICE_X138Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.653 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.653    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X138Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.707 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.707    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X138Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.761 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.761    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X138Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.815 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.815    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X138Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.869 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.869    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X138Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.923 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.923    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X138Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.056 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.443     4.499    adjustable_clock/counter2[22]
    SLICE_X137Y184       LUT3 (Prop_lut3_I0_O)        0.128     4.627 r  adjustable_clock/clk_out_i_460/O
                         net (fo=1, routed)           0.000     4.627    adjustable_clock/clk_out_i_460_n_0
    SLICE_X137Y184       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.894 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.894    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X137Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.947 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.947    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X137Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.000 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.000    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X137Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.053 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.053    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X137Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.192 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.359     5.551    adjustable_clock/counter2[21]
    SLICE_X136Y189       LUT3 (Prop_lut3_I0_O)        0.131     5.682 r  adjustable_clock/clk_out_i_704/O
                         net (fo=1, routed)           0.000     5.682    adjustable_clock/clk_out_i_704_n_0
    SLICE_X136Y189       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     5.865 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     5.865    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X136Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.919 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     5.919    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X136Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.973 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     5.973    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X136Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.027 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.027    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X136Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.081 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.081    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X136Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.135 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.135    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X136Y195       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.268 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.364     6.632    adjustable_clock/counter2[20]
    SLICE_X135Y195       LUT2 (Prop_lut2_I1_O)        0.128     6.760 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     6.760    adjustable_clock/clk_out_i_702_n_0
    SLICE_X135Y195       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.027    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X135Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.080 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.080    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X135Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.133 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.133    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X135Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.186 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.186    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X135Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.239 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.001     7.239    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.292 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.292    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X135Y201       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.431 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373     7.804    adjustable_clock/counter2[19]
    SLICE_X136Y201       LUT2 (Prop_lut2_I1_O)        0.131     7.935 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     7.935    adjustable_clock/clk_out_i_713_n_0
    SLICE_X136Y201       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.191 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.191    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X136Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.245 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.245    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X136Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.299 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     8.299    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X136Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.353 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.353    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X136Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.407 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.407    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X136Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.461 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.461    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X136Y207       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.594 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.358     8.952    adjustable_clock/counter2[18]
    SLICE_X135Y207       LUT2 (Prop_lut2_I1_O)        0.128     9.080 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.080    adjustable_clock/clk_out_i_709_n_0
    SLICE_X135Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.347 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.347    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X135Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.400 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000     9.400    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X135Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.453 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000     9.453    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X135Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.506 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.506    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X135Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.559 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     9.559    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X135Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.612 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.612    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X135Y213       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.751 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.368    10.119    adjustable_clock/counter2[17]
    SLICE_X136Y212       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    10.504 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    10.504    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X136Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.558 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    10.558    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X136Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.612 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    10.612    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X136Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.666 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    10.666    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X136Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.720 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    10.720    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X136Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.774 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    10.774    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X136Y218       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.907 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.375    11.282    adjustable_clock/counter2[16]
    SLICE_X137Y217       LUT2 (Prop_lut2_I1_O)        0.128    11.410 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    11.410    adjustable_clock/clk_out_i_757_n_0
    SLICE_X137Y217       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.677 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    11.677    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X137Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.730 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    11.730    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X137Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.783 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    11.783    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X137Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.836 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    11.836    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X137Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.889 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    11.889    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X137Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.942 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.942    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X137Y223       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.081 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.356    12.436    adjustable_clock/counter2[15]
    SLICE_X136Y222       LUT2 (Prop_lut2_I1_O)        0.131    12.567 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    12.567    adjustable_clock/clk_out_i_767_n_0
    SLICE_X136Y222       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.823 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    12.823    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X136Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.877 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    12.877    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X136Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.931 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.007    12.938    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X136Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.992 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    12.992    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X136Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.046 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    13.046    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X136Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.100 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    13.100    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X136Y228       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    13.233 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.328    13.561    adjustable_clock/counter2[14]
    SLICE_X137Y228       LUT2 (Prop_lut2_I1_O)        0.128    13.689 r  adjustable_clock/clk_out_i_763/O
                         net (fo=1, routed)           0.000    13.689    adjustable_clock/clk_out_i_763_n_0
    SLICE_X137Y228       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.956 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    13.956    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X137Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.009 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    14.009    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X137Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.062 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    14.062    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X137Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.115 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    14.115    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X137Y232       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.168 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    14.168    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X137Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.221 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.221    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X137Y234       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.360 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.268    14.628    adjustable_clock/counter2[13]
    SLICE_X136Y234       LUT2 (Prop_lut2_I1_O)        0.131    14.759 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    14.759    adjustable_clock/clk_out_i_774_n_0
    SLICE_X136Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.015 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    15.015    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X136Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.069 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    15.069    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X136Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.123 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    15.123    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X136Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.177 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    15.177    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X136Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.231 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    15.231    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X136Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.285 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    15.285    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X136Y240       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.418 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.408    15.826    adjustable_clock/counter2[12]
    SLICE_X137Y237       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    16.198 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.198    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X137Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.251 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    16.251    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X137Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.304 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    16.304    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X137Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.357 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.357    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X137Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.410 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.410    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X137Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.463 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.463    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X137Y243       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.602 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.364    16.966    adjustable_clock/counter2[11]
    SLICE_X137Y245       LUT3 (Prop_lut3_I0_O)        0.131    17.097 r  adjustable_clock/clk_out_i_685/O
                         net (fo=1, routed)           0.000    17.097    adjustable_clock/clk_out_i_685_n_0
    SLICE_X137Y245       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    17.292 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.292    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X137Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.345 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    17.345    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X137Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.398 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    17.398    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X137Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.451 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    17.451    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X137Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.504 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.001    17.504    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X137Y250       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.643 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.271    17.915    adjustable_clock/counter2[10]
    SLICE_X137Y251       LUT2 (Prop_lut2_I1_O)        0.131    18.046 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    18.046    adjustable_clock/clk_out_i_778_n_0
    SLICE_X137Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.313 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    18.313    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X137Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.366 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    18.366    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X137Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.419 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    18.419    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X137Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.472 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    18.472    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X137Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.525 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    18.525    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X137Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.578 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    18.578    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X137Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.717 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.328    19.044    adjustable_clock/counter2[9]
    SLICE_X136Y256       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.429 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    19.429    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X136Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.483 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    19.483    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X136Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.537 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    19.537    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X136Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.591 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.591    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X136Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.645 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.645    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X136Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.699 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.699    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X136Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.832 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.385    20.218    adjustable_clock/counter2[8]
    SLICE_X137Y262       LUT2 (Prop_lut2_I1_O)        0.128    20.346 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    20.346    adjustable_clock/clk_out_i_785_n_0
    SLICE_X137Y262       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.613 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    20.613    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X137Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.666 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    20.666    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X137Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.719 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    20.719    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X137Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.772 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    20.772    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X137Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.825 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    20.825    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X137Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.878 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.878    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X137Y268       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.017 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.275    21.292    adjustable_clock/counter2[7]
    SLICE_X136Y268       LUT2 (Prop_lut2_I1_O)        0.131    21.423 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    21.423    adjustable_clock/clk_out_i_796_n_0
    SLICE_X136Y268       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.679 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    21.679    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X136Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.733 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    21.733    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X136Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.787 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    21.787    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X136Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.841 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    21.841    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X136Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.895    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X136Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.949    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X136Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.355    22.436    adjustable_clock/counter2[6]
    SLICE_X137Y273       LUT2 (Prop_lut2_I1_O)        0.128    22.564 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    22.564    adjustable_clock/clk_out_i_792_n_0
    SLICE_X137Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.831 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    22.831    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X137Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.884 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.007    22.892    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X137Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.945 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    22.945    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X137Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.998 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    22.998    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X137Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.051 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    23.051    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X137Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.104 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    23.104    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X137Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.243 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.387    23.629    adjustable_clock/counter2[5]
    SLICE_X136Y278       LUT2 (Prop_lut2_I1_O)        0.131    23.760 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    23.760    adjustable_clock/clk_out_i_804_n_0
    SLICE_X136Y278       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    24.016 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    24.016    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X136Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.070 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.070    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X136Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.124 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    24.124    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X136Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.178 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    24.178    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X136Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.232 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    24.232    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X136Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.286 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    24.286    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X136Y284       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    24.419 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.296    24.716    adjustable_clock/counter2[4]
    SLICE_X136Y285       LUT2 (Prop_lut2_I1_O)        0.128    24.844 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    24.844    adjustable_clock/clk_out_i_800_n_0
    SLICE_X136Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.100 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    25.100    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X136Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.154 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    25.154    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X136Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.208 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    25.208    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X136Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.262 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    25.262    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X136Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.316 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    25.316    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X136Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.370 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    25.370    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X136Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.503 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.385    25.888    adjustable_clock/counter2[3]
    SLICE_X137Y291       LUT2 (Prop_lut2_I1_O)        0.128    26.016 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    26.016    adjustable_clock/clk_out_i_812_n_0
    SLICE_X137Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.283 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    26.283    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X137Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.336 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    26.336    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X137Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.389 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    26.389    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X137Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.442 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.442    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X137Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.495 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    26.495    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X137Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.548 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    26.548    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X137Y297       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.687 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.399    27.086    adjustable_clock/counter2[2]
    SLICE_X139Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    27.461 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.461    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X139Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.514 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    27.514    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X139Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.567 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.567    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X139Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.620 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.001    27.620    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X139Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.673 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X139Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.726 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    27.726    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X139Y302       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.865 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.534    28.400    adjustable_clock/counter2[1]
    SLICE_X138Y296       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    28.785 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    28.785    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X138Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.839 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.839    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X138Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.893 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    28.893    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X138Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.947 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    28.947    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X138Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.001 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.001    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X138Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.055 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.428    29.484    adjustable_clock/counter2[0]
    SLICE_X136Y300       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    29.781 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    29.781    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X136Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.835 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.835    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X136Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.889 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.889    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X136Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.943 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.943    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X136Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.997 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.997    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X136Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.051 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.051    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.184 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.353    30.537    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X134Y305       LUT3 (Prop_lut3_I2_O)        0.128    30.665 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    30.665    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X134Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.921 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.450    31.371    adjustable_clock/clear
    SLICE_X136Y304       FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.403     2.722    adjustable_clock/CLK_OUT1
    SLICE_X136Y304       FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism             -0.460     2.262    
                         clock uncertainty           -0.067     2.195    
    SLICE_X136Y304       FDRE (Setup_fdre_C_R)       -0.228     1.967    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.967    
                         arrival time                         -31.371    
  -------------------------------------------------------------------
                         slack                                -29.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.733%)  route 0.165ns (58.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.575    -0.736    clk
    SLICE_X134Y166       FDRE                                         r  r_dac_I_lsb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDRE (Prop_fdre_C_Q)         0.118    -0.618 r  r_dac_I_lsb_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.453    signalgen/I_Idata[5]
    RAMB36_X8Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.801    -0.837    signalgen/CLK_OUT1
    RAMB36_X8Y33         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKARDCLK
                         clock pessimism              0.141    -0.696    
    RAMB36_X8Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.541    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.204%)  route 0.168ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.577    -0.734    clk
    SLICE_X134Y162       FDRE                                         r  r_dac_Q_lsb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y162       FDRE (Prop_fdre_C_Q)         0.118    -0.616 r  r_dac_Q_lsb_reg[5]/Q
                         net (fo=1, routed)           0.168    -0.447    signalgen/I_Qdata[5]
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.805    -0.833    signalgen/CLK_OUT1
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKARDCLK
                         clock pessimism              0.141    -0.692    
    RAMB36_X8Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.537    signalgen/r_memory_Q_reg_2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.678%)  route 0.062ns (38.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    clk
    SLICE_X143Y162       FDRE                                         r  r_spiTXMSB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y162       FDRE (Prop_fdre_C_Q)         0.100    -0.629 r  r_spiTXMSB_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.567    PLL_SPI/I_data[13]
    SLICE_X142Y162       FDRE                                         r  PLL_SPI/r_dataToSend_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    PLL_SPI/CLK_OUT1
    SLICE_X142Y162       FDRE                                         r  PLL_SPI/r_dataToSend_reg[13]/C
                         clock pessimism              0.138    -0.718    
    SLICE_X142Y162       FDRE (Hold_fdre_C_D)         0.059    -0.659    PLL_SPI/r_dataToSend_reg[13]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.370%)  route 0.063ns (38.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.583    -0.728    clk
    SLICE_X143Y161       FDRE                                         r  r_spiTXMSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y161       FDRE (Prop_fdre_C_Q)         0.100    -0.628 r  r_spiTXMSB_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.565    DAC_SPI/r_dataToSend_reg[15]_0[10]
    SLICE_X142Y161       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.784    -0.854    DAC_SPI/CLK_OUT1
    SLICE_X142Y161       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/C
                         clock pessimism              0.137    -0.717    
    SLICE_X142Y161       FDRE (Hold_fdre_C_D)         0.059    -0.658    DAC_SPI/r_dataToSend_reg[10]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.885%)  route 0.109ns (52.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.580    -0.731    clk
    SLICE_X141Y162       FDRE                                         r  r_spiTXMSB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y162       FDRE (Prop_fdre_C_Q)         0.100    -0.631 r  r_spiTXMSB_reg[6]/Q
                         net (fo=2, routed)           0.109    -0.522    PLL_SPI/I_data[14]
    SLICE_X142Y162       FDRE                                         r  PLL_SPI/r_dataToSend_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    PLL_SPI/CLK_OUT1
    SLICE_X142Y162       FDRE                                         r  PLL_SPI/r_dataToSend_reg[14]/C
                         clock pessimism              0.159    -0.697    
    SLICE_X142Y162       FDRE (Hold_fdre_C_D)         0.059    -0.638    PLL_SPI/r_dataToSend_reg[14]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rcv/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/r_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.163%)  route 0.092ns (41.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.550    -0.761    rcv/CLK_OUT1
    SLICE_X131Y157       FDRE                                         r  rcv/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.661 r  rcv/FSM_sequential_r_state_reg[0]/Q
                         net (fo=28, routed)          0.092    -0.569    rcv/r_state__0_0[0]
    SLICE_X130Y157       LUT6 (Prop_lut6_I2_O)        0.028    -0.541 r  rcv/r_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    rcv/r_shift[3]_i_1_n_0
    SLICE_X130Y157       FDRE                                         r  rcv/r_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.750    -0.888    rcv/CLK_OUT1
    SLICE_X130Y157       FDRE                                         r  rcv/r_shift_reg[3]/C
                         clock pessimism              0.138    -0.750    
    SLICE_X130Y157       FDRE (Hold_fdre_C_D)         0.087    -0.663    rcv/r_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.968%)  route 0.104ns (51.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    clk
    SLICE_X143Y162       FDRE                                         r  r_spiTXMSB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y162       FDRE (Prop_fdre_C_Q)         0.100    -0.629 r  r_spiTXMSB_reg[5]/Q
                         net (fo=2, routed)           0.104    -0.524    DAC_SPI/r_dataToSend_reg[15]_0[13]
    SLICE_X142Y161       FDRE                                         r  DAC_SPI/r_dataToSend_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.784    -0.854    DAC_SPI/CLK_OUT1
    SLICE_X142Y161       FDRE                                         r  DAC_SPI/r_dataToSend_reg[13]/C
                         clock pessimism              0.140    -0.714    
    SLICE_X142Y161       FDRE (Hold_fdre_C_D)         0.059    -0.655    DAC_SPI/r_dataToSend_reg[13]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_spiREGADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.579    -0.732    clk
    SLICE_X141Y164       FDRE                                         r  r_spiREGADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y164       FDRE (Prop_fdre_C_Q)         0.100    -0.632 r  r_spiREGADDR_reg[3]/Q
                         net (fo=2, routed)           0.108    -0.523    DAC_SPI/D[3]
    SLICE_X143Y164       FDRE                                         r  DAC_SPI/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.781    -0.857    DAC_SPI/CLK_OUT1
    SLICE_X143Y164       FDRE                                         r  DAC_SPI/r_address_reg[3]/C
                         clock pessimism              0.159    -0.698    
    SLICE_X143Y164       FDRE (Hold_fdre_C_D)         0.043    -0.655    DAC_SPI/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 FSM_sequential_r_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.375%)  route 0.103ns (44.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.546    -0.765    clk
    SLICE_X129Y163       FDRE                                         r  FSM_sequential_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDRE (Prop_fdre_C_Q)         0.100    -0.665 r  FSM_sequential_r_state_reg[2]/Q
                         net (fo=25, routed)          0.103    -0.562    r_state__0[2]
    SLICE_X128Y163       LUT5 (Prop_lut5_I4_O)        0.028    -0.534 r  r_reset_i_1/O
                         net (fo=1, routed)           0.000    -0.534    r_reset_i_1_n_0
    SLICE_X128Y163       FDRE                                         r  r_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.745    -0.893    clk
    SLICE_X128Y163       FDRE                                         r  r_reset_reg/C
                         clock pessimism              0.139    -0.754    
    SLICE_X128Y163       FDRE (Hold_fdre_C_D)         0.087    -0.667    r_reset_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 trx/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.132ns (54.728%)  route 0.109ns (45.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.584    -0.727    trx/CLK_OUT1
    SLICE_X143Y157       FDRE                                         r  trx/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.100    -0.627 r  trx/counter_reg[4]/Q
                         net (fo=5, routed)           0.109    -0.517    trx/counter_reg[4]
    SLICE_X142Y157       LUT5 (Prop_lut5_I3_O)        0.032    -0.485 r  trx/counter[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.485    trx/counter0[7]
    SLICE_X142Y157       FDRE                                         r  trx/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.785    -0.853    trx/CLK_OUT1
    SLICE_X142Y157       FDRE                                         r  trx/counter_reg[7]/C
                         clock pessimism              0.137    -0.716    
    SLICE_X142Y157       FDRE (Hold_fdre_C_D)         0.096    -0.620    trx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y34    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y37    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y34    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y30    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y36    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y35    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y31    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y35    signalgen/r_memory_Q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X129Y160  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X129Y160  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y161  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y161  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X132Y162  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y160  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y160  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y160  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y160  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y163  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X129Y163  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X137Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X137Y167  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X137Y167  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X137Y167  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.268     1.791    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.791    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.268     1.791    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.791    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.268     1.791    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.791    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.235     1.824    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.235     1.824    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.236ns (29.047%)  route 0.576ns (70.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.523ns = ( 2.477 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.576    -2.034    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.158     2.477    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.351     2.126    
                         clock uncertainty           -0.067     2.059    
    SLICE_X140Y161       FDCE (Recov_fdce_C_CLR)     -0.235     1.824    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.236ns (32.398%)  route 0.492ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 2.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.492    -2.118    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.159     2.478    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.351     2.127    
                         clock uncertainty           -0.067     2.060    
    SLICE_X140Y160       FDCE (Recov_fdce_C_CLR)     -0.268     1.792    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.792    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.236ns (32.398%)  route 0.492ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 2.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.492    -2.118    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.159     2.478    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.351     2.127    
                         clock uncertainty           -0.067     2.060    
    SLICE_X140Y160       FDCE (Recov_fdce_C_CLR)     -0.268     1.792    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.792    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.236ns (32.398%)  route 0.492ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 2.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.492    -2.118    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.159     2.478    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.351     2.127    
                         clock uncertainty           -0.067     2.060    
    SLICE_X140Y160       FDCE (Recov_fdce_C_CLR)     -0.235     1.825    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.825    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.236ns (32.398%)  route 0.492ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 2.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.847ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.294    -2.847    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.236    -2.611 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.492    -2.118    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.159     2.478    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.351     2.127    
                         clock uncertainty           -0.067     2.060    
    SLICE_X140Y160       FDCE (Recov_fdce_C_CLR)     -0.235     1.825    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.825    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  3.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.206%)  route 0.206ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.206    -0.416    trx/div/AR[0]
    SLICE_X140Y159       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X140Y159       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X140Y159       FDCE (Remov_fdce_C_CLR)     -0.086    -0.801    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.206%)  route 0.206ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.206    -0.416    trx/div/AR[0]
    SLICE_X140Y159       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X140Y159       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X140Y159       FDCE (Remov_fdce_C_CLR)     -0.086    -0.801    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.206%)  route 0.206ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.206    -0.416    trx/div/AR[0]
    SLICE_X140Y159       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X140Y159       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X140Y159       FDCE (Remov_fdce_C_CLR)     -0.086    -0.801    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.206%)  route 0.206ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.206    -0.416    trx/div/AR[0]
    SLICE_X140Y159       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X140Y159       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.140    -0.715    
    SLICE_X140Y159       FDCE (Remov_fdce_C_CLR)     -0.086    -0.801    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.206%)  route 0.206ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.206    -0.416    trx/div/AR[0]
    SLICE_X141Y159       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.783    -0.855    trx/div/CLK_OUT1
    SLICE_X141Y159       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.140    -0.715    
    SLICE_X141Y159       FDCE (Remov_fdce_C_CLR)     -0.105    -0.820    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.107ns (30.275%)  route 0.246ns (69.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246    -0.375    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X140Y160       FDCE (Remov_fdce_C_CLR)     -0.086    -0.802    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.107ns (30.275%)  route 0.246ns (69.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246    -0.375    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X140Y160       FDCE (Remov_fdce_C_CLR)     -0.086    -0.802    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.107ns (30.275%)  route 0.246ns (69.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246    -0.375    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X140Y160       FDCE (Remov_fdce_C_CLR)     -0.086    -0.802    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.107ns (30.275%)  route 0.246ns (69.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.246    -0.375    trx/div/AR[0]
    SLICE_X140Y160       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X140Y160       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X140Y160       FDCE (Remov_fdce_C_CLR)     -0.086    -0.802    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.107ns (27.055%)  route 0.288ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.582    -0.729    trx/CLK_OUT1
    SLICE_X140Y158       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.107    -0.622 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.288    -0.333    trx/div/AR[0]
    SLICE_X140Y161       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.782    -0.856    trx/div/CLK_OUT1
    SLICE_X140Y161       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.140    -0.716    
    SLICE_X140Y161       FDCE (Remov_fdce_C_CLR)     -0.086    -0.802    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.468    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 1.765ns (22.303%)  route 6.150ns (77.697%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.602    -2.539    adjustable_clock/CLK_OUT1
    SLICE_X134Y305       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y305       FDRE (Prop_fdre_C_Q)         0.236    -2.303 r  adjustable_clock/clk_out_reg_lopt_replica_13/Q
                         net (fo=1, routed)           6.150     3.848    lopt_12
    E34                  OBUFDS (Prop_obufds_I_OB)    1.529     5.377 r  OBUFDS_DACData6[2]/OB
                         net (fo=0)                   0.000     5.377    DACData6_N[2]
    E35                                                               r  DACData6_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 1.765ns (22.303%)  route 6.150ns (77.697%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.602    -2.539    adjustable_clock/CLK_OUT1
    SLICE_X134Y305       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y305       FDRE (Prop_fdre_C_Q)         0.236    -2.303 r  adjustable_clock/clk_out_reg_lopt_replica_13/Q
                         net (fo=1, routed)           6.150     3.848    lopt_12
    E34                  OBUFDS (Prop_obufds_I_O)     1.529     5.377 r  OBUFDS_DACData6[2]/O
                         net (fo=0)                   0.000     5.377    DACData6_P[2]
    E34                                                               r  DACData6_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 1.800ns (22.884%)  route 6.066ns (77.116%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.321    -2.820    signalgen/CLK_OUT1
    RAMB36_X8Y30         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    -1.020 r  signalgen/r_memory_I_reg_4/DOBDO[0]
                         net (fo=3, routed)           6.066     5.046    w_DACData_I[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 2.298ns (30.316%)  route 5.283ns (69.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.295    -2.846    trx/CLK_OUT1
    SLICE_X141Y157       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y157       FDSE (Prop_fdse_C_Q)         0.223    -2.623 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.283     2.660    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075     4.735 r  UART_Buffer/O
                         net (fo=0)                   0.000     4.735    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.345ns  (logic 1.800ns (24.507%)  route 5.545ns (75.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.317    -2.824    signalgen/CLK_OUT1
    RAMB36_X8Y32         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800    -1.024 r  signalgen/r_memory_Q_reg_2/DOBDO[1]
                         net (fo=3, routed)           5.545     4.521    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_28/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 1.679ns (24.365%)  route 5.211ns (75.635%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.604    -2.537    adjustable_clock/CLK_OUT1
    SLICE_X137Y303       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y303       FDRE (Prop_fdre_C_Q)         0.204    -2.333 r  adjustable_clock/clk_out_reg_lopt_replica_28/Q
                         net (fo=1, routed)           5.211     2.878    lopt_27
    M28                  OBUFDS (Prop_obufds_I_OB)    1.475     4.353 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     4.353    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_28/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 1.679ns (24.365%)  route 5.211ns (75.635%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.604    -2.537    adjustable_clock/CLK_OUT1
    SLICE_X137Y303       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y303       FDRE (Prop_fdre_C_Q)         0.204    -2.333 r  adjustable_clock/clk_out_reg_lopt_replica_28/Q
                         net (fo=1, routed)           5.211     2.878    lopt_27
    M28                  OBUFDS (Prop_obufds_I_O)     1.475     4.353 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     4.353    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.551ns (22.641%)  route 5.301ns (77.359%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.603    -2.538    adjustable_clock/CLK_OUT1
    SLICE_X136Y307       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y307       FDRE (Prop_fdre_C_Q)         0.259    -2.279 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           5.301     3.022    lopt
    AE32                 OBUFDS (Prop_obufds_I_OB)    1.292     4.314 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     4.314    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.551ns (22.641%)  route 5.301ns (77.359%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.603    -2.538    adjustable_clock/CLK_OUT1
    SLICE_X136Y307       FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y307       FDRE (Prop_fdre_C_Q)         0.259    -2.279 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           5.301     3.022    lopt
    AE32                 OBUFDS (Prop_obufds_I_O)     1.292     4.314 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     4.314    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[9]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.122ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.885     1.747    adjustable_clock/CLK_OUT1
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.782 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.276     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.996     3.084    adjustable_clock_n_0
    OLOGIC_X1Y80         ODDR                                         f  ODDR_DACData8[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.221     3.305 r  ODDR_DACData8[9]/Q
                         net (fo=1, routed)           0.000     3.305    w_DACData8_toDIFF[9]
    J31                  OBUFDS (Prop_obufds_I_OB)    0.901     4.206 r  OBUFDS_DACData8[9]/OB
                         net (fo=0)                   0.000     4.206    DACData8_N[9]
    H31                                                               r  DACData8_N[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 1.008ns (39.994%)  route 1.512ns (60.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.115    -2.566    signalgen/CLK_OUT1
    RAMB36_X7Y34         RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.008    -1.558 r  signalgen/r_memory_I_reg_3/DOBDO[0]
                         net (fo=3, routed)           1.512    -0.046    w_DACData_I[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.472ns  (logic 1.358ns (54.919%)  route 1.114ns (45.081%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.114    -1.149    lopt_33
    AC31                 OBUFDS (Prop_obufds_I_OB)    1.180     0.030 r  OBUFDS_DACData3[3]/OB
                         net (fo=0)                   0.000     0.030    DACData3_N[3]
    AD31                                                              r  DACData3_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.472ns  (logic 1.358ns (54.919%)  route 1.114ns (45.081%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.239    -2.442    tenhz_mod/CLK_OUT1
    SLICE_X47Y159        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.178    -2.264 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.114    -1.149    lopt_33
    AC31                 OBUFDS (Prop_obufds_I_O)     1.180     0.030 r  OBUFDS_DACData3[3]/O
                         net (fo=0)                   0.000     0.030    DACData3_P[3]
    AC31                                                              r  DACData3_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica_13/Q
                         net (fo=1, routed)           1.168    -1.101    lopt_40
    Y35                  OBUFDS (Prop_obufds_I_OB)    1.206     0.105 r  OBUFDS_DACData4[0]/OB
                         net (fo=0)                   0.000     0.105    DACData4_N[0]
    AA36                                                              r  DACData4_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica_13/Q
                         net (fo=1, routed)           1.168    -1.101    lopt_40
    Y35                  OBUFDS (Prop_obufds_I_O)     1.206     0.105 r  OBUFDS_DACData4[0]/O
                         net (fo=0)                   0.000     0.105    DACData4_P[0]
    Y35                                                               r  DACData4_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 1.400ns (54.511%)  route 1.168ns (45.489%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.229    -2.452    tenhz_mod/CLK_OUT1
    SLICE_X47Y171        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.178    -2.274 r  tenhz_mod/ten_hertz_reg_lopt_replica_11/Q
                         net (fo=1, routed)           1.168    -1.106    lopt_38
    AC34                 OBUFDS (Prop_obufds_I_OB)    1.222     0.116 r  OBUFDS_DACData3[8]/OB
                         net (fo=0)                   0.000     0.116    DACData3_N[8]
    AD35                                                              r  DACData3_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 1.400ns (54.511%)  route 1.168ns (45.489%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.229    -2.452    tenhz_mod/CLK_OUT1
    SLICE_X47Y171        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_fdre_C_Q)         0.178    -2.274 r  tenhz_mod/ten_hertz_reg_lopt_replica_11/Q
                         net (fo=1, routed)           1.168    -1.106    lopt_38
    AC34                 OBUFDS (Prop_obufds_I_O)     1.222     0.116 r  OBUFDS_DACData3[8]/O
                         net (fo=0)                   0.000     0.116    DACData3_P[8]
    AC34                                                              r  DACData3_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 1.399ns (54.506%)  route 1.168ns (45.494%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.235    -2.446    tenhz_mod/CLK_OUT1
    SLICE_X47Y165        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_fdre_C_Q)         0.178    -2.268 r  tenhz_mod/ten_hertz_reg_lopt_replica_8/Q
                         net (fo=1, routed)           1.168    -1.100    lopt_35
    AE34                 OBUFDS (Prop_obufds_I_OB)    1.221     0.122 r  OBUFDS_DACData3[5]/OB
                         net (fo=0)                   0.000     0.122    DACData3_N[5]
    AE35                                                              r  DACData3_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 1.399ns (54.506%)  route 1.168ns (45.494%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.235    -2.446    tenhz_mod/CLK_OUT1
    SLICE_X47Y165        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_fdre_C_Q)         0.178    -2.268 r  tenhz_mod/ten_hertz_reg_lopt_replica_8/Q
                         net (fo=1, routed)           1.168    -1.100    lopt_35
    AE34                 OBUFDS (Prop_obufds_I_O)     1.221     0.122 r  OBUFDS_DACData3[5]/O
                         net (fo=0)                   0.000     0.122    DACData3_P[5]
    AE34                                                              r  DACData3_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData3_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.581ns  (logic 1.413ns (54.752%)  route 1.168ns (45.248%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.232    -2.449    tenhz_mod/CLK_OUT1
    SLICE_X47Y181        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.178    -2.271 r  tenhz_mod/ten_hertz_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.168    -1.103    lopt_30
    AB36                 OBUFDS (Prop_obufds_I_OB)    1.235     0.133 r  OBUFDS_DACData3[11]/OB
                         net (fo=0)                   0.000     0.133    DACData3_N[11]
    AB37                                                              r  DACData3_N[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.636ns (12.160%)  route 4.594ns (87.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.594     5.230    rcv/dataRcv
    SLICE_X130Y155       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         1.103    -2.578    rcv/CLK_OUT1
    SLICE_X130Y155       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.816ns  (logic 0.143ns (5.062%)  route 2.674ns (94.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.674     2.816    rcv/dataRcv
    SLICE_X130Y155       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=539, routed)         0.751    -0.887    rcv/CLK_OUT1
    SLICE_X130Y155       FDRE                                         r  rcv/r_DataR_reg/C





