Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 13:14:57 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_main_timing_summary_routed.rpt -pb uart_main_timing_summary_routed.pb -rpx uart_main_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: baudgen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.883        0.000                      0                   21        0.191        0.000                      0                   21        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.883        0.000                      0                   21        0.191        0.000                      0                   21        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.704ns (26.782%)  route 1.925ns (73.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.577     7.698    baudgen/clear
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.432    14.773    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y61         FDRE (Setup_fdre_C_R)       -0.429    14.582    baudgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.704ns (26.782%)  route 1.925ns (73.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.577     7.698    baudgen/clear
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.432    14.773    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y61         FDRE (Setup_fdre_C_R)       -0.429    14.582    baudgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.704ns (26.782%)  route 1.925ns (73.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.577     7.698    baudgen/clear
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.432    14.773    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X37Y61         FDRE (Setup_fdre_C_R)       -0.429    14.582    baudgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.704ns (27.183%)  route 1.886ns (72.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.539     7.660    baudgen/clear
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[3]/C
                         clock pessimism              0.276    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    14.584    baudgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.704ns (27.183%)  route 1.886ns (72.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.539     7.660    baudgen/clear
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[4]/C
                         clock pessimism              0.276    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    14.584    baudgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.704ns (27.183%)  route 1.886ns (72.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.539     7.660    baudgen/clear
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[5]/C
                         clock pessimism              0.276    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X37Y62         FDRE (Setup_fdre_C_R)       -0.429    14.584    baudgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.704ns (27.138%)  route 1.890ns (72.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.543     7.664    baudgen/clear
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
                         clock pessimism              0.298    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    14.606    baudgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.704ns (27.138%)  route 1.890ns (72.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.543     7.664    baudgen/clear
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[7]/C
                         clock pessimism              0.298    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    14.606    baudgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.704ns (27.138%)  route 1.890ns (72.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.543     7.664    baudgen/clear
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[8]/C
                         clock pessimism              0.298    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    14.606    baudgen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.704ns (27.138%)  route 1.890ns (72.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.549     5.070    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.902     6.427    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  baudgen/counter[9]_i_3/O
                         net (fo=2, routed)           0.446     6.997    baudgen/counter[9]_i_3_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.121 r  baudgen/counter[9]_i_1/O
                         net (fo=10, routed)          0.543     7.664    baudgen/clear
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.431    14.772    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[9]/C
                         clock pessimism              0.298    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    14.606    baudgen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  6.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudgen/counter_reg[1]/Q
                         net (fo=8, routed)           0.109     1.692    baudgen/counter_reg[1]
    SLICE_X36Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  baudgen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.737    baudgen/baud_i_1_n_0
    SLICE_X36Y61         FDRE                                         r  baudgen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.955    baudgen/clk
    SLICE_X36Y61         FDRE                                         r  baudgen/baud_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.091     1.546    baudgen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.073%)  route 0.151ns (39.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  baudgen/counter_reg[2]/Q
                         net (fo=7, routed)           0.151     1.721    baudgen/counter_reg[2]
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.099     1.820 r  baudgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    baudgen/p_0_in__1[5]
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[5]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.092     1.548    baudgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.740%)  route 0.212ns (53.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.441    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.212     1.794    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  baudgen/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.839    baudgen/p_0_in__1[9]
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.107     1.548    baudgen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.123%)  route 0.173ns (42.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  baudgen/counter_reg[2]/Q
                         net (fo=7, routed)           0.173     1.743    baudgen/counter_reg[2]
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.102     1.845 r  baudgen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    baudgen/p_0_in__1[2]
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.955    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.107     1.549    baudgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.040%)  route 0.242ns (56.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudgen/counter_reg[1]/Q
                         net (fo=8, routed)           0.242     1.825    baudgen/counter_reg[1]
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.042     1.867 r  baudgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    baudgen/p_0_in__1[4]
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[4]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.107     1.563    baudgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.740%)  route 0.212ns (53.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.441    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  baudgen/counter_reg[6]/Q
                         net (fo=5, routed)           0.212     1.794    baudgen/counter_reg[6]
    SLICE_X36Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  baudgen/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    baudgen/p_0_in__1[8]
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[8]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.092     1.533    baudgen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudgen/counter_reg[1]/Q
                         net (fo=8, routed)           0.242     1.825    baudgen/counter_reg[1]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  baudgen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    baudgen/p_0_in__1[3]
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X37Y62         FDRE                                         r  baudgen/counter_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     1.547    baudgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.326%)  route 0.253ns (57.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  baudgen/counter_reg[0]/Q
                         net (fo=9, routed)           0.253     1.837    baudgen/counter_reg[0]
    SLICE_X37Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  baudgen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    baudgen/p_0_in__1[0]
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.955    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.092     1.534    baudgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.326%)  route 0.253ns (57.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.559     1.442    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudgen/counter_reg[0]/Q
                         net (fo=9, routed)           0.253     1.837    baudgen/counter_reg[0]
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  baudgen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    baudgen/p_0_in__1[1]
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.955    baudgen/clk
    SLICE_X37Y61         FDRE                                         r  baudgen/counter_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.091     1.533    baudgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 baudgen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudgen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.281%)  route 0.309ns (57.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.441    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  baudgen/counter_reg[7]/Q
                         net (fo=4, routed)           0.309     1.878    baudgen/counter_reg[7]
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.976 r  baudgen/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.976    baudgen/p_0_in__1[7]
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.825     1.953    baudgen/clk
    SLICE_X36Y62         FDRE                                         r  baudgen/counter_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.107     1.548    baudgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y61   baudgen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y61   baudgen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y61   baudgen/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y61   baudgen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y62   baudgen/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y62   baudgen/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y62   baudgen/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y62   baudgen/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y62   baudgen/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y61   baudgen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y61   baudgen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y62   baudgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y62   baudgen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y61   baudgen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y61   baudgen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   baudgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y62   baudgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y62   baudgen/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.974ns (68.321%)  route 1.843ns (31.679%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  t/dout_reg/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  t/dout_reg/Q
                         net (fo=1, routed)           1.843     2.299    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     5.816 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.816    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 1.704ns (43.004%)  route 2.259ns (56.996%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.669     3.839    r/count[7]_i_1__0_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.963 r  r/receiving_i_1/O
                         net (fo=1, routed)           0.000     3.963    r/receiving_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  r/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/received_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.915ns  (logic 1.704ns (43.526%)  route 2.211ns (56.474%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 f  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.621     3.791    r/count[7]_i_1__0_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I1_O)        0.124     3.915 r  r/received_i_1/O
                         net (fo=1, routed)           0.000     3.915    r/received_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  r/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  r/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  r/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  r/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  r/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  r/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  r/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            r/count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.677ns  (logic 1.580ns (42.974%)  route 2.097ns (57.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=10, routed)          1.590     3.046    r/D[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I1_O)        0.124     3.170 r  r/count[7]_i_1__0/O
                         net (fo=10, routed)          0.507     3.677    r/count[7]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  r/count_reg[7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  t/sending_reg/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/sending_reg/Q
                         net (fo=10, routed)          0.140     0.281    t/sending
    SLICE_X4Y109         FDRE                                         r  t/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  t/sending_reg/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/sending_reg/Q
                         net (fo=10, routed)          0.140     0.281    t/sending
    SLICE_X4Y109         FDRE                                         r  t/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.576%)  route 0.149ns (51.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  t/sending_reg/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    t/sending
    SLICE_X3Y109         FDRE                                         r  t/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.576%)  route 0.149ns (51.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  t/sending_reg/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    t/sending
    SLICE_X3Y109         FDRE                                         r  t/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  t/count_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/count_reg[0]/Q
                         net (fo=8, routed)           0.120     0.261    t/count_reg[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  t/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    t/p_0_in[2]
    SLICE_X2Y109         FDRE                                         r  t/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  t/count_reg[6]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/count_reg[6]/Q
                         net (fo=7, routed)           0.121     0.262    t/count_reg[6]
    SLICE_X5Y109         LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  t/sending_i_1/O
                         net (fo=1, routed)           0.000     0.307    t/sending_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  t/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  t/count_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/count_reg[0]/Q
                         net (fo=8, routed)           0.124     0.265    t/count_reg[0]
    SLICE_X2Y109         LUT4 (Prop_lut4_I1_O)        0.045     0.310 r  t/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    t/p_0_in[3]
    SLICE_X2Y109         FDRE                                         r  t/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  t/count_reg[0]/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/count_reg[0]/Q
                         net (fo=8, routed)           0.124     0.265    t/count_reg[0]
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  t/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.313    t/p_0_in[4]
    SLICE_X2Y109         FDRE                                         r  t/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  r/dout_reg[6]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/dout_reg[6]/Q
                         net (fo=2, routed)           0.130     0.271    r/dout[6]
    SLICE_X6Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.316 r  r/data_send[6]_i_1/O
                         net (fo=1, routed)           0.000     0.316    r_n_3
    SLICE_X6Y110         FDRE                                         r  data_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.189ns (59.171%)  route 0.130ns (40.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE                         0.000     0.000 r  r/dout_reg[6]/C
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/dout_reg[6]/Q
                         net (fo=2, routed)           0.130     0.271    r/dout[6]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.048     0.319 r  r/data_send[7]_i_2/O
                         net (fo=1, routed)           0.000     0.319    r_n_2
    SLICE_X6Y110         FDRE                                         r  data_send_reg[7]/D
  -------------------------------------------------------------------    -------------------





