<?xml version="1.0"?>
<block name="dual_port_ram.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:1734fb70f615aa865e8cf20b4e9cd18d6348b7ed53ae5de2dc6585b090009c70" atom_netlist_id="SHA256:20cd9d4e1aa1ba26a7a69e592e1105cba2a40035ca1b691cec2fed79592e292b">
	<inputs>dual_port_RAM^clk dual_port_RAM^we dual_port_RAM^addr_wr~0 dual_port_RAM^addr_wr~1 dual_port_RAM^addr_rd~0 dual_port_RAM^addr_rd~1 dual_port_RAM^din~0 dual_port_RAM^din~1</inputs>
	<outputs>out:dual_port_RAM^dout~0 out:dual_port_RAM^dout~1</outputs>
	<clocks>dual_port_RAM^clk</clocks>
	<block name="n20" instance="clb[0]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~0 open n44 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n20" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n20" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n20" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n20</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~35" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~35</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n25" instance="clb[1]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~0 open n46_1 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n25" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n25" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n25" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n25</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~39" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~39</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n30" instance="clb[2]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~0 open n48 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n30" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n30" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n30" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n30</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~43" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~43</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n35" instance="clb[3]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~0 open n50_1 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n35" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n35" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n35" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n35</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~47" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~47</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n40" instance="clb[4]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~1 open n44 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n40" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n40" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n40" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n40</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~55" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~55</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n45" instance="clb[5]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~1 open n46_1 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n45" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n45" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n45" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n45</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~59" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~59</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n50" instance="clb[6]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~1 open n48 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n50" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n50" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n50" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n50</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~63" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~63</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n55" instance="clb[7]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^din~1 open n50_1 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">dual_port_RAM^clk</port>
		</clocks>
		<block name="n55" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">flut5[0].out[0]-&gt;lutA open clb.I1[0]-&gt;lutA clb.I1[2]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n55" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n55" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">0 open 1 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n55</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="dual_port_RAM.ram_dual_port^FF~67" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">lut5[0].out[0]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="Q">dual_port_RAM.ram_dual_port^FF~67</port>
				</outputs>
				<clocks>
					<port name="clk">flut5.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n38" instance="clb[8]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_rd~1 dual_port_RAM.ram_dual_port^FF~35 dual_port_RAM.ram_dual_port^FF~43 dual_port_RAM^addr_rd~0</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n38" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">clb.I1[3]-&gt;lutA clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n38" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n38" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">2 1 0 3</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n38</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n39" instance="clb[9]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_rd~0 dual_port_RAM.ram_dual_port^FF~39 dual_port_RAM.ram_dual_port^FF~47 dual_port_RAM^addr_rd~1</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n39" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">clb.I1[3]-&gt;lutA clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n39" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n39" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">2 1 0 3</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n39</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n41_1" instance="clb[10]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_rd~1 dual_port_RAM.ram_dual_port^FF~63 dual_port_RAM.ram_dual_port^FF~59 dual_port_RAM^addr_rd~0</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n41_1" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">clb.I1[3]-&gt;lutA clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n41_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n41_1" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">2 1 0 3</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n41_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n42" instance="clb[11]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_rd~0 dual_port_RAM.ram_dual_port^FF~55 dual_port_RAM.ram_dual_port^FF~67 dual_port_RAM^addr_rd~1</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n42" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">clb.I1[3]-&gt;lutA clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n42" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n42" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">2 1 0 3</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n42</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n44" instance="clb[12]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^we dual_port_RAM^addr_wr~0 dual_port_RAM^addr_wr~1 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n44" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n44" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n44" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 0 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n44</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n46_1" instance="clb[13]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^we dual_port_RAM^addr_wr~1 dual_port_RAM^addr_wr~0 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n46_1" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n46_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n46_1" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 0 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n46_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n48" instance="clb[14]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_wr~1 dual_port_RAM^addr_wr~0 dual_port_RAM^we open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n48" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n48" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n48" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 0 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n48</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n50_1" instance="clb[15]" mode="default">
		<inputs>
			<port name="I1">dual_port_RAM^addr_wr~1 dual_port_RAM^we dual_port_RAM^addr_wr~0 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n50_1" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA clb.I1[1]-&gt;lutA clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n50_1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="n50_1" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 0 2</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">n50_1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dual_port_RAM^dout~0" instance="clb[16]" mode="default">
		<inputs>
			<port name="I1">n38 open n39 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="dual_port_RAM^dout~0" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA open clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dual_port_RAM^dout~0" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="dual_port_RAM^dout~0" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 open 0</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">dual_port_RAM^dout~0</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dual_port_RAM^dout~1" instance="clb[17]" mode="default">
		<inputs>
			<port name="I1">n41_1 open n42 open</port>
		</inputs>
		<outputs>
			<port name="O">flut5[0].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="dual_port_RAM^dout~1" instance="flut5[0]" mode="default">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;lutA open clb.I1[0]-&gt;lutA</port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dual_port_RAM^dout~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
				</outputs>
				<clocks />
				<block name="dual_port_RAM^dout~1" instance="lut[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5</port>
						<port_rotation_map name="in">open 1 open 0</port_rotation_map>
					</inputs>
					<outputs>
						<port name="out">dual_port_RAM^dout~1</port>
					</outputs>
					<clocks />
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="out:dual_port_RAM^dout~0" instance="io[18]" mode="outpad">
		<inputs>
			<port name="outpad">dual_port_RAM^dout~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dual_port_RAM^dout~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:dual_port_RAM^dout~1" instance="io[19]" mode="outpad">
		<inputs>
			<port name="outpad">dual_port_RAM^dout~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:dual_port_RAM^dout~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^clk" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^we" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^we" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^we</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^addr_wr~0" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^addr_wr~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^addr_wr~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^addr_wr~1" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^addr_wr~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^addr_wr~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^addr_rd~0" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^addr_rd~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^addr_rd~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^addr_rd~1" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^addr_rd~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^addr_rd~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^din~0" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^din~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^din~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dual_port_RAM^din~1" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dual_port_RAM^din~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dual_port_RAM^din~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
