/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2014-2018 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to deal
 *  in the Software without restriction, including without limitation the rights
 *  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *  copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *  SOFTWARE.
 *
 **********************************************************************************************************************/

#if !defined __SI__CI__VImask_HEADER
#define __SI__CI__VImask_HEADER

#define ABM_TEST_DEBUG_DATA__ABM_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define ACP_CONFIG__ACP_RDREQ_URG_MASK__CI              0x00000f00L
#define ACP_CONFIG__ACP_REQ_TRAN_MASK__CI               0x00010000L
#define ADAPTER_ID_W__SUBSYSTEM_ID_MASK                 0xffff0000L
#define ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID_MASK          0x0000ffffL
#define ADAPTER_ID__SUBSYSTEM_ID_MASK                   0xffff0000L
#define ADAPTER_ID__SUBSYSTEM_VENDOR_ID_MASK            0x0000ffffL
#define AFMT_60958_0__AFMT_60958_CS_A_MASK__SI__VI      0x00000001L
#define AFMT_60958_0__AFMT_60958_CS_B_MASK__SI__VI      0x00000002L
#define AFMT_60958_0__AFMT_60958_CS_CATEGORY_CODE_MASK__SI__VI 0x0000ff00L
#define AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L_MASK__SI__VI 0x00f00000L
#define AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK__SI__VI 0x30000000L
#define AFMT_60958_0__AFMT_60958_CS_C_MASK__SI__VI      0x00000004L
#define AFMT_60958_0__AFMT_60958_CS_D_MASK__SI__VI      0x00000038L
#define AFMT_60958_0__AFMT_60958_CS_MODE_MASK__SI__VI   0x000000c0L
#define AFMT_60958_0__AFMT_60958_CS_SAMPLING_FREQUENCY_MASK__SI__VI 0x0f000000L
#define AFMT_60958_0__AFMT_60958_CS_SOURCE_NUMBER_MASK__SI__VI 0x000f0000L
#define AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R_MASK__SI__VI 0x00f00000L
#define AFMT_60958_1__AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_MASK__SI__VI 0x000000f0L
#define AFMT_60958_1__AFMT_60958_CS_WORD_LENGTH_MASK__SI__VI 0x0000000fL
#define AFMT_60958_1__AFMT_60958_VALID_L_MASK__SI__VI   0x00010000L
#define AFMT_60958_1__AFMT_60958_VALID_R_MASK__SI__VI   0x00040000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2_MASK__SI__VI 0x0000000fL
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3_MASK__SI__VI 0x000000f0L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4_MASK__SI__VI 0x00000f00L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5_MASK__SI__VI 0x0000f000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6_MASK__SI__VI 0x000f0000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7_MASK__SI__VI 0x00f00000L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CH_SEL_MASK__SI__VI 0x0000f000L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CONT_MASK__SI__VI 0x00000010L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_COUNT_MASK__SI__VI 0xffff0000L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_EN_MASK__SI__VI 0x00000001L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_SOURCE_MASK__SI__VI 0x00000100L
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_DONE_MASK__SI__VI 0x00000001L
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_MASK__SI__VI 0xffffff00L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CC_MASK__SI__VI 0x00000700L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_MASK__SI__VI 0x000000ffL
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_OFFSET_MASK__SI__VI 0x00ff0000L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CT_MASK__SI__VI 0x00007800L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CXT_MASK__SI__VI 0x1f000000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_CA_MASK__SI__VI 0x000000ffL
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_DM_INH_MASK__SI__VI 0x00008000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LFEPBL_MASK__SI__VI 0x00030000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LSV_MASK__SI__VI 0x00007800L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_OSF_OVRD_MASK__SI__VI 0x10000000L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE_MASK__SI__VI 0x0000ff00L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_OVRD_MASK__SI__VI 0x00000001L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_SELECT_MASK__SI__VI 0x00000002L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_DP_AUDIO_STREAM_ID_MASK__SI__VI 0x00ff0000L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_HBR_ENABLE_OVRD_MASK__SI__VI 0x01000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE_MASK__SI__VI 0x04000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_CHANNEL_SWAP_MASK__SI__VI 0x01000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_ACK_MASK__SI__VI 0x00800000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND_MASK__SI__VI 0x00000001L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_EN_MASK__SI__VI 0x00001000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_MODE_MASK__SI__VI 0x00004000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_ACK_MASK__SI__VI 0x40000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_BLANK_TEST_DATA_ON_ENC_ENB_MASK__SI__VI 0x80000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_RESET_FIFO_WHEN_AUDIO_DIS_MASK__SI__VI 0x00000800L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_A_MASK__SI__VI    0x00001000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_B_MASK__SI__VI    0x00000c00L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_CHECKSUM_MASK__SI__VI 0x000000ffL
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_C_MASK__SI__VI    0x00c00000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_EC_MASK__SI__VI   0x70000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_ITC_MASK__SI__VI  0x80000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_M_MASK__SI__VI    0x00300000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_PB1_RSVD_MASK__SI__VI 0x00008000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Q_MASK__SI__VI    0x0c000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_R_MASK__SI__VI    0x000f0000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_SC_MASK__SI__VI   0x03000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_S_MASK__SI__VI    0x00000300L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Y_MASK__SI__VI    0x00006000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_CN_MASK__SI__VI   0x00003000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PB4_RSVD_MASK__SI__VI 0x00000080L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PR_MASK__SI__VI   0x00000f00L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_TOP_MASK__SI__VI  0xffff0000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_VIC_MASK__SI__VI  0x0000007fL
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_YQ_MASK__SI__VI   0x0000c000L
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_BOTTOM_MASK__SI__VI 0x0000ffffL
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_LEFT_MASK__SI__VI 0xffff0000L
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_RIGHT_MASK__SI__VI 0x0000ffffL
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_VERSION_MASK__SI__VI 0xff000000L
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_SOURCE_MASK__SI__VI 0x00000040L
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE_MASK__SI__VI 0x00000080L
#define AFMT_INFOFRAME_CONTROL0__AFMT_MPEG_INFO_UPDATE_MASK__SI__VI 0x00000400L
#define AFMT_ISRC1_0__AFMT_ISRC_CONTINUE_MASK__SI__VI   0x00000040L
#define AFMT_ISRC1_0__AFMT_ISRC_STATUS_MASK__SI__VI     0x00000007L
#define AFMT_ISRC1_0__AFMT_ISRC_VALID_MASK__SI__VI      0x00000080L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC0_MASK__SI__VI   0x000000ffL
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC1_MASK__SI__VI   0x0000ff00L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC2_MASK__SI__VI   0x00ff0000L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC3_MASK__SI__VI   0xff000000L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC4_MASK__SI__VI   0x000000ffL
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC5_MASK__SI__VI   0x0000ff00L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC6_MASK__SI__VI   0x00ff0000L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC7_MASK__SI__VI   0xff000000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC10_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC11_MASK__SI__VI  0xff000000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC8_MASK__SI__VI   0x000000ffL
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC9_MASK__SI__VI   0x0000ff00L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC12_MASK__SI__VI  0x000000ffL
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC13_MASK__SI__VI  0x0000ff00L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC14_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC15_MASK__SI__VI  0xff000000L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC16_MASK__SI__VI  0x000000ffL
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC17_MASK__SI__VI  0x0000ff00L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC18_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC19_MASK__SI__VI  0xff000000L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC20_MASK__SI__VI  0x000000ffL
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC21_MASK__SI__VI  0x0000ff00L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC22_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC23_MASK__SI__VI  0xff000000L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC24_MASK__SI__VI  0x000000ffL
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC25_MASK__SI__VI  0x0000ff00L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC26_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC27_MASK__SI__VI  0xff000000L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC28_MASK__SI__VI  0x000000ffL
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC29_MASK__SI__VI  0x0000ff00L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC30_MASK__SI__VI  0x00ff0000L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC31_MASK__SI__VI  0xff000000L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_CHECKSUM_MASK__SI__VI 0x000000ffL
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB0_MASK__SI__VI 0x0000ff00L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB1_MASK__SI__VI 0x00ff0000L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB2_MASK__SI__VI 0xff000000L
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_FR_MASK__SI__VI 0x00001000L
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MB3_MASK__SI__VI 0x000000ffL
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MF_MASK__SI__VI 0x00000300L
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_DATA_SIGN_MASK__SI__VI 0x80000000L
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT_MASK__SI__VI 0x00ffffffL
#define AFMT_RAMP_CONTROL1__AFMT_AUDIO_TEST_CH_DISABLE_MASK__SI__VI 0xff000000L
#define AFMT_RAMP_CONTROL1__AFMT_RAMP_MIN_COUNT_MASK__SI__VI 0x00ffffffL
#define AFMT_RAMP_CONTROL2__AFMT_RAMP_INC_COUNT_MASK__SI__VI 0x00ffffffL
#define AFMT_RAMP_CONTROL3__AFMT_RAMP_DEC_COUNT_MASK__SI__VI 0x00ffffffL
#define AFMT_STATUS__AFMT_AUDIO_ENABLE_MASK__SI__VI     0x00000010L
#define AFMT_STATUS__AFMT_AUDIO_FIFO_OVERFLOW_MASK__SI__VI 0x01000000L
#define AFMT_STATUS__AFMT_AZ_AUDIO_ENABLE_CHG_MASK__SI__VI 0x40000000L
#define AFMT_STATUS__AFMT_AZ_HBR_ENABLE_MASK__SI__VI    0x00000100L
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC0_UPDATE_MASK__SI__VI 0x00000004L
#define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK__CI__VI      0x00003f00L
#define ATC_ATS_CNTL__DEBUG_ECO_MASK__CI__VI            0x000f0000L
#define ATC_ATS_CNTL__DISABLE_ATC_MASK__CI__VI          0x00000001L
#define ATC_ATS_CNTL__DISABLE_PASID_MASK__CI__VI        0x00000004L
#define ATC_ATS_CNTL__DISABLE_PRI_MASK__CI__VI          0x00000002L
#define ATC_ATS_DEBUG__ADDRESS_TRANSLATION_REQUEST_WRITE_PERMS_MASK__CI__VI 0x00000004L
#define ATC_ATS_DEBUG__DEBUG_BUS_SELECT_MASK__CI__VI    0x00020000L
#define ATC_ATS_DEBUG__DISALLOW_ERR_TO_DONE_MASK__CI__VI 0x00004000L
#define ATC_ATS_DEBUG__EXE_BIT_MASK__CI__VI             0x00000080L
#define ATC_ATS_DEBUG__IDENT_RETURN_MASK__CI__VI        0x00000002L
#define ATC_ATS_DEBUG__IGNORE_FED_MASK__CI__VI          0x00008000L
#define ATC_ATS_DEBUG__INVALIDATE_ALL_MASK__CI__VI      0x00000001L
#define ATC_ATS_DEBUG__INVALIDATION_REQUESTS_DISALLOWED_WHEN_ATC_IS_DISABLED_MASK__CI__VI 0x00010000L
#define ATC_ATS_DEBUG__NUM_REQUESTS_AT_ERR_MASK__CI__VI 0x00003c00L
#define ATC_ATS_DEBUG__PAGE_REQUESTS_USE_RELAXED_ORDERING_MASK__CI__VI 0x00000020L
#define ATC_ATS_DEBUG__PAGE_REQUEST_PERMS_MASK__CI__VI  0x00000100L
#define ATC_ATS_DEBUG__PRIV_BIT_MASK__CI__VI            0x00000040L
#define ATC_ATS_DEBUG__UNTRANSLATED_ONLY_REQUESTS_CARRY_SIZE_MASK__CI__VI 0x00000200L
#define ATC_ATS_DEFAULT_PAGE_CNTL__DEFAULT_PAGE_HIGH_MASK__CI 0x0000003cL
#define ATC_ATS_DEFAULT_PAGE_CNTL__SEND_DEFAULT_PAGE_MASK__CI__VI 0x00000001L
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK__CI 0xffffffffL
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK__CI  0x03f00000L
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK__CI 0x0000fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK__CI 0x0000003fL
#define ATC_ATS_FAULT_DEBUG__ALLOW_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES_MASK__CI__VI 0x00000100L
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR_MASK__CI__VI 0x00010000L
#define ATC_ATS_FAULT_DEBUG__CREDITS_ATS_IH_MASK__CI__VI 0x0000001fL
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK__CI__VI 0xffffffffL
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK__CI__VI 0x00010000L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK__CI__VI 0x00008000L
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK__CI  0x0000003fL
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK__CI__VI 0x00020000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK__CI__VI 0x0f000000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK__CI__VI 0x00040000L
#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK__CI__VI  0x00f80000L
#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK__CI__VI    0x00007c00L
#define ATC_ATS_STATUS__BUSY_MASK__CI__VI               0x00000001L
#define ATC_ATS_STATUS__CRASHED_MASK__CI__VI            0x00000002L
#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000004L
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_L2_MASK__CI__VI  0x0003f000L
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_RPB_MASK__CI__VI 0x0ff00000L
#define ATC_L1RD_DEBUG_TLB__DEBUG_ECO_MASK__CI__VI      0x30000000L
#define ATC_L1RD_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x80000000L
#define ATC_L1RD_DEBUG_TLB__DISABLE_FRAGMENTS_MASK__CI__VI 0x00000001L
#define ATC_L1RD_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK__CI__VI 0x00000002L
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK__CI__VI 0x000000f0L
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x00000700L
#define ATC_L1RD_DEBUG_TLB__INVALIDATE_ALL_MASK__CI__VI 0x40000000L
#define ATC_L1RD_STATUS__BAD_NEED_ATS_MASK__CI__VI      0x00000100L
#define ATC_L1RD_STATUS__BUSY_MASK__CI__VI              0x00000001L
#define ATC_L1RD_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000002L
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_L2_MASK__CI__VI  0x0003f000L
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_RPB_MASK__CI__VI 0x0ff00000L
#define ATC_L1WR_DEBUG_TLB__DEBUG_ECO_MASK__CI__VI      0x30000000L
#define ATC_L1WR_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x80000000L
#define ATC_L1WR_DEBUG_TLB__DISABLE_FRAGMENTS_MASK__CI__VI 0x00000001L
#define ATC_L1WR_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK__CI__VI 0x00000002L
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK__CI__VI 0x000000f0L
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x00000700L
#define ATC_L1WR_DEBUG_TLB__INVALIDATE_ALL_MASK__CI__VI 0x40000000L
#define ATC_L1WR_STATUS__BAD_NEED_ATS_MASK__CI__VI      0x00000100L
#define ATC_L1WR_STATUS__BUSY_MASK__CI__VI              0x00000001L
#define ATC_L1WR_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000002L
#define ATC_L1_ADDRESS_OFFSET__LOGICAL_ADDRESS_MASK__CI__VI 0xffffffffL
#define ATC_L1_CNTL__DONT_NEED_ATS_BEHAVIOR_MASK__CI__VI 0x00000003L
#define ATC_L1_CNTL__NEED_ATS_BEHAVIOR_MASK__CI__VI     0x00000004L
#define ATC_L1_CNTL__NEED_ATS_SNOOP_DEFAULT_MASK__CI__VI 0x00000010L
#define ATC_L2_CNTL2__BANK_SELECT_MASK__CI__VI          0x0000003fL
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK__CI__VI 0x00000100L
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK__CI__VI 0x00000e00L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK__CI__VI 0x000000c0L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK__CI__VI 0x001f8000L
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK__CI__VI   0x00007000L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK__CI__VI 0x00000100L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK__CI__VI 0x00000003L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK__CI__VI 0x00000200L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK__CI__VI 0x00000030L
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT_MASK__CI__VI    0x00018000L
#define ATC_L2_DEBUG2__DEBUG_ECO_MASK__CI__VI           0x00060000L
#define ATC_L2_DEBUG2__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x00004000L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_READ_RETURNS_MASK__CI 0x00000800L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_WRITE_RETURNS_MASK__CI 0x00001000L
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_PER_DOMAIN_MASK__CI 0x00000400L
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE_MASK__CI__VI 0x0000001fL
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x000000e0L
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS_MASK__CI__VI    0x00000100L
#define ATC_L2_DEBUG2__INVALIDATE_ALL_MASK__CI__VI      0x00000200L
#define ATC_L2_DEBUG__CREDITS_L2_ATS_MASK__CI__VI       0x0000003fL
#define ATC_MISC_CG__ENABLE_MASK__CI__VI                0x00040000L
#define ATC_MISC_CG__MEM_LS_ENABLE_MASK__CI__VI         0x00080000L
#define ATC_MISC_CG__OFFDLY_MASK__CI__VI                0x00000fc0L
#define ATC_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI        0x20000000L
#define ATC_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI       0x10000000L
#define ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI    0x0f000000L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI     0x000000ffL
#define ATC_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI        0x20000000L
#define ATC_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI       0x10000000L
#define ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI    0x0f000000L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI     0x000000ffL
#define ATC_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI        0x20000000L
#define ATC_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI       0x10000000L
#define ATC_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI    0x0f000000L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI     0x000000ffL
#define ATC_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI        0x20000000L
#define ATC_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI       0x10000000L
#define ATC_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI    0x0f000000L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI     0x000000ffL
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI  0xffff0000L
#define ATC_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI     0x0000ffffL
#define ATC_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI     0xffffffffL
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define ATC_VMID0_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID0_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID10_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID10_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID11_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID11_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID12_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID12_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID13_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID13_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID14_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID14_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID15_PASID_MAPPING__PASID_MASK__CI__VI    0x0000ffffL
#define ATC_VMID15_PASID_MAPPING__VALID_MASK__CI__VI    0x80000000L
#define ATC_VMID1_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID1_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID2_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID2_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID3_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID3_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID4_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID4_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID5_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID5_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID6_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID6_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID7_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID7_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID8_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID8_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID9_PASID_MAPPING__PASID_MASK__CI__VI     0x0000ffffL
#define ATC_VMID9_PASID_MAPPING__VALID_MASK__CI__VI     0x80000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK__CI__VI 0x00000001L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK__CI__VI 0x00000400L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK__CI__VI 0x00000800L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK__CI__VI 0x00001000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK__CI__VI 0x00002000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK__CI__VI 0x00004000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK__CI__VI 0x00008000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK__CI__VI 0x00000002L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK__CI__VI 0x00000004L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK__CI__VI 0x00000008L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK__CI__VI 0x00000010L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK__CI__VI 0x00000020L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK__CI__VI 0x00000040L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK__CI__VI 0x00000080L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK__CI__VI 0x00000100L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK__CI__VI 0x00000200L
#define ATC_VM_APERTURE0_CNTL2__VMIDS_USING_RANGE_MASK__CI__VI 0x0000ffffL
#define ATC_VM_APERTURE0_CNTL__ATS_ACCESS_MODE_MASK__CI__VI 0x00000003L
#define ATC_VM_APERTURE0_HIGH_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE0_LOW_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE1_CNTL2__VMIDS_USING_RANGE_MASK__CI__VI 0x0000ffffL
#define ATC_VM_APERTURE1_CNTL__ATS_ACCESS_MODE_MASK__CI__VI 0x00000003L
#define ATC_VM_APERTURE1_HIGH_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE1_LOW_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATTR00__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR01__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR02__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR03__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR04__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR05__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR06__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR07__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR08__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR09__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0A__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0B__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0C__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0D__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0E__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR0F__ATTR_PAL_MASK__SI__VI                   0x0000003fL
#define ATTR10__ATTR_BLINK_EN_MASK__SI__VI              0x00000008L
#define ATTR10__ATTR_CSEL_EN_MASK__SI__VI               0x00000080L
#define ATTR10__ATTR_GRPH_MODE_MASK__SI__VI             0x00000001L
#define ATTR10__ATTR_LGRPH_EN_MASK__SI__VI              0x00000004L
#define ATTR10__ATTR_MONO_EN_MASK__SI__VI               0x00000002L
#define ATTR10__ATTR_PANTOPONLY_MASK__SI__VI            0x00000020L
#define ATTR10__ATTR_PCLKBY2_MASK__SI__VI               0x00000040L
#define ATTR11__ATTR_OVSC_MASK__SI__VI                  0x000000ffL
#define ATTR12__ATTR_MAP_EN_MASK__SI__VI                0x0000000fL
#define ATTR12__ATTR_VSMUX_MASK__SI__VI                 0x00000030L
#define ATTR13__ATTR_PPAN_MASK__SI__VI                  0x0000000fL
#define ATTR14__ATTR_CSEL1_MASK__SI__VI                 0x00000003L
#define ATTR14__ATTR_CSEL2_MASK__SI__VI                 0x0000000cL
#define ATTRDR__ATTR_DATA_MASK__SI__VI                  0x000000ffL
#define ATTRDW__ATTR_DATA_MASK__SI__VI                  0x000000ffL
#define ATTRX__ATTR_IDX_MASK__SI__VI                    0x0000001fL
#define ATTRX__ATTR_PAL_RW_ENB_MASK__SI__VI             0x00000020L
#define AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR0__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR10__MAX_CHANNELS_MASK__SI__VI   0x00000007L
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR11__MAX_CHANNELS_MASK__SI__VI   0x00000007L
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR12__MAX_CHANNELS_MASK__SI__VI   0x00000007L
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR13__MAX_CHANNELS_MASK__SI__VI   0x00000007L
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR1__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR2__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR3__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR4__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR5__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR6__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR7__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR8__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2_MASK__SI__VI 0x00ff0000L
#define AUDIO_DESCRIPTOR9__MAX_CHANNELS_MASK__SI__VI    0x00000007L
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_MASK__SI__VI 0x0000ff00L
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_STEREO_MASK__SI__VI 0xff000000L
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_AK_MASK__SI__VI  0x00000400L
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_MASK__SI__VI     0x00000200L
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT_MASK__SI__VI    0x00000100L
#define AUXN_IMPCAL__AUXN_IMPCAL_ENABLE_MASK__SI__VI    0x00000001L
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_ENABLE_MASK__SI__VI 0x10000000L
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_MASK__SI__VI  0x0f000000L
#define AUXN_IMPCAL__AUXN_IMPCAL_STEP_DELAY_MASK__SI__VI 0x00f00000L
#define AUXN_IMPCAL__AUXN_IMPCAL_VALUE_MASK__SI__VI     0x000f0000L
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_AK_MASK__SI__VI  0x00000400L
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_MASK__SI__VI     0x00000200L
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT_MASK__SI__VI    0x00000100L
#define AUXP_IMPCAL__AUXP_IMPCAL_ENABLE_MASK__SI__VI    0x00000001L
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_ENABLE_MASK__SI__VI 0x10000000L
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_MASK__SI__VI  0x0f000000L
#define AUXP_IMPCAL__AUXP_IMPCAL_STEP_DELAY_MASK__SI__VI 0x00f00000L
#define AUXP_IMPCAL__AUXP_IMPCAL_VALUE_MASK__SI__VI     0x000f0000L
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY_MASK__SI__VI  0x00000003L
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG_MASK__SI__VI 0x02000000L
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ_MASK__SI__VI 0x01000000L
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ_MASK__SI__VI 0x01000000L
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO_MASK__SI__VI 0x00000400L
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO_MASK__SI__VI 0x00000100L
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS_MASK__SI__VI 0x0000000cL
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG_MASK__SI__VI 0x00020000L
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ_MASK__SI__VI 0x00010000L
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ_MASK__SI__VI 0x00010000L
#define AUX_CONTROL__AUX_DEGLITCH_EN_MASK__SI__VI       0x20000000L
#define AUX_CONTROL__AUX_EN_MASK__SI__VI                0x00000001L
#define AUX_CONTROL__AUX_HPD_SEL_MASK__SI__VI           0x00700000L
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON_MASK__SI__VI 0x00010000L
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN_MASK__SI__VI     0x01000000L
#define AUX_CONTROL__AUX_LS_READ_EN_MASK__SI__VI        0x00000100L
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE_MASK__SI__VI 0x00001000L
#define AUX_CONTROL__AUX_MODE_DET_EN_MASK__SI__VI       0x00040000L
#define AUX_CONTROL__AUX_TEST_MODE_MASK__SI__VI         0x10000000L
#define AUX_CONTROL__SPARE_0_MASK__SI__VI               0x40000000L
#define AUX_CONTROL__SPARE_1_MASK__SI__VI               0x80000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT_MASK__SI__VI 0x00020000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_START_MASK__SI__VI 0x00040000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_STOP_MASK__SI__VI 0x00080000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_DETECTION_THRESHOLD_MASK__SI__VI 0x70000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_HALF_SYM_DETECT_LEN_MASK__SI__VI 0x00003000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_PHASE_DETECT_LEN_MASK__SI__VI 0x00300000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_RECEIVE_WINDOW_MASK__SI__VI 0x00000700L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_START_WINDOW_MASK__SI__VI 0x00000070L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TIMEOUT_LEN_MASK__SI__VI 0x07000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TRANSITION_FILTER_EN_MASK__SI__VI 0x00010000L
#define AUX_DPHY_RX_CONTROL1__AUX_RX_PRECHARGE_SKIP_MASK__SI__VI 0x000000ffL
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_FRACT_MASK__SI__VI 0x001f0000L
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_MASK__SI__VI 0x3fe00000L
#define AUX_DPHY_RX_STATUS__AUX_RX_STATE_MASK__SI__VI   0x00000007L
#define AUX_DPHY_RX_STATUS__AUX_RX_SYNC_VALID_COUNT_MASK__SI__VI 0x00001f00L
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_LEN_MASK__SI__VI 0x00000007L
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_SYMBOLS_MASK__SI__VI 0x00003f00L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_RATE_MASK__SI__VI 0x00000030L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_DIV_MASK__SI__VI 0x01ff0000L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_SEL_MASK__SI__VI 0x00000001L
#define AUX_DPHY_TX_STATUS__AUX_TX_ACTIVE_MASK__SI__VI  0x00000001L
#define AUX_DPHY_TX_STATUS__AUX_TX_HALF_SYM_PERIOD_MASK__SI__VI 0x01ff0000L
#define AUX_DPHY_TX_STATUS__AUX_TX_STATE_MASK__SI__VI   0x00000070L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK_MASK__SI__VI 0x00000020L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT_MASK__SI__VI 0x00000010L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_MASK_MASK__SI__VI 0x00000040L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK_MASK__SI__VI 0x00000002L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT_MASK__SI__VI 0x00000001L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK_MASK__SI__VI 0x00000004L
#define AUX_LS_DATA__AUX_LS_DATA_MASK__SI__VI           0x0000ff00L
#define AUX_LS_DATA__AUX_LS_INDEX_MASK__SI__VI          0x001f0000L
#define AUX_LS_STATUS__AUX_LS_CP_IRQ_MASK__SI__VI       0x20000000L
#define AUX_LS_STATUS__AUX_LS_DONE_MASK__SI__VI         0x00000001L
#define AUX_LS_STATUS__AUX_LS_HPD_DISCON_MASK__SI__VI   0x00000200L
#define AUX_LS_STATUS__AUX_LS_NON_AUX_MODE_MASK__SI__VI 0x00000800L
#define AUX_LS_STATUS__AUX_LS_REPLY_BYTE_COUNT_MASK__SI__VI 0x1f000000L
#define AUX_LS_STATUS__AUX_LS_REQ_MASK__SI__VI          0x00000002L
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_START_MASK__SI__VI 0x00080000L
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_STOP_MASK__SI__VI 0x00004000L
#define AUX_LS_STATUS__AUX_LS_RX_MIN_COUNT_VIOL_MASK__SI__VI 0x00001000L
#define AUX_LS_STATUS__AUX_LS_RX_OVERFLOW_MASK__SI__VI  0x00000100L
#define AUX_LS_STATUS__AUX_LS_RX_PARTIAL_BYTE_MASK__SI__VI 0x00000400L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_H_MASK__SI__VI 0x00400000L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_L_MASK__SI__VI 0x00800000L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_NO_DET_MASK__SI__VI 0x00100000L
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_H_MASK__SI__VI 0x00040000L
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_L_MASK__SI__VI 0x00020000L
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_MASK__SI__VI   0x00000080L
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_STATE_MASK__SI__VI 0x00000070L
#define AUX_LS_STATUS__AUX_LS_UPDATED_ACK_MASK__SI__VI  0x80000000L
#define AUX_LS_STATUS__AUX_LS_UPDATED_MASK__SI__VI      0x40000000L
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG_MASK__SI__VI   0x00000004L
#define AUX_SW_CONTROL__AUX_SW_GO_MASK__SI__VI          0x00000001L
#define AUX_SW_CONTROL__AUX_SW_START_DELAY_MASK__SI__VI 0x000000f0L
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES_MASK__SI__VI    0x001f0000L
#define AUX_SW_DATA__AUX_SW_AUTOINCREMENT_DISABLE_MASK__SI__VI 0x80000000L
#define AUX_SW_DATA__AUX_SW_DATA_MASK__SI__VI           0x0000ff00L
#define AUX_SW_DATA__AUX_SW_DATA_RW_MASK__SI__VI        0x00000001L
#define AUX_SW_DATA__AUX_SW_INDEX_MASK__SI__VI          0x001f0000L
#define AUX_SW_STATUS__AUX_ARB_STATUS_MASK__SI__VI      0xc0000000L
#define AUX_SW_STATUS__AUX_SW_DONE_MASK__SI__VI         0x00000001L
#define AUX_SW_STATUS__AUX_SW_HPD_DISCON_MASK__SI__VI   0x00000200L
#define AUX_SW_STATUS__AUX_SW_NON_AUX_MODE_MASK__SI__VI 0x00000800L
#define AUX_SW_STATUS__AUX_SW_REPLY_BYTE_COUNT_MASK__SI__VI 0x1f000000L
#define AUX_SW_STATUS__AUX_SW_REQ_MASK__SI__VI          0x00000002L
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_START_MASK__SI__VI 0x00080000L
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_STOP_MASK__SI__VI 0x00004000L
#define AUX_SW_STATUS__AUX_SW_RX_MIN_COUNT_VIOL_MASK__SI__VI 0x00001000L
#define AUX_SW_STATUS__AUX_SW_RX_OVERFLOW_MASK__SI__VI  0x00000100L
#define AUX_SW_STATUS__AUX_SW_RX_PARTIAL_BYTE_MASK__SI__VI 0x00000400L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_H_MASK__SI__VI 0x00400000L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_L_MASK__SI__VI 0x00800000L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_NO_DET_MASK__SI__VI 0x00100000L
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_H_MASK__SI__VI 0x00040000L
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_L_MASK__SI__VI 0x00020000L
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_MASK__SI__VI   0x00000080L
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_STATE_MASK__SI__VI 0x00000070L
#define AZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__APPLICATION_POSITION_IN_CYCLIC_BUFFER_MASK__SI__VI 0xffffffffL
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_FORCE_DTO_MASK__SI__VI 0x00000300L
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_MODULE_MASK__SI__VI 0xffff0000L
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_PHASE_MASK__SI__VI 0x0000ffffL
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_ISOCHRONOUS_MASK__SI__VI 0x00000010L
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_NON_SNOOP_MASK__SI__VI 0x00000001L
#define AZALIA_CUMULATIVE_LATENCY_COUNT__AZALIA_CUMULATIVE_LATENCY_COUNT_MASK__SI__VI 0xffffffffL
#define AZALIA_CUMULATIVE_REQUEST_COUNT__AZALIA_CUMULATIVE_REQUEST_COUNT_MASK__SI__VI 0xffffffffL
#define AZALIA_CYCLIC_BUFFER_SYNC__CYCLIC_BUFFER_SYNC_ENABLE_MASK__SI__VI 0x00000001L
#define AZALIA_DATA_DMA_CONTROL__AZALIA_IOC_GENERATION_METHOD_MASK__SI__VI 0x00010000L
#define AZALIA_DATA_DMA_CONTROL__AZALIA_UNDERFLOW_CONTROL_MASK__SI__VI 0x00020000L
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_ISOCHRONOUS_MASK__SI__VI 0x00000030L
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_NON_SNOOP_MASK__SI__VI 0x00000003L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT_MASK__SI__VI 0x000000f0L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET_MASK__SI__VI 0x0000000fL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET_MASK__SI__VI 0x00000001L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0_MASK__SI__VI 0x000000ffL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1_MASK__SI__VI 0x0000ff00L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2_MASK__SI__VI 0x00ff0000L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3_MASK__SI__VI 0xff000000L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_MASK__SI__VI 0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__SI 0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_MASK__SI__VI 0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI__VI 0x001f0000L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI__VI 0x00000fffL
#define AZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID_MASK__SI__VI 0xffffffffL
#define AZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT_MASK__SI__VI 0x000000f0L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET_MASK__SI__VI 0x0000000fL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET_MASK__SI__VI 0x00000001L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2__SUBSYSTEM_ID_BYTE1_MASK__SI__VI 0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3__SUBSYSTEM_ID_BYTE2_MASK__SI__VI 0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4__SUBSYSTEM_ID_BYTE3_MASK__SI__VI 0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0_MASK__SI__VI 0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1_MASK__SI__VI 0x0000ff00L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2_MASK__SI__VI 0x00ff0000L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3_MASK__SI__VI 0xff000000L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI__VI 0x001f0000L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI__VI 0x00000fffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI__VI 0xffffffffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_MASK__SI__VI 0xffffffffL
#define AZALIA_LATENCY_COUNTER_CONTROL__AZALIA_LATENCY_COUNTER_RESET_MASK__SI__VI 0x00000001L
#define AZALIA_RIRB_AND_DP_CONTROL__DP_DMA_NON_SNOOP_MASK__SI__VI 0x00000010L
#define AZALIA_RIRB_AND_DP_CONTROL__RIRB_NON_SNOOP_MASK__SI__VI 0x00000001L
#define AZALIA_UNDERFLOW_FILLER_SAMPLE__AZALIA_UNDERFLOW_FILLER_SAMPLE_MASK__SI__VI 0xffffffffL
#define AZALIA_WORSTCASE_LATENCY_COUNT__AZALIA_WORSTCASE_LATENCY_COUNT_MASK__SI__VI 0xffffffffL
#define AZ_TEST_DEBUG_DATA__AZ_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define BACO_CNTL_MISC__BACO_LINK_RST_WIDTH_SEL_MASK__CI__VI 0x0000000cL
#define BACO_CNTL_MISC__BIF_AZ_REQ_DIS_MASK__CI__VI     0x00000002L
#define BACO_CNTL_MISC__BIF_ROM_REQ_DIS_MASK__CI__VI    0x00000001L
#define BACO_CNTL__BACO_ANA_ISO_DIS_MASK__CI__VI        0x00000080L
#define BACO_CNTL__BACO_BCLK_OFF_MASK__CI__VI           0x00000002L
#define BACO_CNTL__BACO_BF_MEM_PHY_ISO_CNTRL_MASK__CI__VI 0x00020000L
#define BACO_CNTL__BACO_EN_MASK__CI__VI                 0x00000001L
#define BACO_CNTL__BACO_HANG_PROTECTION_EN_MASK__CI__VI 0x00000020L
#define BACO_CNTL__BACO_ISO_DIS_MASK__CI__VI            0x00000004L
#define BACO_CNTL__BACO_MODE_MASK__CI__VI               0x00000040L
#define BACO_CNTL__BACO_POWER_OFF_DRAM_MASK__CI__VI     0x00010000L
#define BACO_CNTL__BACO_POWER_OFF_MASK__CI__VI          0x00000008L
#define BACO_CNTL__BACO_RESET_EN_MASK__CI__VI           0x00000010L
#define BACO_CNTL__PWRGOOD_BF_MASK__CI__VI              0x00000200L
#define BACO_CNTL__PWRGOOD_DVO_MASK__CI__VI             0x00001000L
#define BACO_CNTL__PWRGOOD_GPIO_MASK__CI__VI            0x00000400L
#define BACO_CNTL__PWRGOOD_MEM_MASK__CI__VI             0x00000800L
#define BACO_CNTL__RCU_BIF_CONFIG_DONE_MASK__CI__VI     0x00000100L
#define BASE_ADDR_1__BASE_ADDR_MASK                     0xffffffffL
#define BASE_ADDR_2__BASE_ADDR_MASK                     0xffffffffL
#define BASE_ADDR_3__BASE_ADDR_MASK                     0xffffffffL
#define BASE_ADDR_4__BASE_ADDR_MASK                     0xffffffffL
#define BASE_ADDR_5__BASE_ADDR_MASK                     0xffffffffL
#define BASE_ADDR_6__BASE_ADDR_MASK                     0xffffffffL
#define BASE_CLASS__BASE_CLASS_MASK                     0x000000ffL
#define BCI_DEBUG_READ__DATA_MASK                       0x00ffffffL
#define BIF_BACO_DEBUG_LATCH__BIF_BACO_LATCH_FLG_MASK__CI__VI 0x00000001L
#define BIF_BACO_DEBUG__BIF_BACO_SCANDUMP_FLG_MASK__CI__VI 0x00000001L
#define BIF_BACO_MSIC__BACO_LINK_RST_SEL_MASK__CI       0x00000006L
#define BIF_BACO_MSIC__BIF_XTALIN_SEL_MASK__CI          0x00000001L
#define BIF_BUSNUM_CNTL1__ID_MASK_MASK                  0x000000ffL
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_EN_MASK            0x00000100L
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_SEL_MASK           0x000000ffL
#define BIF_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH_MASK  0x00020000L
#define BIF_BUSNUM_CNTL2__HDPREG_CNTL_MASK              0x00010000L
#define BIF_BUSNUM_LIST0__ID0_MASK                      0x000000ffL
#define BIF_BUSNUM_LIST0__ID1_MASK                      0x0000ff00L
#define BIF_BUSNUM_LIST0__ID2_MASK                      0x00ff0000L
#define BIF_BUSNUM_LIST0__ID3_MASK                      0xff000000L
#define BIF_BUSNUM_LIST1__ID4_MASK                      0x000000ffL
#define BIF_BUSNUM_LIST1__ID5_MASK                      0x0000ff00L
#define BIF_BUSNUM_LIST1__ID6_MASK                      0x00ff0000L
#define BIF_BUSNUM_LIST1__ID7_MASK                      0xff000000L
#define BIF_BUSY_DELAY_CNTR__DELAY_CNT_MASK             0x0000003fL
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_DBG_ANALOG_EN_MASK__CI__VI 0x00010000L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL_EN_MASK__CI__VI 0x00000020L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL_MASK__CI__VI 0x0000001eL
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PD_MASK__CI__VI 0x00000400L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PU_MASK__CI__VI 0x00008000L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PD_MASK__CI__VI 0x000003c0L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PU_MASK__CI__VI 0x00007800L
#define BIF_CLK_PDWN_DELAY_TIMER__TIMER_MASK__SI__CI    0x000003ffL
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK1_MASK         0x00000010L
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK2_MASK         0x00000020L
#define BIF_DEBUG_CNTL__DEBUG_EN_MASK                   0x00000001L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK1_MASK           0x00001f00L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK2_MASK           0x001f0000L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_XSP_MASK            0x01000000L
#define BIF_DEBUG_CNTL__DEBUG_MULTIBLOCKEN_MASK         0x00000002L
#define BIF_DEBUG_CNTL__DEBUG_OUT_EN_MASK               0x00000004L
#define BIF_DEBUG_CNTL__DEBUG_PAD_SEL_MASK              0x00000008L
#define BIF_DEBUG_CNTL__DEBUG_SWAP_MASK                 0x00000080L
#define BIF_DEBUG_CNTL__DEBUG_SYNC_CLKSEL_MASK          0xc0000000L
#define BIF_DEBUG_CNTL__DEBUG_SYNC_EN_MASK              0x00000040L
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK1_MASK              0x0000003fL
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK2_MASK              0x00003f00L
#define BIF_DEBUG_OUT__DEBUG_OUTPUT_MASK                0x0001ffffL
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID0_MASK__CI__VI  0x000000ffL
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID1_MASK__CI__VI  0x0000ff00L
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID2_MASK__CI__VI  0x00ff0000L
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID3_MASK__CI__VI  0xff000000L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID4_MASK__CI__VI  0x000000ffL
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID5_MASK__CI__VI  0x0000ff00L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID6_MASK__CI__VI  0x00ff0000L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID7_MASK__CI__VI  0xff000000L
#define BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS_MASK__CI__VI 0x00000008L
#define BIF_DOORBELL_CNTL__SELF_RING_DIS_MASK__CI__VI   0x00000001L
#define BIF_DOORBELL_CNTL__TRANS_CHECK_DIS_MASK__CI__VI 0x00000002L
#define BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN_MASK__CI__VI 0x00000004L
#define BIF_FB_EN__FB_READ_EN_MASK                      0x00000001L
#define BIF_FB_EN__FB_WRITE_EN_MASK                     0x00000002L
#define BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS_MASK__CI__VI 0x00000008L
#define BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS_MASK__CI__VI 0x00000004L
#define BIF_FEATURES_CONTROL_MISC__IGNORE_BE_CHECK_GASKET_COMB_DIS_MASK__CI__VI 0x00000100L
#define BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS_MASK__CI__VI 0x00000001L
#define BIF_FEATURES_CONTROL_MISC__PLL_SWITCH_IMPCTL_CAL_DONE_DIS_MASK__CI__VI 0x00000080L
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS_MASK__CI__VI 0x00000020L
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS_MASK__CI__VI 0x00000040L
#define BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS_MASK__CI__VI 0x00000002L
#define BIF_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS_MASK__CI__VI 0x00000010L
#define BIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__UPDATE_PERIOD_MASK__CI__VI 0xffffffffL
#define BIF_IMPCTL_RXCNTL__CAL_DONE_MASK__CI__VI        0x20000000L
#define BIF_IMPCTL_RXCNTL__CONT_AFTER_RX_DECT_MASK__CI__VI 0x00000010L
#define BIF_IMPCTL_RXCNTL__FORCE_RST_MASK__CI__VI       0x00000080L
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ_MASK__CI__VI    0x00001000L
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ_THRESH_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_RXCNTL__RX_ADJUST_MASK__CI__VI       0x00000007L
#define BIF_IMPCTL_RXCNTL__RX_BIAS_HIGH_MASK__CI__VI    0x00000008L
#define BIF_IMPCTL_RXCNTL__RX_CMP_AMBIG_MASK__CI__VI    0x10000000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_LOCKED_MASK__CI__VI   0x00040000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK_SEL_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_RXCNTL__SUSPEND_MASK__CI__VI         0x00000040L
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ_MASK__CI__VI    0x00020000L
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ_THRESH_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_SMPLCNTL__EXTEND_SAMPLES_MASK__CI__VI 0x00002000L
#define BIF_IMPCTL_SMPLCNTL__FORCE_DONE_MASK__CI__VI    0x00000001L
#define BIF_IMPCTL_SMPLCNTL__FORCE_ENABLE_MASK__CI__VI  0x00004000L
#define BIF_IMPCTL_SMPLCNTL__LOWER_SAMPLE_THRESH_MASK__CI__VI 0x03f00000L
#define BIF_IMPCTL_SMPLCNTL__RxPDNB_MASK__CI__VI        0x00000002L
#define BIF_IMPCTL_SMPLCNTL__SAMPLE_PERIOD_MASK__CI__VI 0x00001f00L
#define BIF_IMPCTL_SMPLCNTL__SETUP_TIME_MASK__CI__VI    0x000f8000L
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pd_MASK__CI__VI     0x00000004L
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pu_MASK__CI__VI     0x00000008L
#define BIF_IMPCTL_SMPLCNTL__UPPER_SAMPLE_THRESH_MASK__CI__VI 0xfc000000L
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_THRESH_pd_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_pd_MASK__CI__VI 0x00001000L
#define BIF_IMPCTL_TXCNTL_pd__TX_ADJUST_pd_MASK__CI__VI 0x00000007L
#define BIF_IMPCTL_TXCNTL_pd__TX_BIAS_HIGH_pd_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_TXCNTL_pd__TX_CMP_AMBIG_pd_MASK__CI__VI 0x10000000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_LOCKED_pd_MASK__CI__VI 0x00040000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_SEL_pd_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_pd_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_THRESH_pd_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_pd_MASK__CI__VI 0x00020000L
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_THRESH_pu_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_pu_MASK__CI__VI 0x00001000L
#define BIF_IMPCTL_TXCNTL_pu__TX_ADJUST_pu_MASK__CI__VI 0x00000007L
#define BIF_IMPCTL_TXCNTL_pu__TX_BIAS_HIGH_pu_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_TXCNTL_pu__TX_CMP_AMBIG_pu_MASK__CI__VI 0x10000000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_LOCKED_pu_MASK__CI__VI 0x00040000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_SEL_pu_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_pu_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_THRESH_pu_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_pu_MASK__CI__VI 0x00020000L
#define BIF_LNCNT_RESET__RESET_LNCNT_EN_MASK__CI        0x00000001L
#define BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT_MASK__CI__VI 0xffffffffL
#define BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT_MASK__CI__VI 0xffffffffL
#define BIF_PERFMON_CNTL__PERFCOUNTER_EN_MASK__CI__VI   0x00000001L
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET0_MASK__CI__VI 0x00000002L
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET1_MASK__CI__VI 0x00000004L
#define BIF_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI        0x00001f00L
#define BIF_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI        0x0003e000L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL0_ACK_TIMER_MASK__CI 0x00000007L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL1_ACK_TIMER_MASK__CI 0x00000038L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL_SWITCH_TIMER_MASK__CI 0x000003c0L
#define BIF_PWDN_COMMAND__REG_BU_pw_cmd_MASK__CI__VI    0x00000001L
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd_MASK__CI        0x00000004L
#define BIF_PWDN_COMMAND__REG_RWREG_RFEWDBIF_pw_cmd_MASK__CI__VI 0x00000002L
#define BIF_PWDN_STATUS__BU_REG_pw_status_MASK__CI__VI  0x00000001L
#define BIF_PWDN_STATUS__BX_REG_pw_status_MASK__CI      0x00000004L
#define BIF_PWDN_STATUS__RWREG_RFEWDBIF_REG_pw_status_MASK__CI__VI 0x00000002L
#define BIF_RESET_CNTL__LINK_TRAIN_EN_MASK__CI          0x00000004L
#define BIF_RESET_CNTL__RST_DONE_MASK__CI               0x00000002L
#define BIF_RESET_CNTL__STRAP_EN_MASK__CI               0x00000001L
#define BIF_RESET_EN__BIF_COR_RESET_EN_MASK__CI         0x00400000L
#define BIF_RESET_EN__CFG_RESET_EN_MASK__SI__CI         0x00000040L
#define BIF_RESET_EN__CFG_RESET_PULSE_WIDTH_MASK__SI__CI 0x0003f000L
#define BIF_RESET_EN__COR_RESET_EN_MASK__SI__CI         0x00000008L
#define BIF_RESET_EN__DRV_RESET_DELAY_SEL_MASK__SI__CI  0x000c0000L
#define BIF_RESET_EN__DRV_RESET_EN_MASK__SI__CI         0x00000080L
#define BIF_RESET_EN__FUNC0_FLR_EN_MASK__CI             0x00800000L
#define BIF_RESET_EN__FUNC0_RESET_DELAY_SEL_MASK__CI    0x0c000000L
#define BIF_RESET_EN__FUNC1_FLR_EN_MASK__CI             0x01000000L
#define BIF_RESET_EN__FUNC1_RESET_DELAY_SEL_MASK__CI    0x30000000L
#define BIF_RESET_EN__FUNC2_FLR_EN_MASK__CI             0x02000000L
#define BIF_RESET_EN__FUNC2_RESET_DELAY_SEL_MASK__CI    0xc0000000L
#define BIF_RESET_EN__HOT_RESET_EN_MASK__SI__CI         0x00000200L
#define BIF_RESET_EN__LINK_DISABLE_RESET_EN_MASK__SI__CI 0x00000400L
#define BIF_RESET_EN__LINK_DOWN_RESET_EN_MASK__SI__CI   0x00000800L
#define BIF_RESET_EN__PHY_RESET_EN_MASK__SI__CI         0x00000004L
#define BIF_RESET_EN__PIF_RSTB_EN_MASK__CI              0x00100000L
#define BIF_RESET_EN__PIF_STRAP_ALLVALID_EN_MASK__CI    0x00200000L
#define BIF_RESET_EN__REG_RESET_EN_MASK__SI__CI         0x00000010L
#define BIF_RESET_EN__RESET_CFGREG_ONLY_EN_MASK__SI__CI 0x00000100L
#define BIF_RESET_EN__SOFT_RST_MODE_MASK__CI            0x00000002L
#define BIF_RESET_EN__STY_RESET_EN_MASK__SI__CI         0x00000020L
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT0_RFE_RFEWDBIF_rst_MASK__CI__VI 0x00000001L
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT1_RFE_RFEWDBIF_rst_MASK__CI__VI 0x00000002L
#define BIF_RFE_IMPRST_CNTL__REG_RST_impEn_MASK__CI__VI 0x00000001L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BU_rst_MASK__CI__VI 0x00000001L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst_MASK__CI 0x00000004L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__RWREG_RFEWDBIF_rst_MASK__CI__VI 0x00000002L
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_CFG_FUNC_SEL_MASK__CI__VI 0x0000000eL
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_WR_TO_CFG_EN_MASK__CI__VI 0x00000001L
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_CFG_FUNC_SEL_MASK__CI__VI 0x000000e0L
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_WR_TO_CFG_EN_MASK__CI__VI 0x00000010L
#define BIF_RFE_MST_BU_CMDSTATUS__BU_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkGate_timer_MASK__CI__VI 0x000000ffL
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkSetup_timer_MASK__CI__VI 0x00000f00L
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_timeout_timer_MASK__CI__VI 0x00ff0000L
#define BIF_RFE_MST_BX_CMDSTATUS__BX_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkGate_timer_MASK__CI__VI 0x000000ffL
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkSetup_timer_MASK__CI__VI 0x00000f00L
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_timeout_timer_MASK__CI__VI 0x00ff0000L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkGate_timer_MASK__CI__VI 0x000000ffL
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkSetup_timer_MASK__CI__VI 0x00000f00L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_timeout_timer_MASK__CI__VI 0x00ff0000L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__RWREG_RFEWDBIF_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_TMOUT_STATUS__MstTmoutStatus_MASK__CI__VI 0x00000001L
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ALLMASTER_MASK__CI__VI 0x00000002L
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ARBITER_MASK__CI__VI 0x00000001L
#define BIF_RFE_SOFTRST_CNTL__REG_RST_rstTimer_MASK__CI__VI 0x0000ffffL
#define BIF_RFE_SOFTRST_CNTL__REG_RST_softRstPropEn_MASK__CI__VI 0x40000000L
#define BIF_RFE_SOFTRST_CNTL__SoftRstReg_MASK__CI__VI   0x80000000L
#define BIF_SCRATCH0__BIF_SCRATCH0_MASK                 0xffffffffL
#define BIF_SCRATCH1__BIF_SCRATCH1_MASK                 0xffffffffL
#define BIF_SLVARB_MODE__SLVARB_MODE_MASK__CI__VI       0x00000003L
#define BIF_SSA_DISP_LOWER__SSA_DISP_LOWER_MASK__CI     0x0003fffcL
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_DISP_UPPER__SSA_DISP_UPPER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_LOWER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX0_UPPER__SSA_GFX0_UPPER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_LOWER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX1_UPPER__SSA_GFX1_UPPER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_LOWER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX2_UPPER__SSA_GFX2_UPPER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_LOWER_MASK__CI     0x0003fffcL
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX3_UPPER__SSA_GFX3_UPPER_MASK__CI     0x0003fffcL
#define BIF_SSA_MC_LOWER__SSA_MC_FB_STALL_EN_MASK__CI   0x20000000L
#define BIF_SSA_MC_LOWER__SSA_MC_LOWER_MASK__CI         0x0003fffcL
#define BIF_SSA_MC_LOWER__SSA_MC_REG_CMP_EN_MASK__CI    0x40000000L
#define BIF_SSA_MC_LOWER__SSA_MC_REG_STALL_EN_MASK__CI  0x80000000L
#define BIF_SSA_MC_UPPER__SSA_MC_UPPER_MASK__CI         0x0003fffcL
#define BIF_SSA_PWR_STATUS__SSA_DISP_PWR_STATUS_MASK__CI 0x00000002L
#define BIF_SSA_PWR_STATUS__SSA_GFX_PWR_STATUS_MASK__CI 0x00000001L
#define BIF_SSA_PWR_STATUS__SSA_MC_PWR_STATUS_MASK__CI  0x00000004L
#define BIF_XDMA_HI__BIF_XDMA_UPPER_BOUND_MASK__CI__VI  0x1fffffffL
#define BIF_XDMA_LO__BIF_XDMA_APER_EN_MASK__CI__VI      0x80000000L
#define BIF_XDMA_LO__BIF_XDMA_LOWER_BOUND_MASK__CI__VI  0x1fffffffL
#define BIOS_SCRATCH_0__BIOS_SCRATCH_0_MASK             0xffffffffL
#define BIOS_SCRATCH_10__BIOS_SCRATCH_10_MASK           0xffffffffL
#define BIOS_SCRATCH_11__BIOS_SCRATCH_11_MASK           0xffffffffL
#define BIOS_SCRATCH_12__BIOS_SCRATCH_12_MASK           0xffffffffL
#define BIOS_SCRATCH_13__BIOS_SCRATCH_13_MASK           0xffffffffL
#define BIOS_SCRATCH_14__BIOS_SCRATCH_14_MASK           0xffffffffL
#define BIOS_SCRATCH_15__BIOS_SCRATCH_15_MASK           0xffffffffL
#define BIOS_SCRATCH_1__BIOS_SCRATCH_1_MASK             0xffffffffL
#define BIOS_SCRATCH_2__BIOS_SCRATCH_2_MASK             0xffffffffL
#define BIOS_SCRATCH_3__BIOS_SCRATCH_3_MASK             0xffffffffL
#define BIOS_SCRATCH_4__BIOS_SCRATCH_4_MASK             0xffffffffL
#define BIOS_SCRATCH_5__BIOS_SCRATCH_5_MASK             0xffffffffL
#define BIOS_SCRATCH_6__BIOS_SCRATCH_6_MASK             0xffffffffL
#define BIOS_SCRATCH_7__BIOS_SCRATCH_7_MASK             0xffffffffL
#define BIOS_SCRATCH_8__BIOS_SCRATCH_8_MASK             0xffffffffL
#define BIOS_SCRATCH_9__BIOS_SCRATCH_9_MASK             0xffffffffL
#define BIST__BIST_CAP_MASK                             0x00000080L
#define BIST__BIST_COMP_MASK                            0x0000000fL
#define BIST__BIST_STRT_MASK                            0x00000040L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN_MASK__SI__VI 0x00000008L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN_MASK__SI__VI 0x00000004L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE_MASK__SI__VI 0xffff0000L
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_ABM_EN_MASK__SI__VI 0x00000001L
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_AMBIENT_LEVEL_EN_MASK__SI__VI 0x00000002L
#define BL1_PWM_AMBIENT_LIGHT_LEVEL__BL1_PWM_AMBIENT_LIGHT_LEVEL_MASK__SI__VI 0x0001ffffL
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI__VI 0x00ff0000L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI__VI 0x00000002L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN_MASK__SI__VI 0x00000001L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT_MASK__SI__VI 0x0000ff00L
#define BL1_PWM_CURRENT_ABM_LEVEL__BL1_PWM_CURRENT_ABM_LEVEL_MASK__SI__VI 0x0001ffffL
#define BL1_PWM_FINAL_DUTY_CYCLE__BL1_PWM_FINAL_DUTY_CYCLE_MASK__SI__VI 0x0001ffffL
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL_MASK__SI 0x00020000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN_MASK__SI__VI 0x80000000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN_MASK__SI__VI 0x01000000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_LOCK_MASK__SI__VI 0x00000001L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_UPDATE_PENDING_MASK__SI__VI 0x00000100L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_UPDATE_AT_FRAME_START_MASK__SI__VI 0x00010000L
#define BL1_PWM_MINIMUM_DUTY_CYCLE__BL1_PWM_MINIMUM_DUTY_CYCLE_MASK__SI__VI 0x0001ffffL
#define BL1_PWM_TARGET_ABM_LEVEL__BL1_PWM_TARGET_ABM_LEVEL_MASK__SI__VI 0x0001ffffL
#define BL1_PWM_USER_LEVEL__BL1_PWM_USER_LEVEL_MASK__SI__VI 0x0001ffffL
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_BL_OUT_ENABLE_MASK__SI__VI 0x40000000L
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_MASK__SI__VI 0x80000000L
#define BL_PWM_CNTL2__BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE_MASK__SI__VI 0x0000ffffL
#define BL_PWM_CNTL2__DBG_BL_PWM_INPUT_REFCLK_SELECT_MASK__SI__VI 0x30000000L
#define BL_PWM_CNTL__BL_ACTIVE_INT_FRAC_CNT_MASK__SI__VI 0x0000ffffL
#define BL_PWM_CNTL__BL_PWM_EN_MASK__SI__VI             0x80000000L
#define BL_PWM_CNTL__BL_PWM_FRACTIONAL_EN_MASK__SI__VI  0x40000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL_MASK__SI 0x00020000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN_MASK__SI__VI 0x80000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_MASK__SI__VI 0x01000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_LOCK_MASK__SI__VI 0x00000001L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_UPDATE_PENDING_MASK__SI__VI 0x00000100L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_UPDATE_AT_FRAME_START_MASK__SI__VI 0x00010000L
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_BITCNT_MASK__SI__VI 0x000f0000L
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_MASK__SI__VI  0x0000ffffL
#define BUS_CNTL__BIF_ERR_RTR_BKPRESSURE_EN_MASK        0x00000100L
#define BUS_CNTL__BIOS_ROM_DIS_MASK                     0x00000002L
#define BUS_CNTL__BIOS_ROM_WRT_EN_MASK                  0x00000001L
#define BUS_CNTL__PMI_BM_DIS_MASK                       0x00000010L
#define BUS_CNTL__PMI_INT_DIS_MASK                      0x00000020L
#define BUS_CNTL__PMI_IO_DIS_MASK                       0x00000004L
#define BUS_CNTL__PMI_MEM_DIS_MASK                      0x00000008L
#define BUS_CNTL__RD_STALL_IO_WR_MASK__CI__VI           0x00040000L
#define BUS_CNTL__SET_AZ_TC_MASK                        0x00001c00L
#define BUS_CNTL__SET_MC_TC_MASK                        0x0000e000L
#define BUS_CNTL__VGA_MEM_COHERENCY_DIS_MASK            0x00000080L
#define BUS_CNTL__VGA_REG_COHERENCY_DIS_MASK            0x00000040L
#define BUS_CNTL__ZERO_BE_RD_EN_MASK                    0x00020000L
#define BUS_CNTL__ZERO_BE_WR_EN_MASK                    0x00010000L
#define BX_RESET_EN__COR_RESET_EN_MASK__CI__VI          0x00000001L
#define BX_RESET_EN__REG_RESET_EN_MASK__CI__VI          0x00000002L
#define BX_RESET_EN__STY_RESET_EN_MASK__CI__VI          0x00000004L
#define CACHE_LINE__CACHE_LINE_SIZE_MASK                0x000000ffL
#define CAPTURE_HOST_BUSNUM__CHECK_EN_MASK              0x00000001L
#define CAP_PTR__CAP_PTR_MASK                           0x000000ffL
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND0_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND0_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND1_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND1_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND2_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND2_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND3_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND3_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND4_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND4_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND5_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND5_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND6_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND6_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK          0x00e00000L
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK         0x1f000000L
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK          0x001f0000L
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK          0x000000e0L
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK         0x00001f00L
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK          0x0000001fL
#define CB_BLEND7_CONTROL__DISABLE_ROP3_MASK            0x80000000L
#define CB_BLEND7_CONTROL__ENABLE_MASK                  0x40000000L
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK    0x20000000L
#define CB_BLEND_ALPHA__BLEND_ALPHA_MASK                0xffffffffL
#define CB_BLEND_BLUE__BLEND_BLUE_MASK                  0xffffffffL
#define CB_BLEND_GREEN__BLEND_GREEN_MASK                0xffffffffL
#define CB_BLEND_RED__BLEND_RED_MASK                    0xffffffffL
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CB_CGTT_SCLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CB_COLOR0_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR0_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR0_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR0_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR0_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR0_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR0_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR0_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR0_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR0_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR0_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR0_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR0_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR0_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR0_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR0_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR0_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR0_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR0_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR0_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR0_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR0_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR0_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR0_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR0_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR1_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR1_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR1_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR1_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR1_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR1_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR1_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR1_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR1_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR1_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR1_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR1_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR1_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR1_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR1_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR1_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR1_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR1_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR1_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR1_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR1_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR1_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR1_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR1_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR1_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR2_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR2_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR2_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR2_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR2_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR2_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR2_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR2_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR2_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR2_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR2_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR2_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR2_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR2_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR2_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR2_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR2_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR2_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR2_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR2_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR2_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR2_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR2_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR2_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR2_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR3_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR3_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR3_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR3_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR3_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR3_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR3_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR3_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR3_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR3_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR3_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR3_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR3_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR3_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR3_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR3_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR3_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR3_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR3_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR3_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR3_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR3_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR3_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR3_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR3_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR4_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR4_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR4_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR4_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR4_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR4_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR4_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR4_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR4_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR4_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR4_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR4_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR4_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR4_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR4_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR4_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR4_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR4_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR4_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR4_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR4_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR4_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR4_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR4_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR4_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR5_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR5_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR5_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR5_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR5_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR5_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR5_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR5_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR5_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR5_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR5_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR5_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR5_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR5_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR5_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR5_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR5_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR5_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR5_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR5_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR5_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR5_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR5_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR5_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR5_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR6_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR6_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR6_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR6_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR6_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR6_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR6_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR6_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR6_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR6_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR6_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR6_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR6_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR6_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR6_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR6_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR6_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR6_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR6_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR6_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR6_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR6_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR6_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR6_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR6_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR7_ATTRIB__FMASK_BANK_HEIGHT_MASK        0x00000c00L
#define CB_COLOR7_ATTRIB__FMASK_TILE_MODE_INDEX_MASK    0x000003e0L
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK        0x00020000L
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK            0x00018000L
#define CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK              0x00007000L
#define CB_COLOR7_ATTRIB__TILE_MODE_INDEX_MASK          0x0000001fL
#define CB_COLOR7_BASE__BASE_256B_MASK                  0xffffffffL
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK         0xffffffffL
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK         0xffffffffL
#define CB_COLOR7_CMASK_SLICE__TILE_MAX_MASK            0x00003fffL
#define CB_COLOR7_CMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR7_FMASK_SLICE__TILE_MAX_MASK            0x003fffffL
#define CB_COLOR7_FMASK__BASE_256B_MASK                 0xffffffffL
#define CB_COLOR7_INFO__BLEND_BYPASS_MASK               0x00010000L
#define CB_COLOR7_INFO__BLEND_CLAMP_MASK                0x00008000L
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK    0x03800000L
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK      0x00700000L
#define CB_COLOR7_INFO__CMASK_IS_LINEAR_MASK            0x00080000L
#define CB_COLOR7_INFO__COMPRESSION_MASK                0x00004000L
#define CB_COLOR7_INFO__COMP_SWAP_MASK                  0x00001800L
#define CB_COLOR7_INFO__ENDIAN_MASK                     0x00000003L
#define CB_COLOR7_INFO__FAST_CLEAR_MASK                 0x00002000L
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR7_INFO__FORMAT_MASK                     0x0000007cL
#define CB_COLOR7_INFO__LINEAR_GENERAL_MASK             0x00000080L
#define CB_COLOR7_INFO__NUMBER_TYPE_MASK                0x00000700L
#define CB_COLOR7_INFO__ROUND_MODE_MASK                 0x00040000L
#define CB_COLOR7_INFO__SIMPLE_FLOAT_MASK               0x00020000L
#define CB_COLOR7_PITCH__FMASK_TILE_MAX_MASK__CI__VI    0x7ff00000L
#define CB_COLOR7_PITCH__TILE_MAX_MASK                  0x000007ffL
#define CB_COLOR7_SLICE__TILE_MAX_MASK                  0x003fffffL
#define CB_COLOR7_VIEW__SLICE_MAX_MASK                  0x00ffe000L
#define CB_COLOR7_VIEW__SLICE_START_MASK                0x000007ffL
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK           0x00000008L
#define CB_COLOR_CONTROL__MODE_MASK                     0x00000070L
#define CB_COLOR_CONTROL__ROP3_MASK                     0x00ff0000L
#define CB_DEBUG_BUS_13__AC_BUSY_MASK__SI__CI           0x00000008L
#define CB_DEBUG_BUS_13__CACHE_CTRL_BUSY_MASK__SI__CI   0x00000020L
#define CB_DEBUG_BUS_13__CRW_BUSY_MASK__SI__CI          0x00000010L
#define CB_DEBUG_BUS_13__EVICT_PENDING_MASK__SI__CI     0x00000200L
#define CB_DEBUG_BUS_13__FC_RD_PENDING_MASK__SI__CI     0x00000100L
#define CB_DEBUG_BUS_13__FC_WR_PENDING_MASK__SI__CI     0x00000080L
#define CB_DEBUG_BUS_13__LAST_RD_ARB_WINNER_MASK__SI__CI 0x00000400L
#define CB_DEBUG_BUS_13__MC_WR_PENDING_MASK__SI__CI     0x00000040L
#define CB_DEBUG_BUS_13__MU_BUSY_MASK__SI__CI           0x00000002L
#define CB_DEBUG_BUS_13__MU_STATE_MASK__SI__CI          0x0007f800L
#define CB_DEBUG_BUS_13__TILE_INTFC_BUSY_MASK__SI__CI   0x00000001L
#define CB_DEBUG_BUS_13__TQ_BUSY_MASK__SI__CI           0x00000004L
#define CB_DEBUG_BUS_14__ADDR_BUSY_MASK__SI__CI         0x00000010L
#define CB_DEBUG_BUS_14__CACHE_CTL_BUSY_MASK__SI__CI    0x00000008L
#define CB_DEBUG_BUS_14__CLEAR_BUSY_MASK__SI__CI        0x00000100L
#define CB_DEBUG_BUS_14__FOP_BUSY_MASK__SI__CI          0x00000002L
#define CB_DEBUG_BUS_14__LAT_BUSY_MASK__SI__CI          0x00000004L
#define CB_DEBUG_BUS_14__MERGE_BUSY_MASK__SI__CI        0x00000020L
#define CB_DEBUG_BUS_14__QUAD_BUSY_MASK__SI__CI         0x00000040L
#define CB_DEBUG_BUS_14__TILE_BUSY_MASK__SI__CI         0x00000080L
#define CB_DEBUG_BUS_14__TILE_RETIREMENT_BUSY_MASK__SI__CI 0x00000001L
#define CB_DEBUG_BUS_15__CS_BUSY_MASK__SI__CI           0x00000010L
#define CB_DEBUG_BUS_15__DS_BUSY_MASK__SI__CI           0x00000040L
#define CB_DEBUG_BUS_15__IB_BUSY_MASK__SI__CI           0x00000100L
#define CB_DEBUG_BUS_15__RB_BUSY_MASK__SI__CI           0x00000020L
#define CB_DEBUG_BUS_15__SF_BUSY_MASK__SI__CI           0x00000008L
#define CB_DEBUG_BUS_15__SURF_SYNC_START_MASK__SI__CI   0x00000004L
#define CB_DEBUG_BUS_15__SURF_SYNC_STATE_MASK__SI__CI   0x00000003L
#define CB_DEBUG_BUS_15__TB_BUSY_MASK__SI__CI           0x00000080L
#define CB_DEBUG_BUS_16__CC_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00100000L
#define CB_DEBUG_BUS_16__CM_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00400000L
#define CB_DEBUG_BUS_16__FC_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00200000L
#define CB_DEBUG_BUS_16__LAST_RD_GRANT_VEC_MASK__SI__CI 0x000003c0L
#define CB_DEBUG_BUS_16__LAST_WR_GRANT_VEC_MASK__SI__CI 0x000f0000L
#define CB_DEBUG_BUS_16__MC_RDREQ_CREDITS_MASK__SI__CI  0x0000003fL
#define CB_DEBUG_BUS_16__MC_WRREQ_CREDITS_MASK__SI__CI  0x0000fc00L
#define CB_DEBUG_BUS_17__BB_BUSY_MASK__SI__CI           0x00000008L
#define CB_DEBUG_BUS_17__CC_BUSY_MASK__SI__CI           0x00000004L
#define CB_DEBUG_BUS_17__CM_BUSY_MASK__SI__CI           0x00000001L
#define CB_DEBUG_BUS_17__CORE_SCLK_VLD_MASK__SI__CI     0x00000020L
#define CB_DEBUG_BUS_17__FC_BUSY_MASK__SI__CI           0x00000002L
#define CB_DEBUG_BUS_17__MA_BUSY_MASK__SI__CI           0x00000010L
#define CB_DEBUG_BUS_17__REG_SCLK0_VLD_MASK__SI__CI     0x00000080L
#define CB_DEBUG_BUS_17__REG_SCLK1_VLD_MASK__SI__CI     0x00000040L
#define CB_DEBUG_BUS_18__NOT_USED_MASK__SI__CI          0x00ffffffL
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK         0x0001f800L
#define CB_HW_CONTROL_1__CHICKEN_BITS_MASK              0xfc000000L
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK         0x0000001fL
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK        0x03fe0000L
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK         0x000007e0L
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK    0x000000ffL
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__CI          0xff000000L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__SI          0xff800000L
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK  0x007f8000L
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK  0x00007f00L
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK__CI__VI 0x00000001L
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK  0x00010000L
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK        0x0000f000L
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK        0x0000000fL
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK    0x02000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x04000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x01000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK__CI__VI 0x00200000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK 0x08000000L
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK 0x40000000L
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK     0x00400000L
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK__CI__VI 0x00040000L
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK 0x80000000L
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK 0x00800000L
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK        0x000003c0L
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK         0x00100000L
#define CB_HW_CONTROL__FORCE_NEEDS_DST_MASK             0x00080000L
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK 0x20000000L
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK 0x10000000L
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI  0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI   0x000001ffL
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI   0x000001ffL
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI   0x000001ffL
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI   0x000001ffL
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK__CI__VI 0x00000400L
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK__CI__VI 0x00000800L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK__CI__VI 0x00000010L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK__CI__VI 0x000003e0L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK__CI__VI 0x00001000L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK__CI__VI 0x0000e000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK__CI__VI 0x00200000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK__CI__VI 0x00c00000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK__CI__VI 0x00020000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK__CI__VI 0x001c0000L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK__CI__VI 0x00000001L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK__CI__VI 0x0000000eL
#define CB_SHADER_MASK__OUTPUT0_ENABLE_MASK             0x0000000fL
#define CB_SHADER_MASK__OUTPUT1_ENABLE_MASK             0x000000f0L
#define CB_SHADER_MASK__OUTPUT2_ENABLE_MASK             0x00000f00L
#define CB_SHADER_MASK__OUTPUT3_ENABLE_MASK             0x0000f000L
#define CB_SHADER_MASK__OUTPUT4_ENABLE_MASK             0x000f0000L
#define CB_SHADER_MASK__OUTPUT5_ENABLE_MASK             0x00f00000L
#define CB_SHADER_MASK__OUTPUT6_ENABLE_MASK             0x0f000000L
#define CB_SHADER_MASK__OUTPUT7_ENABLE_MASK             0xf0000000L
#define CB_TARGET_MASK__TARGET0_ENABLE_MASK             0x0000000fL
#define CB_TARGET_MASK__TARGET1_ENABLE_MASK             0x000000f0L
#define CB_TARGET_MASK__TARGET2_ENABLE_MASK             0x00000f00L
#define CB_TARGET_MASK__TARGET3_ENABLE_MASK             0x0000f000L
#define CB_TARGET_MASK__TARGET4_ENABLE_MASK             0x000f0000L
#define CB_TARGET_MASK__TARGET5_ENABLE_MASK             0x00f00000L
#define CB_TARGET_MASK__TARGET6_ENABLE_MASK             0x0f000000L
#define CB_TARGET_MASK__TARGET7_ENABLE_MASK             0xf0000000L
#define CC_DRM_ID_STRAPS__ATI_REV_ID_MASK               0xf0000000L
#define CC_DRM_ID_STRAPS__DEVICE_ID_MASK                0x000ffff0L
#define CC_DRM_ID_STRAPS__MAJOR_REV_ID_MASK             0x00f00000L
#define CC_DRM_ID_STRAPS__MINOR_REV_ID_MASK             0x0f000000L
#define CC_GC_EDC_CONFIG__DIS_EDC_MASK__CI__VI          0x00000002L
#define CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK__CI__VI     0x00030000L
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK__CI__VI 0x0f000000L
#define CC_GC_SHADER_ARRAY_CONFIG__DPFP_RATE_MASK__CI   0x00000006L
#define CC_GC_SHADER_ARRAY_CONFIG__HALF_LDS_MASK__CI    0x00000010L
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK    0xffff0000L
#define CC_GC_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE_MASK__CI 0x00000008L
#define CC_GIO_IOCCFG_FUSES__NB_REV_ID_MASK__CI__VI     0x000007feL
#define CC_GIO_IOC_FUSES__IOC_FUSES_MASK__CI__VI        0x0000003eL
#define CC_MC_MAX_CHANNEL__NOOFCHAN_MASK                0x0000001eL
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK     0x00ff0000L
#define CC_RB_DAISY_CHAIN__RB_0_MASK                    0x0000000fL
#define CC_RB_DAISY_CHAIN__RB_1_MASK                    0x000000f0L
#define CC_RB_DAISY_CHAIN__RB_2_MASK                    0x00000f00L
#define CC_RB_DAISY_CHAIN__RB_3_MASK                    0x0000f000L
#define CC_RB_DAISY_CHAIN__RB_4_MASK                    0x000f0000L
#define CC_RB_DAISY_CHAIN__RB_5_MASK                    0x00f00000L
#define CC_RB_DAISY_CHAIN__RB_6_MASK                    0x0f000000L
#define CC_RB_DAISY_CHAIN__RB_7_MASK                    0xf0000000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__CI__VI   0x00001000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__CI__VI   0x00100000L
#define CC_RB_REDUNDANCY__FAILED_RB0_MASK__CI__VI       0x00000f00L
#define CC_RB_REDUNDANCY__FAILED_RB1_MASK__CI__VI       0x000f0000L
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE_MASK__CI  0x00100000L
#define CC_RCU_FUSES__CG_RST_GLB_REQ_DIS_MASK__CI__VI   0x00000020L
#define CC_RCU_FUSES__DEBUG_DISABLE_MASK__CI__VI        0x00000004L
#define CC_RCU_FUSES__DRV_RST_MODE_MASK__CI__VI         0x00000040L
#define CC_RCU_FUSES__DSMU_DISABLE_MASK__CI             0x01000000L
#define CC_RCU_FUSES__EFUSE_RD_DISABLE_MASK__CI__VI     0x00000010L
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE_MASK__CI       0x00010000L
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE_MASK__CI  0x00020000L
#define CC_RCU_FUSES__GPU_DIS_MASK__CI__VI              0x00000002L
#define CC_RCU_FUSES__JPC_REP_DISABLE_MASK__CI__VI      0x00000100L
#define CC_RCU_FUSES__MEM_HARDREP_EN_MASK__CI           0x00400000L
#define CC_RCU_FUSES__PCIE_INIT_DISABLE_MASK__CI        0x00800000L
#define CC_RCU_FUSES__PHY_FUSE_VALID_MASK__CI           0x00004000L
#define CC_RCU_FUSES__RCU_BREAK_POINT1_MASK__CI__VI     0x00000200L
#define CC_RCU_FUSES__RCU_BREAK_POINT2_MASK__CI__VI     0x00000400L
#define CC_RCU_FUSES__RCU_SPARE_MASK__CI                0xfe000000L
#define CC_RCU_FUSES__ROM_DIS_MASK__CI__VI              0x00000080L
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE_MASK__CI        0x00080000L
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE_MASK__CI      0x00008000L
#define CC_RCU_FUSES__XFIRE_DISABLE_MASK__CI            0x00040000L
#define CC_SCLK_VID_FUSES__SClkVid0_MASK__CI__VI        0x000000ffL
#define CC_SCLK_VID_FUSES__SClkVid1_MASK__CI__VI        0x0000ff00L
#define CC_SCLK_VID_FUSES__SClkVid2_MASK__CI__VI        0x00ff0000L
#define CC_SCLK_VID_FUSES__SClkVid3_MASK__CI__VI        0xff000000L
#define CC_SMU_MISC_FUSES__GNB_SPARE_MASK__CI__VI       0x60000000L
#define CC_SMU_MISC_FUSES__IOC_IOMMU_DISABLE_MASK__CI__VI 0x10000000L
#define CC_SMU_MISC_FUSES__IOMMU_V2_DISABLE_MASK__CI__VI 0x00000002L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_dtc_half_MASK__CI__VI 0x00040000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_dis_MASK__CI__VI 0x00800000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_half_MASK__CI__VI 0x00100000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_pdc_half_MASK__CI__VI 0x00200000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_dis_MASK__CI__VI 0x00400000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_half_MASK__CI__VI 0x00080000L
#define CC_SMU_MISC_FUSES__MISC_SPARE_MASK__CI__VI      0x00000600L
#define CC_SMU_MISC_FUSES__MinSClkDid_MASK__CI__VI      0x000001fcL
#define CC_SMU_MISC_FUSES__PostResetGnbClkDid_MASK__CI__VI 0x0003f800L
#define CC_SMU_MISC_FUSES__VCE_DISABLE_MASK__CI__VI     0x08000000L
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISA_MASK__CI__VI 0x00001000L
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISB_MASK__CI__VI 0x00002000L
#define CC_SMU_TST_EFUSE1_MISC__DCE_SCAN_DISABLE_MASK__CI__VI 0x04000000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE1_MASK__CI__VI 0x00400000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE2_MASK__CI__VI 0x00800000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE3_MASK__CI__VI 0x01000000L
#define CC_SMU_TST_EFUSE1_MISC__GPU_DIS_MASK__CI__VI    0x00000400L
#define CC_SMU_TST_EFUSE1_MISC__HARD_REPAIR_DISABLE_MASK__CI__VI 0x00000100L
#define CC_SMU_TST_EFUSE1_MISC__MBIST_DISABLE_MASK__CI__VI 0x00000080L
#define CC_SMU_TST_EFUSE1_MISC__RF_RM_6_2_MASK__CI__VI  0x0000003eL
#define CC_SMU_TST_EFUSE1_MISC__RME_MASK__CI__VI        0x00000040L
#define CC_SMU_TST_EFUSE1_MISC__RM_RF8_MASK__CI__VI     0x00004000L
#define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK__CI__VI 0x00000800L
#define CC_SMU_TST_EFUSE1_MISC__SOFT_REPAIR_DISABLE_MASK__CI__VI 0x00000200L
#define CC_SMU_TST_EFUSE1_MISC__VCE_DISABLE_MASK__CI__VI 0x02000000L
#define CC_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK     0x000f0000L
#define CC_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK     0x00f00000L
#define CC_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK__CI__VI 0x0f000000L
#define CC_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK__CI__VI 0xf0000000L
#define CC_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define CC_THM_STRAPS0__CTF_DISABLE_MASK__CI__VI        0x02000000L
#define CC_THM_STRAPS0__NUM_ACQ_MASK__CI__VI            0x001c0000L
#define CC_THM_STRAPS0__TMON0_BGADJ_MASK__CI__VI        0x000001feL
#define CC_THM_STRAPS0__TMON0_DISABLE_MASK__CI__VI      0x04000000L
#define CC_THM_STRAPS0__TMON1_BGADJ_MASK__CI__VI        0x0001fe00L
#define CC_THM_STRAPS0__TMON1_DISABLE_MASK__CI__VI      0x08000000L
#define CC_THM_STRAPS0__TMON2_DISABLE_MASK__CI__VI      0x10000000L
#define CC_THM_STRAPS0__TMON3_DISABLE_MASK__CI__VI      0x20000000L
#define CC_THM_STRAPS0__TMON_CLK_SEL_MASK__CI__VI       0x00e00000L
#define CC_THM_STRAPS0__TMON_CMON_FUSE_SEL_MASK__CI__VI 0x00020000L
#define CC_THM_STRAPS0__TMON_CONFIG_SOURCE_MASK__CI__VI 0x01000000L
#define CC_THM_STRAPS0__UNUSED_MASK__CI__VI             0x80000000L
#define CC_TST_ID_STRAPS__DEVICE_ID_MASK__CI__VI        0x000ffff0L
#define CC_TST_ID_STRAPS__MAJOR_REV_ID_MASK__CI__VI     0x00f00000L
#define CC_TST_ID_STRAPS__MINOR_REV_ID_MASK__CI__VI     0x0f000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK__CI__VI      0x007f0000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK__CI__VI       0x0000007fL
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_TA_CTRL_REG__TA_MASK__CI__VI          0x0000007fL
#define CGTS_CU10_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_TA_CTRL_REG__TA_MASK__CI__VI          0x0000007fL
#define CGTS_CU11_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK__CI__VI     0x007f0000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK__CI__VI      0x0000007fL
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_TA_CTRL_REG__TA_MASK__CI__VI          0x0000007fL
#define CGTS_CU13_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_TA_CTRL_REG__TA_MASK__CI__VI          0x0000007fL
#define CGTS_CU14_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI     0x0000007fL
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI      0x007f0000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_SP0_CTRL_REG__SP00_MASK__CI__VI       0x0000007fL
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_MASK__CI__VI       0x007f0000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_SP1_CTRL_REG__SP10_MASK__CI__VI       0x0000007fL
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_MASK__CI__VI       0x007f0000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_TA_CTRL_REG__TA_MASK__CI__VI          0x0000007fL
#define CGTS_CU15_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_MASK__CI__VI     0x007f0000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK__CI__VI      0x0000007fL
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU1_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU2_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU3_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_MASK__CI__VI      0x007f0000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK__CI__VI       0x0000007fL
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU5_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU6_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU7_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_MASK__CI__VI      0x007f0000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK__CI__VI       0x0000007fL
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI      0x0000007fL
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI       0x007f0000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_SP0_CTRL_REG__SP00_MASK__CI__VI        0x0000007fL
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_MASK__CI__VI        0x007f0000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_SP1_CTRL_REG__SP10_MASK__CI__VI        0x0000007fL
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_MASK__CI__VI        0x007f0000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_TA_CTRL_REG__TA_MASK__CI__VI           0x0000007fL
#define CGTS_CU9_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI  0x00000080L
#define CGTS_CU9_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_MASK__CI__VI      0x007f0000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK__CI__VI       0x0000007fL
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK              0x00001f00L
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK              0x0000001fL
#define CGTS_RD_REG__READ_DATA_MASK                     0x00003fffL
#define CGTS_SM_CTRL_REG__BASE_MODE_MASK                0x00010000L
#define CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK              0x00400000L
#define CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK             0x00001000L
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK            0x00000ff0L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK        0x00800000L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK           0xff000000L
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK             0x0000000fL
#define CGTS_SM_CTRL_REG__OVERRIDE_MASK                 0x00200000L
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK           0x00100000L
#define CGTS_SM_CTRL_REG__SM_MODE_MASK                  0x000e0000L
#define CGTS_TCC_DISABLE__TCC_DISABLE_MASK              0xffff0000L
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK         0xffff0000L
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK          0x40000000L
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK          0x20000000L
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK          0x10000000L
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK          0x08000000L
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK          0x04000000L
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK          0x02000000L
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK          0x01000000L
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_BCI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_BCI_CLK_CTRL__RESERVED_MASK                0x00fff000L
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI  0x00000ff0L
#define CGTT_CPC_CLK_CTRL__ON_DELAY_MASK__CI__VI        0x0000000fL
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__CI__VI 0x40000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__CI__VI 0x80000000L
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI  0x00000ff0L
#define CGTT_CPF_CLK_CTRL__ON_DELAY_MASK__CI__VI        0x0000000fL
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__CI__VI 0x40000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__CI__VI 0x80000000L
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_CP_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK        0x40000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK        0x80000000L
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_GDS_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK__CI__VI    0x40000000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK__SI        0x20000000L
#define CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK               0x04000000L
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_IA_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK              0x02000000L
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI   0x20000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI   0x10000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK           0x08000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x01000000L
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK          0x40000000L
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_PA_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK         0x80000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK           0x10000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK           0x08000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK           0x04000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK           0x02000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x01000000L
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK          0x20000000L
#define CGTT_PC_CLK_CTRL__BACK_CLK_ON_OVERRIDE_MASK     0x02000000L
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK           0x40000000L
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK           0x20000000L
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK           0x10000000L
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK           0x08000000L
#define CGTT_PC_CLK_CTRL__FRONT_CLK_ON_OVERRIDE_MASK    0x04000000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK         0x00fc0000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK         0x01000000L
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_PC_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_RLC_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK       0x40000000L
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK       0x80000000L
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK         0x00000ff0L
#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK               0x0000000fL
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK         0x80000000L
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK         0x40000000L
#define CGTT_SC_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_SC_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE0_MASK           0x80000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE1_MASK           0x40000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE2_MASK           0x20000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE3_MASK           0x10000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE4_MASK           0x08000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE5_MASK           0x04000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE6_MASK           0x02000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE7_MASK           0x01000000L
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK     0x04000000L
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK           0x40000000L
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK           0x20000000L
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK           0x10000000L
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE_MASK           0x08000000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST_MASK        0x00fc0000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE_MASK        0x01000000L
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SPI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK           0x40000000L
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SQG_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK            0x40000000L
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK           0x00000ff0L
#define CGTT_SQ_CLK_CTRL__ON_DELAY_MASK                 0x0000000fL
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK             0x80000000L
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL0__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL0__RESERVED_MASK                0x00fff000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL1__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL1__RESERVED_MASK                0x00fff000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL2__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL2__RESERVED_MASK                0x00fff000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL3__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL3__RESERVED_MASK                0x00fff000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_SX_CLK_CTRL4__ON_DELAY_MASK                0x0000000fL
#define CGTT_SX_CLK_CTRL4__RESERVED_MASK                0x00fff000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_TCI_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_TCP_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_TCP_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE0_MASK          0x80000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE1_MASK          0x40000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE2_MASK          0x20000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE5_MASK          0x04000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE6_MASK          0x02000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK           0x40000000L
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK              0x04000000L
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK             0x20000000L
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK          0x00000ff0L
#define CGTT_VGT_CLK_CTRL__ON_DELAY_MASK                0x0000000fL
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK             0x02000000L
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK            0x80000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE3_MASK          0x10000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE4_MASK          0x08000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK          0x01000000L
#define CGTT_WD_CLK_CTRL__ADC_OVERRIDE_MASK__CI__VI     0x10000000L
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK__CI__VI    0x20000000L
#define CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK__CI__VI       0x04000000L
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI   0x00000ff0L
#define CGTT_WD_CLK_CTRL__ON_DELAY_MASK__CI__VI         0x0000000fL
#define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK__CI__VI      0x02000000L
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK__CI__VI 0x40000000L
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK__CI__VI     0x80000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI   0x08000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI   0x01000000L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_EN_MASK__CI__VI     0x00000100L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_TOG_MASK__CI__VI    0x00000200L
#define CG_ACLK_CNTL__ACLK_DIVIDER_MASK__CI__VI         0x0000007fL
#define CG_ACPI_CNTL__SCLK_ACPI_DIV_MASK__CI__VI        0x0000007fL
#define CG_ACPI_CNTL__SCLK_CHANGE_SKIP_MASK__CI__VI     0x00000080L
#define CG_CLKPIN_CNTL_2__CLK_SPARE_MASK__CI__VI        0xff000000L
#define CG_CLKPIN_CNTL_2__CML_CTRL_MASK__CI__VI         0x00c00000L
#define CG_CLKPIN_CNTL_2__ENABLE_XCLK_MASK__CI__VI      0x00000001L
#define CG_CLKPIN_CNTL_2__FORCE_BIF_REFCLK_EN_MASK__CI__VI 0x00000008L
#define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK_MASK__CI__VI 0x00000100L
#define CG_CLKPIN_CNTL_2__XO_IN2_BIDIR_CML_OE_MASK__CI__VI 0x00200000L
#define CG_CLKPIN_CNTL_2__XO_IN2_CML_RXEN_MASK__CI__VI  0x00100000L
#define CG_CLKPIN_CNTL_2__XO_IN2_ICORE_CLK_OE_MASK__CI__VI 0x00080000L
#define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK__CI__VI  0x00040000L
#define CG_CLKPIN_CNTL_2__XO_IN_BIDIR_CML_OE_MASK__CI__VI 0x00020000L
#define CG_CLKPIN_CNTL_2__XO_IN_CML_RXEN_MASK__CI__VI   0x00010000L
#define CG_CLKPIN_CNTL_2__XO_IN_ICORE_CLK_OE_MASK__CI__VI 0x00008000L
#define CG_CLKPIN_CNTL_2__XO_IN_OSCIN_EN_MASK__CI__VI   0x00004000L
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK__CI__VI       0x00000004L
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK__SI           0x00002000L
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK__CI__VI      0x00000002L
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK__SI          0x00000200L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK__CI__VI     0x00000100L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_TOG_MASK__CI__VI    0x00000200L
#define CG_DCLK_CNTL__DCLK_DIVIDER_MASK__CI__VI         0x0000007fL
#define CG_DCLK_STATUS__DCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_DCLK_STATUS__DCLK_STATUS_MASK__CI__VI        0x00000001L
#define CG_DISPLAY_GAP_CNTL2__VBI_PREDICTION_MASK__CI__VI 0xffffffffL
#define CG_DISPLAY_GAP_CNTL__DISP_GAP_MASK__CI__VI      0x00000003L
#define CG_DISPLAY_GAP_CNTL__DISP_GAP_MCHG_MASK__CI__VI 0x03000000L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK       0x0003fff0L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_DISABLE_MASK     0x10000000L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_UNIT_MASK        0x00700000L
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK__CI__VI     0x00000100L
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_TOG_MASK__CI__VI    0x00000200L
#define CG_ECLK_CNTL__ECLK_DIVIDER_MASK__CI__VI         0x0000007fL
#define CG_ECLK_STATUS__ECLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_ECLK_STATUS__ECLK_STATUS_MASK__CI__VI        0x00000001L
#define CG_FDO_CTRL0__FAN_SPINUP_DUTY_MASK              0x0000ff00L
#define CG_FDO_CTRL0__FDO_PWM_HYSTER_MASK               0x007e0000L
#define CG_FDO_CTRL0__FDO_PWM_MANUAL_MASK               0x00010000L
#define CG_FDO_CTRL0__FDO_PWM_RAMP_EN_MASK              0x00800000L
#define CG_FDO_CTRL0__FDO_PWM_RAMP_MASK                 0xff000000L
#define CG_FDO_CTRL0__FDO_STATIC_DUTY_MASK              0x000000ffL
#define CG_FDO_CTRL1__FDO_PWRDNB_MASK                   0x40000000L
#define CG_FDO_CTRL1__FMAX_DUTY100_MASK                 0x000000ffL
#define CG_FDO_CTRL1__FMIN_DUTY_MASK                    0x0000ff00L
#define CG_FDO_CTRL1__M_MASK                            0x00ff0000L
#define CG_FDO_CTRL1__RESERVED_MASK                     0x3f000000L
#define CG_FDO_CTRL2__FAN_SPINUP_TIME_MASK              0x00000700L
#define CG_FDO_CTRL2__FDO_PWM_MODE_MASK                 0x00003800L
#define CG_FDO_CTRL2__TACH_PWM_RESP_RATE_MASK           0xfe000000L
#define CG_FDO_CTRL2__TMAX_MASK                         0x01fe0000L
#define CG_FDO_CTRL2__TMIN_HYSTER_MASK                  0x0001c000L
#define CG_FDO_CTRL2__TMIN_MASK                         0x000000ffL
#define CG_FPS_CNT__FPS_CNT_MASK__CI                    0x000000ffL
#define CG_FREQ_TRAN_VOTING_0__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_0__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_0__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_0__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_0__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_0__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_0__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_0__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_0__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_0__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_0__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_0__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_0__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_0__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_0__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_0__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_1__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_1__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_1__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_1__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_1__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_1__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_1__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_1__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_1__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_1__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_1__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_1__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_1__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_1__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_1__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_1__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_2__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_2__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_2__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_2__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_2__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_2__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_2__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_2__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_2__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_2__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_2__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_2__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_2__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_2__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_2__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_2__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_3__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_3__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_3__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_3__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_3__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_3__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_3__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_3__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_3__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_3__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_3__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_3__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_3__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_3__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_3__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_3__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_4__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_4__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_4__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_4__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_4__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_4__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_4__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_4__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_4__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_4__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_4__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_4__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_4__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_4__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_4__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_4__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_5__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_5__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_5__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_5__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_5__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_5__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_5__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_5__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_5__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_5__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_5__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_5__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_5__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_5__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_5__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_5__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_6__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_6__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_6__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_6__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_6__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_6__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_6__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_6__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_6__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_6__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_6__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_6__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_6__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_6__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_6__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_6__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_7__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_7__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_7__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_7__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_7__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_7__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_7__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_7__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_7__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_7__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_7__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_7__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_7__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_7__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_7__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_7__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_MULT_THERMAL_CTRL__TEMP_SEL_MASK             0x0ff00000L
#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST_MASK    0x00000200L
#define CG_MULT_THERMAL_CTRL__TS_FILTER_MASK            0x0000000fL
#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP_MASK      0x000001ffL
#define CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK           0x0003fe00L
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK          0x000001ffL
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_UPDATE_MASK       0x04000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_BABY_STEP_CHG_MASK    0x02000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CLKF_UPDATE_MASK      0x10000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ_CHG_MASK       0x00800000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ_MASK           0x00000800L
#define CG_SPLL_FUNC_CNTL_2__SPLL_RESET_CHG_MASK        0x01000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_UNLOCK_CLEAR_MASK     0x08000000L
#define CG_SPLL_FUNC_CNTL_3__SPLL_DITHEN_MASK           0x10000000L
#define CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV_MASK           0x03ffffffL
#define CG_SPLL_FUNC_CNTL_4__SPLL_FBCLK_SEL_MASK        0x01000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_ILOCK_MASK            0x00800000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_MASK         0x0c000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_EXT_MASK        0x70000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_VCTRLADC_EN_MASK      0x02000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_VTOI_BIAS_CNTL_MASK   0x80000000L
#define CG_SPLL_FUNC_CNTL_4__TEST_FRAC_BYPASS_MASK      0x00200000L
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_CNTRL_MASK       0x000000c0L
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_EN_MASK          0x00000100L
#define CG_SPLL_FUNC_CNTL_5__FBDIV_SSC_BYPASS_MASK      0x00000001L
#define CG_SPLL_FUNC_CNTL_5__PFD_RESET_CNTRL_MASK       0x0000000cL
#define CG_SPLL_FUNC_CNTL_5__RESET_ANTI_MUX_MASK        0x00000200L
#define CG_SPLL_FUNC_CNTL_5__RESET_TIMER_MASK           0x00000030L
#define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN_MASK          0x00000002L
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX0_CLKOFF_CNT_MASK__CI__VI 0x000000ffL
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX1_CLKOFF_CNT_MASK__CI__VI 0x0000ff00L
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK          0x00000008L
#define CG_SPLL_FUNC_CNTL__SPLL_DIVEN_MASK              0x00000004L
#define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK              0x00000001L
#define CG_SPLL_SPREAD_SPECTRUM_2__CLKV_MASK            0x03ffffffL
#define CG_SPLL_SPREAD_SPECTRUM__CLKS_MASK              0x0000fff0L
#define CG_SPLL_SPREAD_SPECTRUM__SSEN_MASK              0x00000003L
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_MASK 0x0000ffffL
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_UNIT_MASK 0x000f0000L
#define CG_TACH_CTRL__EDGE_PER_REV_MASK                 0x00000007L
#define CG_TACH_CTRL__TARGET_PERIOD_MASK                0xfffffff8L
#define CG_TACH_STATUS__TACH_PERIOD_MASK                0xffffffffL
#define CG_THERMAL_CTRL__CTF_PAD_EN_MASK                0x04000000L
#define CG_THERMAL_CTRL__CTF_PAD_POLARITY_MASK          0x02000000L
#define CG_THERMAL_CTRL__DIG_THERM_DPM_MASK             0x003fc000L
#define CG_THERMAL_CTRL__DPM_EVENT_SRC_MASK             0x00000007L
#define CG_THERMAL_CTRL__RESERVED_MASK                  0x01c00000L
#define CG_THERMAL_CTRL__SPARE_MASK                     0x00003ff0L
#define CG_THERMAL_CTRL__THERM_INC_CLK_MASK             0x00000008L
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK__CI__VI 0x000000ffL
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK__CI__VI 0x0000ff00L
#define CG_THERMAL_INT_CTRL__GNB_TEMP_THRESHOLD_MASK__CI__VI 0x00ff0000L
#define CG_THERMAL_INT_CTRL__THERM_GNB_HW_ENA_MASK__CI__VI 0x10000000L
#define CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK__CI__VI 0x01000000L
#define CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK__CI__VI 0x02000000L
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_CNB_MASK_MASK__CI__VI 0x08000000L
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK__CI__VI 0x04000000L
#define CG_THERMAL_INT_ENA__THERM_INTH_CLR_MASK__CI__VI 0x00000008L
#define CG_THERMAL_INT_ENA__THERM_INTH_SET_MASK__CI__VI 0x00000001L
#define CG_THERMAL_INT_ENA__THERM_INTL_CLR_MASK__CI__VI 0x00000010L
#define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK__CI__VI 0x00000002L
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK__CI__VI 0x00000020L
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK__CI__VI 0x00000004L
#define CG_THERMAL_INT_STATUS__THERM_INTH_DETECT_MASK__CI__VI 0x00000001L
#define CG_THERMAL_INT_STATUS__THERM_INTL_DETECT_MASK__CI__VI 0x00000002L
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_CNB_DETECT_MASK__CI__VI 0x00000008L
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT_MASK__CI__VI 0x00000004L
#define CG_THERMAL_INT__DIG_THERM_CTF_MASK              0x000000ffL
#define CG_THERMAL_INT__DIG_THERM_INTH_MASK             0x0000ff00L
#define CG_THERMAL_INT__DIG_THERM_INTL_MASK             0x00ff0000L
#define CG_THERMAL_INT__THERM_INT_MASK_MASK             0x0f000000L
#define CG_THERMAL_STATUS__FDO_PWM_DUTY_MASK            0x0001fe00L
#define CG_THERMAL_STATUS__GEN_STATUS_MASK              0x003c0000L
#define CG_THERMAL_STATUS__SPARE_MASK                   0x000001ffL
#define CG_THERMAL_STATUS__THERM_ALERT_MASK             0x00020000L
#define CG_ULV_PARAMETER__ULV_THRESHOLD_MASK            0x0000ffffL
#define CG_ULV_PARAMETER__ULV_THRESHOLD_UNIT_MASK       0x000f0000L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_EN_MASK__CI__VI     0x00000100L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_TOG_MASK__CI__VI    0x00000200L
#define CG_VCLK_CNTL__VCLK_DIVIDER_MASK__CI__VI         0x0000007fL
#define CG_VCLK_STATUS__VCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_VCLK_STATUS__VCLK_STATUS_MASK__CI__VI        0x00000001L
#define CHUB_ATC_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define CHUB_ATC_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define CHUB_ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define CHUB_ATC_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define CHUB_ATC_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define CLIENT0_BM__RESERVED_MASK                       0xffffffffL
#define CLIENT0_CD0__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CD1__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CD2__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CD3__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CK0__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CK1__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CK2__RESERVED_MASK                      0xffffffffL
#define CLIENT0_CK3__RESERVED_MASK                      0xffffffffL
#define CLIENT0_K0__RESERVED_MASK                       0xffffffffL
#define CLIENT0_K1__RESERVED_MASK                       0xffffffffL
#define CLIENT0_K2__RESERVED_MASK                       0xffffffffL
#define CLIENT0_K3__RESERVED_MASK                       0xffffffffL
#define CLIENT0_OFFSET__RESERVED_MASK                   0xffffffffL
#define CLIENT0_STATUS__RESERVED_MASK                   0xffffffffL
#define CLIENT1_BM__RESERVED_MASK                       0xffffffffL
#define CLIENT1_CD0__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CD1__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CD2__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CD3__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CK0__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CK1__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CK2__RESERVED_MASK                      0xffffffffL
#define CLIENT1_CK3__RESERVED_MASK                      0xffffffffL
#define CLIENT1_K0__RESERVED_MASK                       0xffffffffL
#define CLIENT1_K1__RESERVED_MASK                       0xffffffffL
#define CLIENT1_K2__RESERVED_MASK                       0xffffffffL
#define CLIENT1_K3__RESERVED_MASK                       0xffffffffL
#define CLIENT1_OFFSET__RESERVED_MASK                   0xffffffffL
#define CLIENT1_PORT_STATUS__RESERVED_MASK              0xffffffffL
#define CLIENT2_BM__RESERVED_MASK                       0xffffffffL
#define CLIENT2_CD0__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CD1__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CD2__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CD3__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CK0__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CK1__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CK2__RESERVED_MASK                      0xffffffffL
#define CLIENT2_CK3__RESERVED_MASK                      0xffffffffL
#define CLIENT2_K0__RESERVED_MASK                       0xffffffffL
#define CLIENT2_K1__RESERVED_MASK                       0xffffffffL
#define CLIENT2_K2__RESERVED_MASK                       0xffffffffL
#define CLIENT2_K3__RESERVED_MASK                       0xffffffffL
#define CLIENT2_OFFSET__RESERVED_MASK                   0xffffffffL
#define CLIENT2_STATUS__RESERVED_MASK                   0xffffffffL
#define CLIPPER_DEBUG_REG00__ALWAYS_ZERO_MASK           0x000000ffL
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty_MASK 0x08000000L
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write_MASK 0x00000100L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full_MASK  0x00001000L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write_MASK 0x00000800L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full_MASK 0x00010000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty_MASK 0x00200000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_full_MASK    0x00400000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty_MASK 0x00002000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full_MASK 0x00004000L
#define CLIPPER_DEBUG_REG00__su_clip_baryc_free_MASK    0x00000600L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty_MASK 0x00020000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full_MASK 0x00040000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write_MASK 0x80000000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty_MASK 0x00080000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full_MASK 0x00100000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty_MASK 0x00800000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full_MASK 0x01000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty_MASK 0x02000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full_MASK 0x04000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write_MASK 0x40000000L
#define CLIPPER_DEBUG_REG01__ALWAYS_ZERO_MASK           0x000000ffL
#define CLIPPER_DEBUG_REG01__clip_extra_bc_valid_MASK   0x00000700L
#define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot_MASK 0x000e0000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive_MASK 0x00100000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate_MASK 0x0001c000L
#define CLIPPER_DEBUG_REG01__clip_vert_vte_valid_MASK   0x00003800L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty_MASK 0x80000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx_MASK 0x0c000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill_MASK 0x02000000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0_MASK 0x00800000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1_MASK 0x00400000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2_MASK 0x00200000L
#define CLIPPER_DEBUG_REG02__clip_extra_bc_valid_MASK   0x00000007L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full_MASK  0x04000000L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords_MASK 0x00100000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill_MASK 0x00200000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full_MASK  0x08000000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx_MASK 0x000000c0L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim_MASK 0x01000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet_MASK 0x00400000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty_MASK 0x80000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot_MASK 0x00800000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive_MASK 0x02000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG02__clip_vert_vte_valid_MASK   0x00000038L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive_MASK 0x00000080L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00f00000L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event_MASK 0x00000008L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x80000000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event_MASK 0x00000004L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid_MASK 0x04000000L
#define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x40000000L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event_MASK 0x00000002L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x20000000L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive_MASK 0x00000010L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event_MASK 0x00000001L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x10000000L
#define CLIPPER_DEBUG_REG12__ALWAYS_ZERO_MASK           0x000000ffL
#define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load_MASK 0x00c00000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out_MASK 0x000c0000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert_MASK 0x00300000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive_MASK 0x10000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid_MASK 0x20000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive_MASK 0x04000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive_MASK 0x01000000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty_MASK 0x00010000L
#define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt_MASK 0x001e0000L
#define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx_MASK 0x00003000L
#define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG13__clprim_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG13__clprim_cull_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx_MASK 0x00000007L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents_MASK 0x1f000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full_MASK   0x20000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write_MASK  0x80000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait_MASK 0x00800000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices_MASK 0x00600000L
#define CLIPPER_DEBUG_REG13__point_clip_candidate_MASK  0x00000008L
#define CLIPPER_DEBUG_REG13__prim_back_valid_MASK       0x00000080L
#define CLIPPER_DEBUG_REG13__prim_nan_kill_MASK         0x00000010L
#define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty_MASK 0x00004000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot_MASK 0x00e00000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet_MASK 0x00080000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_MASK  0x40000000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_id_MASK 0x3f000000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot_MASK 0x00100000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0_MASK 0x0003f000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1_MASK 0x00000fc0L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2_MASK 0x0000003fL
#define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive_MASK 0x00040000L
#define CLIPPER_DEBUG_REG14__prim_back_valid_MASK       0x80000000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x7c000000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x03e00000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2_MASK 0x001f0000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb_MASK 0x0000ffffL
#define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt_MASK     0x00001f00L
#define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG16__sm0_current_state_MASK     0x07f00000L
#define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG16__sm0_prim_end_state_MASK    0x0000007fL
#define CLIPPER_DEBUG_REG16__sm0_ps_expand_MASK         0x00000080L
#define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt_MASK   0x0003e000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt_MASK     0x00001f00L
#define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG17__sm1_current_state_MASK     0x07f00000L
#define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG17__sm1_prim_end_state_MASK    0x0000007fL
#define CLIPPER_DEBUG_REG17__sm1_ps_expand_MASK         0x00000080L
#define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt_MASK   0x0003e000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt_MASK     0x00001f00L
#define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG18__sm2_current_state_MASK     0x07f00000L
#define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG18__sm2_prim_end_state_MASK    0x0000007fL
#define CLIPPER_DEBUG_REG18__sm2_ps_expand_MASK         0x00000080L
#define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt_MASK   0x0003e000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt_MASK     0x00001f00L
#define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG19__sm3_current_state_MASK     0x07f00000L
#define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG19__sm3_prim_end_state_MASK    0x0000007fL
#define CLIPPER_DEBUG_REG19__sm3_ps_expand_MASK         0x00000080L
#define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt_MASK   0x0003e000L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_A_MASK__CI__VI    0x00000001L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE_MASK__CI__VI 0x00000004L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL_MASK__CI__VI  0x00000002L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN_MASK__CI__VI 0x00000200L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0_MASK__CI__VI  0x00000020L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1_MASK__CI__VI  0x00000040L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2_MASK__CI__VI  0x00000080L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3_MASK__CI__VI  0x00000100L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE_MASK__CI__VI 0x00000018L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE_MASK__CI__VI 0x00000400L
#define CNB_PWRMGT_CNTL__DPM_ENABLED_MASK__CI__VI       0x00000010L
#define CNB_PWRMGT_CNTL__FORCE_NB_PS1_MASK__CI__VI      0x00000008L
#define CNB_PWRMGT_CNTL__GNB_SLOW_MASK__CI__VI          0x00000004L
#define CNB_PWRMGT_CNTL__GNB_SLOW_MODE_MASK__CI__VI     0x00000003L
#define CNB_PWRMGT_CNTL__SPARE_MASK__CI__VI             0xffffffe0L
#define COHER_DEST_BASE_0__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_1__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_2__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_3__DEST_BASE_256B_MASK          0xffffffffL
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COMMAND__AD_STEPPING_MASK                       0x00000080L
#define COMMAND__BUS_MASTER_EN_MASK                     0x00000004L
#define COMMAND__FAST_B2B_EN_MASK                       0x00000200L
#define COMMAND__INT_DIS_MASK                           0x00000400L
#define COMMAND__IO_ACCESS_EN_MASK                      0x00000001L
#define COMMAND__MEM_ACCESS_EN_MASK                     0x00000002L
#define COMMAND__MEM_WRITE_INVALIDATE_EN_MASK           0x00000010L
#define COMMAND__PAL_SNOOP_EN_MASK                      0x00000020L
#define COMMAND__PARITY_ERROR_RESPONSE_MASK             0x00000040L
#define COMMAND__SERR_EN_MASK                           0x00000100L
#define COMMAND__SPECIAL_CYCLE_EN_MASK                  0x00000008L
#define COMPUTE_DIM_X__SIZE_MASK                        0xffffffffL
#define COMPUTE_DIM_Y__SIZE_MASK                        0xffffffffL
#define COMPUTE_DIM_Z__SIZE_MASK                        0xffffffffL
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK 0x00000001L
#define COMPUTE_DISPATCH_INITIATOR__DATA_ATC_MASK__CI__VI 0x00001000L
#define COMPUTE_DISPATCH_INITIATOR__DISPATCH_CACHE_CNTL_MASK__CI__VI 0x00000380L
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK 0x00000004L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK 0x00000008L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK__CI__VI 0x00000010L
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK__CI__VI 0x00000040L
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK  0x00000002L
#define COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK__CI__VI 0x00004000L
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK__CI__VI 0x00000400L
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK__CI__VI 0x00000020L
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK__CI__VI 0x00000800L
#define COMPUTE_MISC_RESERVED__RESERVED2_MASK__CI__VI   0x00000004L
#define COMPUTE_MISC_RESERVED__RESERVED3_MASK__CI__VI   0x00000008L
#define COMPUTE_MISC_RESERVED__RESERVED4_MASK__CI__VI   0x00000010L
#define COMPUTE_MISC_RESERVED__SEND_SEID_MASK__CI__VI   0x00000003L
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK      0x0000ffffL
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK   0xffff0000L
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_PGM_HI__DATA_MASK                       0x000000ffL
#define COMPUTE_PGM_HI__INST_ATC_MASK__CI__VI           0x00000100L
#define COMPUTE_PGM_LO__DATA_MASK                       0xffffffffL
#define COMPUTE_PGM_RSRC1__BULKY_MASK__CI__VI           0x01000000L
#define COMPUTE_PGM_RSRC1__CDBG_USER_MASK__CI__VI       0x02000000L
#define COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK              0x00400000L
#define COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK              0x00200000L
#define COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK              0x000ff000L
#define COMPUTE_PGM_RSRC1__IEEE_MODE_MASK               0x00800000L
#define COMPUTE_PGM_RSRC1__PRIORITY_MASK                0x00000c00L
#define COMPUTE_PGM_RSRC1__PRIV_MASK                    0x00100000L
#define COMPUTE_PGM_RSRC1__SGPRS_MASK                   0x000003c0L
#define COMPUTE_PGM_RSRC1__VGPRS_MASK                   0x0000003fL
#define COMPUTE_PGM_RSRC2__EXCP_EN_MASK                 0x7f000000L
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK__CI__VI     0x00006000L
#define COMPUTE_PGM_RSRC2__LDS_SIZE_MASK                0x00ff8000L
#define COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK              0x00000001L
#define COMPUTE_PGM_RSRC2__TGID_X_EN_MASK               0x00000080L
#define COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK               0x00000100L
#define COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK               0x00000200L
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK              0x00000400L
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK          0x00001800L
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK            0x00000040L
#define COMPUTE_PGM_RSRC2__USER_SGPR_MASK               0x0000003eL
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK__CI__VI 0x07000000L
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK__CI__VI 0x00800000L
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK    0x003f0000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK    0x00400000L
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK         0x0000f000L
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK__CI__VI 0x000003ffL
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK__SI  0x0000003fL
#define COMPUTE_RESTART_X__RESTART_MASK__CI__VI         0xffffffffL
#define COMPUTE_RESTART_Y__RESTART_MASK__CI__VI         0xffffffffL
#define COMPUTE_RESTART_Z__RESTART_MASK__CI__VI         0xffffffffL
#define COMPUTE_START_X__START_MASK                     0xffffffffL
#define COMPUTE_START_Y__START_MASK                     0xffffffffL
#define COMPUTE_START_Z__START_MASK                     0xffffffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK  0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK  0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK  0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK  0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK__CI__VI 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK__CI__VI 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK__CI__VI 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK__CI__VI 0xffff0000L
#define COMPUTE_TBA_HI__DATA_MASK                       0x000000ffL
#define COMPUTE_TBA_LO__DATA_MASK                       0xffffffffL
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_TMA_HI__DATA_MASK                       0x000000ffL
#define COMPUTE_TMA_LO__DATA_MASK                       0xffffffffL
#define COMPUTE_TMPRING_SIZE__WAVESIZE_MASK             0x01fff000L
#define COMPUTE_TMPRING_SIZE__WAVES_MASK                0x00000fffL
#define COMPUTE_USER_DATA_0__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_10__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_11__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_12__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_13__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_14__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_15__DATA_MASK                 0xffffffffL
#define COMPUTE_USER_DATA_1__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_2__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_3__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_4__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_5__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_6__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_7__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_8__DATA_MASK                  0xffffffffL
#define COMPUTE_USER_DATA_9__DATA_MASK                  0xffffffffL
#define COMPUTE_VMID__DATA_MASK                         0x0000000fL
#define CONFIG_APER_SIZE__APER_SIZE_MASK                0xffffffffL
#define CONFIG_CNTL__CFG_VGA_RAM_EN_MASK                0x00000001L
#define CONFIG_CNTL__GENMO_MONO_ADDRESS_B_MASK          0x00000004L
#define CONFIG_CNTL__GRPH_ADRSEL_MASK                   0x00000018L
#define CONFIG_CNTL__VGA_DIS_MASK                       0x00000002L
#define CONFIG_F0_BASE__F0_BASE_MASK                    0xffffffffL
#define CONFIG_MEMSIZE__CONFIG_MEMSIZE_MASK             0xffffffffL
#define CONFIG_REG_APER_SIZE__REG_APER_SIZE_MASK        0x000fffffL
#define CORB_CONTROL__CORB_MEMORY_ERROR_INTERRUPT_ENABLE_MASK__SI__VI 0x00000001L
#define CORB_CONTROL__ENABLE_CORB_DMA_ENGINE_MASK__SI__VI 0x00000002L
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_ADDRESS_MASK__SI__VI 0xffffff80L
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI__VI 0x0000007fL
#define CORB_READ_POINTER__CORB_READ_POINTER_MASK__SI__VI 0x000000ffL
#define CORB_READ_POINTER__CORB_READ_POINTER_RESET_MASK__SI__VI 0x00008000L
#define CORB_SIZE__CORB_SIZE_CAPABILITY_MASK__SI__VI    0x000000f0L
#define CORB_SIZE__CORB_SIZE_MASK__SI__VI               0x00000003L
#define CORB_STATUS__CORB_MEMORY_ERROR_INDICATION_MASK__SI__VI 0x00000001L
#define CORB_UPPER_BASE_ADDRESS__CORB_UPPER_BASE_ADDRESS_MASK__SI__VI 0xffffffffL
#define CORB_WRITE_POINTER__CORB_WRITE_POINTER_MASK__SI__VI 0x000000ffL
#define CPC1_CONFIG__CPC1_RDREQ_URG_MASK__CI            0x00000f00L
#define CPC1_CONFIG__CPC1_REQ_TRAN_MASK__CI             0x00010000L
#define CPC2_CONFIG__CPC2_RDREQ_URG_MASK__CI            0x00000f00L
#define CPC2_CONFIG__CPC2_REQ_TRAN_MASK__CI             0x00010000L
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI  0x80000000L
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI  0x40000000L
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI  0x20000000L
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI  0x00800000L
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CPC_INT_CNTX_ID__CNTX_ID_MASK__CI               0x0000ffffL
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CPG_CONFIG__CPG_RDREQ_URG_MASK__CI              0x00000f00L
#define CPG_CONFIG__CPG_REQ_TRAN_MASK__CI               0x00010000L
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x0000003fL
#define CP_APPEND_ADDR_HI__COMMAND_MASK                 0xe0000000L
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK__CI__VI       0x00010000L
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK__SI           0x00030000L
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK__CI__VI     0x0000ffffL
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK__SI         0x000000ffL
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK             0xfffffffcL
#define CP_APPEND_DATA__DATA_MASK                       0xffffffffL
#define CP_APPEND_LAST_CS_FENCE__LAST_FENCE_MASK        0xffffffffL
#define CP_APPEND_LAST_PS_FENCE__LAST_FENCE_MASK        0xffffffffL
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK        0xffffffffL
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK        0xffffffffL
#define CP_BUSY_STAT__CE_PARSING_PACKETS_MASK           0x00400000L
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK           0x00000040L
#define CP_BUSY_STAT__EOP_DONE_BUSY_MASK                0x00040000L
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK             0x00008000L
#define CP_BUSY_STAT__ME_PARSER_BUSY_MASK               0x00020000L
#define CP_BUSY_STAT__ME_PARSING_PACKETS_MASK           0x00000100L
#define CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK          0x00000080L
#define CP_BUSY_STAT__PIPE_STATS_BUSY_MASK              0x00100000L
#define CP_BUSY_STAT__RCIU_CE_BUSY_MASK                 0x00200000L
#define CP_BUSY_STAT__RCIU_ME_BUSY_MASK                 0x00000400L
#define CP_BUSY_STAT__RCIU_PFP_BUSY_MASK                0x00000200L
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK            0x00000001L
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK        0x00001000L
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK       0x00002000L
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK         0x00004000L
#define CP_BUSY_STAT__STRM_OUT_BUSY_MASK                0x00080000L
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK                 0x07ff0000L
#define CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK                0x000007ffL
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK                 0x000007ffL
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK__CI__VI  0xffffffffL
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK__CI__VI  0xffffffffL
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK          0xffffffffL
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK__CI__VI     0x0000ffffL
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK__SI         0x000000ffL
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK             0xfffffffcL
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK                 0x000fffffL
#define CP_CE_IB1_OFFSET__IB1_OFFSET_MASK__CI__VI       0x000fffffL
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK__CI__VI     0x0000ffffL
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK__SI         0x000000ffL
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK             0xfffffffcL
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK                 0x000fffffL
#define CP_CE_IB2_OFFSET__IB2_OFFSET_MASK__CI__VI       0x000fffffL
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK__CI__VI   0x0000ffffL
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK__SI       0x000000ffL
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK           0xffffffe0L
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK               0x00000fffL
#define CP_CE_INTR_ROUTINE_START__IR_START_MASK__CI__VI 0x000007ffL
#define CP_CE_PRGRM_CNTR_START__IP_START_MASK__CI__VI   0x000007ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK     0x000003ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK     0x03ff0000L
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK     0x000003ffL
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK     0x03ff0000L
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK        0x000003ffL
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK        0x03ff0000L
#define CP_CE_UCODE_ADDR__UCODE_ADDR_MASK               0x00000fffL
#define CP_CE_UCODE_DATA__UCODE_DATA_MASK               0xffffffffL
#define CP_CMD_DATA__CMD_DATA_MASK                      0xffffffffL
#define CP_CMD_INDEX__CMD_INDEX_MASK                    0x000007ffL
#define CP_CMD_INDEX__CMD_ME_SEL_MASK__CI__VI           0x00003000L
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK          0x0ff00000L
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK__CI__VI 0x000000ffL
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK          0x70000000L
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK__CI__VI 0x00000700L
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK__CI__VI 0x000000ffL
#define CP_COHER_BASE__COHER_BASE_256B_MASK             0xffffffffL
#define CP_COHER_CNTL__CB0_DEST_BASE_ENA_MASK           0x00000040L
#define CP_COHER_CNTL__CB1_DEST_BASE_ENA_MASK           0x00000080L
#define CP_COHER_CNTL__CB2_DEST_BASE_ENA_MASK           0x00000100L
#define CP_COHER_CNTL__CB3_DEST_BASE_ENA_MASK           0x00000200L
#define CP_COHER_CNTL__CB4_DEST_BASE_ENA_MASK           0x00000400L
#define CP_COHER_CNTL__CB5_DEST_BASE_ENA_MASK           0x00000800L
#define CP_COHER_CNTL__CB6_DEST_BASE_ENA_MASK           0x00001000L
#define CP_COHER_CNTL__CB7_DEST_BASE_ENA_MASK           0x00002000L
#define CP_COHER_CNTL__CB_ACTION_ENA_MASK               0x02000000L
#define CP_COHER_CNTL__DB_ACTION_ENA_MASK               0x04000000L
#define CP_COHER_CNTL__DB_DEST_BASE_ENA_MASK            0x00004000L
#define CP_COHER_CNTL__DEST_BASE_0_ENA_MASK             0x00000001L
#define CP_COHER_CNTL__DEST_BASE_1_ENA_MASK             0x00000002L
#define CP_COHER_CNTL__DEST_BASE_2_ENA_MASK             0x00080000L
#define CP_COHER_CNTL__DEST_BASE_3_ENA_MASK             0x00200000L
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK        0x20000000L
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK        0x08000000L
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK__CI__VI 0x10000000L
#define CP_COHER_CNTL__TCL1_ACTION_ENA_MASK             0x00400000L
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK__CI__VI 0x00008000L
#define CP_COHER_CNTL__TC_ACTION_ENA_MASK               0x00800000L
#define CP_COHER_CNTL__TC_VOL_ACTION_ENA_MASK__CI       0x00010000L
#define CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK__CI__VI    0x00040000L
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK__CI__VI 0x000000ffL
#define CP_COHER_SIZE__COHER_SIZE_256B_MASK             0xffffffffL
#define CP_COHER_START_DELAY__START_DELAY_COUNT_MASK    0x0000003fL
#define CP_COHER_STATUS__MATCHING_GFX_CNTX_MASK         0x000000ffL
#define CP_COHER_STATUS__MEID_MASK__CI__VI              0x03000000L
#define CP_COHER_STATUS__PHASE1_STATUS_MASK             0x40000000L
#define CP_COHER_STATUS__STATUS_MASK                    0x80000000L
#define CP_CONFIG__CP_RDREQ_URG_MASK__SI__VI            0x00000f00L
#define CP_CONFIG__CP_REQ_TRAN_MASK__SI__VI             0x00010000L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK__CI__VI 0x00000070L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK__CI__VI 0x00000007L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK__CI__VI 0x00700000L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK__CI__VI 0x00070000L
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK__CI__VI    0x00000100L
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK__CI__VI 0x00000010L
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK__CI__VI   0x00000001L
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK__CI__VI 0x00000008L
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK__CI__VI  0x00000004L
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK__CI__VI 0x00000200L
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK__CI__VI  0x00000400L
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK__CI__VI  0x00000800L
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK__CI__VI  0x00001000L
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK__CI__VI  0x00002000L
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK__CI__VI 0x00000002L
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK__CI__VI     0x00000080L
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK__CI__VI    0x01000000L
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK__CI__VI 0x00100000L
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK__CI__VI 0x00400000L
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK__CI__VI 0x00200000L
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK__CI__VI   0x00010000L
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK__CI__VI 0x00080000L
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK__CI__VI  0x00040000L
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK__CI__VI 0x02000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK__CI__VI  0x04000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK__CI__VI  0x08000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK__CI__VI  0x10000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK__CI__VI  0x20000000L
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK__CI__VI 0x00020000L
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK__CI__VI     0x00800000L
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK__CI__VI 0x0000003fL
#define CP_CPC_HALT_HYST_COUNT__COUNT_MASK__CI__VI      0x0000000fL
#define CP_CPC_MC_CNTL__PACK_DELAY_CNT_MASK__CI         0x0000001fL
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK__CI__VI  0xffffffffL
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK__CI    0x000000ffL
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK__CI__VI 0x00000100L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_READ_MASK__CI 0x00000800L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_WR_ACK_MASK__CI 0x00001000L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK__CI__VI 0x00000200L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK__CI__VI 0x00000400L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK__CI__VI 0x00002000L
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK__CI__VI 0x00010000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_READ_MASK__CI 0x00080000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_WR_ACK_MASK__CI 0x00100000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK__CI__VI 0x00020000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK__CI__VI 0x00040000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK__CI__VI 0x00200000L
#define CP_CPC_STALLED_STAT1__MIU_RDREQ_FREE_STALL_MASK__CI 0x00000001L
#define CP_CPC_STALLED_STAT1__MIU_WRREQ_FREE_STALL_MASK__CI 0x00000002L
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK__CI__VI 0x00000010L
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK__CI__VI 0x00000008L
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK__CI__VI 0x00000040L
#define CP_CPC_STATUS__CPC_BUSY_MASK__CI__VI            0x80000000L
#define CP_CPC_STATUS__CPF_CPC_BUSY_MASK__CI__VI        0x40000000L
#define CP_CPC_STATUS__CPG_CPC_BUSY_MASK__CI__VI        0x20000000L
#define CP_CPC_STATUS__DC0_BUSY_MASK__CI__VI            0x00000004L
#define CP_CPC_STATUS__DC1_BUSY_MASK__CI__VI            0x00000008L
#define CP_CPC_STATUS__MEC1_BUSY_MASK__CI__VI           0x00000001L
#define CP_CPC_STATUS__MEC2_BUSY_MASK__CI__VI           0x00000002L
#define CP_CPC_STATUS__MIU_RDREQ_BUSY_MASK__CI          0x00000100L
#define CP_CPC_STATUS__MIU_WRREQ_BUSY_MASK__CI          0x00000200L
#define CP_CPC_STATUS__QU_BUSY_MASK__CI__VI             0x00001000L
#define CP_CPC_STATUS__RCIU1_BUSY_MASK__CI__VI          0x00000010L
#define CP_CPC_STATUS__RCIU2_BUSY_MASK__CI__VI          0x00000020L
#define CP_CPC_STATUS__ROQ1_BUSY_MASK__CI__VI           0x00000040L
#define CP_CPC_STATUS__ROQ2_BUSY_MASK__CI__VI           0x00000080L
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK__CI__VI    0x00000800L
#define CP_CPC_STATUS__TCIU_BUSY_MASK__CI__VI           0x00000400L
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK__CI__VI 0x00000080L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK__CI__VI 0x00000004L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK__CI__VI 0x00000008L
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK__CI__VI   0x00000100L
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK__CI__VI    0x00000002L
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK__CI__VI   0x00000010L
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK__CI__VI 0x00400000L
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK__CI__VI 0x00001000L
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK__CI__VI 0x00004000L
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK__CI__VI 0x00200000L
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK__CI__VI 0x00800000L
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK__CI__VI      0x80000000L
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK__CI__VI 0x00080000L
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK__CI__VI 0x00100000L
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK__CI__VI 0x00002000L
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK__CI__VI 0x00020000L
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK__CI__VI      0x40000000L
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK__CI__VI 0x00040000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK__CI__VI 0x01000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK__CI__VI 0x02000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK__CI__VI  0x10000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK__CI__VI  0x04000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK__CI__VI  0x08000000L
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK__CI__VI 0x00010000L
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK__CI__VI 0x00008000L
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK__CI__VI 0x20000000L
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK__CI__VI 0x00000200L
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK__CI__VI 0x00000001L
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK__CI__VI 0x00000002L
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK__CI__VI 0x00000004L
#define CP_CPF_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE_MASK__CI 0x00000010L
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK__CI__VI 0x00000001L
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK__CI__VI 0x00000008L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK__CI__VI 0x00000020L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK__CI__VI 0x00000040L
#define CP_CPF_STATUS__CPC_CPF_BUSY_MASK__CI__VI        0x40000000L
#define CP_CPF_STATUS__CPF_BUSY_MASK__CI__VI            0x80000000L
#define CP_CPF_STATUS__CSF_BUSY_MASK__CI__VI            0x00000002L
#define CP_CPF_STATUS__HQD_BUSY_MASK__CI__VI            0x00008000L
#define CP_CPF_STATUS__INTERRUPT_BUSY_MASK__CI__VI      0x00002000L
#define CP_CPF_STATUS__MIU_RDREQ_BUSY_MASK__CI          0x00000004L
#define CP_CPF_STATUS__MIU_WRREQ_BUSY_MASK__CI          0x00000008L
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK__CI__VI  0x00000001L
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK__CI__VI      0x00000010L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK__CI__VI 0x00000400L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK__CI__VI    0x00000200L
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK__CI__VI  0x00000040L
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK__CI__VI  0x00000080L
#define CP_CPF_STATUS__ROQ_RING_BUSY_MASK__CI__VI       0x00000020L
#define CP_CPF_STATUS__ROQ_STATE_BUSY_MASK__CI__VI      0x00000100L
#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK__CI__VI      0x00001000L
#define CP_CPF_STATUS__TCIU_BUSY_MASK__CI__VI           0x00004000L
#define CP_CSF_CNTL__FETCH_BUFFER_DEPTH_MASK            0x0000000fL
#define CP_CSF_STAT__BUFFER_SLOTS_ALLOCATED_MASK        0x0000000fL
#define CP_DEVICE_ID__DEVICE_ID_MASK__CI__VI            0x000000ffL
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK__CI__VI  0xffffffffL
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK__CI__VI 0xffffffffL
#define CP_DFY_ADDR_HI__ADDR_HI_MASK__CI__VI            0xffffffffL
#define CP_DFY_ADDR_LO__ADDR_LO_MASK__CI__VI            0xffffffe0L
#define CP_DFY_CNTL__ATC_MASK__CI                       0x00000800L
#define CP_DFY_CNTL__POLICY_MASK__CI                    0x00000300L
#define CP_DFY_CNTL__VOL_MASK__CI                       0x00000400L
#define CP_DFY_DATA_0__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_10__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_11__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_12__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_13__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_14__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_15__DATA_MASK__CI__VI               0xffffffffL
#define CP_DFY_DATA_1__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_2__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_3__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_4__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_5__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_6__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_7__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_8__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_DATA_9__DATA_MASK__CI__VI                0xffffffffL
#define CP_DFY_STAT__BURST_COUNT_MASK__CI__VI           0x0000ffffL
#define CP_DFY_STAT__BUSY_MASK__CI__VI                  0x80000000L
#define CP_DFY_STAT__TAGS_PENDING_MASK__CI              0x00ff0000L
#define CP_DMA_CNTL__BUFFER_DEPTH_MASK                  0x000f0000L
#define CP_DMA_CNTL__MIN_AVAILSZ_MASK                   0x00000030L
#define CP_DMA_CNTL__PIO_COUNT_MASK                     0xc0000000L
#define CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK                0x10000000L
#define CP_DMA_CNTL__PIO_FIFO_FULL_MASK                 0x20000000L
#define CP_DMA_ME_COMMAND__BYTE_COUNT_MASK              0x001fffffL
#define CP_DMA_ME_COMMAND__DAIC_MASK                    0x20000000L
#define CP_DMA_ME_COMMAND__DAS_MASK                     0x08000000L
#define CP_DMA_ME_COMMAND__DIS_WC_MASK                  0x00200000L
#define CP_DMA_ME_COMMAND__DST_SWAP_MASK                0x03000000L
#define CP_DMA_ME_COMMAND__RAW_WAIT_MASK                0x40000000L
#define CP_DMA_ME_COMMAND__SAIC_MASK                    0x10000000L
#define CP_DMA_ME_COMMAND__SAS_MASK                     0x04000000L
#define CP_DMA_ME_COMMAND__SRC_SWAP_MASK                0x00c00000L
#define CP_DMA_ME_CONTROL__DST_ATC_MASK__CI__VI         0x01000000L
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK__CI    0x06000000L
#define CP_DMA_ME_CONTROL__DST_SELECT_MASK__CI__VI      0x00300000L
#define CP_DMA_ME_CONTROL__DST_VOLATILE_MASK__CI        0x08000000L
#define CP_DMA_ME_CONTROL__SRC_ATC_MASK__CI__VI         0x00001000L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK__CI    0x00006000L
#define CP_DMA_ME_CONTROL__SRC_SELECT_MASK__CI__VI      0x60000000L
#define CP_DMA_ME_CONTROL__SRC_VOLATILE_MASK__CI        0x00008000L
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK__SI     0x000000ffL
#define CP_DMA_ME_DST_ADDR__DST_ADDR_MASK               0xffffffffL
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK__SI     0x000000ffL
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK               0xffffffffL
#define CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK             0x001fffffL
#define CP_DMA_PFP_COMMAND__DAIC_MASK                   0x20000000L
#define CP_DMA_PFP_COMMAND__DAS_MASK                    0x08000000L
#define CP_DMA_PFP_COMMAND__DIS_WC_MASK                 0x00200000L
#define CP_DMA_PFP_COMMAND__DST_SWAP_MASK               0x03000000L
#define CP_DMA_PFP_COMMAND__RAW_WAIT_MASK               0x40000000L
#define CP_DMA_PFP_COMMAND__SAIC_MASK                   0x10000000L
#define CP_DMA_PFP_COMMAND__SAS_MASK                    0x04000000L
#define CP_DMA_PFP_COMMAND__SRC_SWAP_MASK               0x00c00000L
#define CP_DMA_PFP_CONTROL__DST_ATC_MASK__CI__VI        0x01000000L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK__CI   0x06000000L
#define CP_DMA_PFP_CONTROL__DST_SELECT_MASK__CI__VI     0x00300000L
#define CP_DMA_PFP_CONTROL__DST_VOLATILE_MASK__CI       0x08000000L
#define CP_DMA_PFP_CONTROL__SRC_ATC_MASK__CI__VI        0x00001000L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK__CI   0x00006000L
#define CP_DMA_PFP_CONTROL__SRC_SELECT_MASK__CI__VI     0x60000000L
#define CP_DMA_PFP_CONTROL__SRC_VOLATILE_MASK__CI       0x00008000L
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK__SI    0x000000ffL
#define CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK              0xffffffffL
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK__SI    0x000000ffL
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK              0xffffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_MASK             0x03ffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK       0x10000000L
#define CP_ECC_FIRSTOCCURRENCE_RING0__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING0__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING0__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING0__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE_RING1__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING1__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING1__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING1__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE_RING2__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING2__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING2__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING2__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK          0x00000003L
#define CP_ECC_FIRSTOCCURRENCE__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__RING_ID_MASK__SI__CI    0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE__VMID_MASK               0x000f0000L
#define CP_ENDIAN_SWAP__ENDIAN_SWAP_MASK__CI__VI        0x00000003L
#define CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK__CI__VI       0x0000ffffL
#define CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK__CI__VI       0xfffffffcL
#define CP_EOP_DONE_ADDR_LO__ADDR_SWAP_MASK__CI         0x00000003L
#define CP_EOP_DONE_DATA_CNTL__CNTX_ID_MASK__CI__VI     0x0000ffffL
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK__CI__VI    0xe0000000L
#define CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK__CI__VI     0x00030000L
#define CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK__CI__VI     0x07000000L
#define CP_EOP_DONE_DATA_HI__DATA_HI_MASK__CI__VI       0xffffffffL
#define CP_EOP_DONE_DATA_LO__DATA_LO_MASK__CI__VI       0xffffffffL
#define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL_MASK__CI  0x06000000L
#define CP_EOP_DONE_EVENT_CNTL__EOP_VOLATILE_MASK__CI   0x08000000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK__CI__VI 0x0003f000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK__CI__VI 0x0000007fL
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK        0xffffffffL
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK        0xffffffffL
#define CP_FETCHER_SOURCE__ME_SRC_MASK__CI              0x00000001L
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK         0x00003f00L
#define CP_GRBM_FREE_COUNT__FREE_COUNT_MASK             0x0000003fL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK         0x003f0000L
#define CP_HPD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK__CI  0x000000ffL
#define CP_HPD_EOP_BASE_ADDR__BASE_ADDR_MASK__CI        0xffffffffL
#define CP_HPD_EOP_CONTROL__CACHE_POLICY_MASK__CI       0x03000000L
#define CP_HPD_EOP_CONTROL__EOP_ATC_MASK__CI            0x00800000L
#define CP_HPD_EOP_CONTROL__EOP_SIZE_MASK__CI           0x0000003fL
#define CP_HPD_EOP_CONTROL__EOP_VOLATILE_MASK__CI       0x04000000L
#define CP_HPD_EOP_CONTROL__PEND_Q_SEM_MASK__CI         0x70000000L
#define CP_HPD_EOP_CONTROL__PEND_SIG_SEM_MASK__CI       0x80000000L
#define CP_HPD_EOP_CONTROL__PROCESSING_EOPIB_MASK__CI   0x00002000L
#define CP_HPD_EOP_CONTROL__PROCESSING_EOP_MASK__CI     0x00000100L
#define CP_HPD_EOP_CONTROL__PROCESSING_QID_MASK__CI     0x00000e00L
#define CP_HPD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK__CI   0x00004000L
#define CP_HPD_EOP_CONTROL__PROCESS_EOP_EN_MASK__CI     0x00001000L
#define CP_HPD_EOP_VMID__VMID_MASK__CI                  0x0000000fL
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK__CI__VI      0x003f0000L
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK__CI__VI      0x00000007L
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK__CI__VI      0x00003f00L
#define CP_HQD_ACTIVE__ACTIVE_MASK__CI__VI              0x00000001L
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK__CI__VI 0x00000100L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK__CI    0x00000003L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK__CI__VI 0x00000010L
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK__CI__VI    0x00000001L
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_RETRY_CNT_MASK__CI 0x0000000cL
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_STATUS_MASK__CI   0x00000003L
#define CP_HQD_HQ_SCHEDULER0__PG_ACTIVATED_MASK__CI     0x00000200L
#define CP_HQD_HQ_SCHEDULER0__SCRATCH_RAM_INIT_MASK__CI 0x00000080L
#define CP_HQD_HQ_SCHEDULER0__TCL2_DIRTY_MASK__CI       0x00000100L
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK__CI__VI    0xffffffffL
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK__CI__VI  0xfffffffcL
#define CP_HQD_IB_CONTROL__IB_ATC_MASK__CI__VI          0x00800000L
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK__CI     0x03000000L
#define CP_HQD_IB_CONTROL__IB_SIZE_MASK__CI__VI         0x000fffffL
#define CP_HQD_IB_CONTROL__IB_VOLATILE_MASK__CI         0x04000000L
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK__CI__VI 0x00300000L
#define CP_HQD_IB_CONTROL__PROCESSING_IB_MASK__CI__VI   0x80000000L
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK__CI__VI    0x000fffffL
#define CP_HQD_IQ_RPTR__OFFSET_MASK__CI__VI             0x0000003fL
#define CP_HQD_IQ_TIMER__ACTIVE_MASK__CI__VI            0x80000000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK__CI          0x03000000L
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK__CI__VI    0x003f0000L
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK__CI__VI    0x00003000L
#define CP_HQD_IQ_TIMER__IQ_ATC_MASK__CI__VI            0x00800000L
#define CP_HQD_IQ_TIMER__IQ_VOLATILE_MASK__CI           0x04000000L
#define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK__CI__VI     0x40000000L
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK__CI__VI     0x20000000L
#define CP_HQD_IQ_TIMER__RETRY_TYPE_MASK__CI__VI        0x00000700L
#define CP_HQD_IQ_TIMER__WAIT_TIME_MASK__CI__VI         0x000000ffL
#define CP_HQD_MSG_TYPE__ACTION_MASK__CI                0x00000003L
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK__CI__VI 0x80000000L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK__CI__VI 0x00000001L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK__CI__VI 0x0003ff00L
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK__CI__VI 0x00000003L
#define CP_HQD_PQ_BASE_HI__ADDR_HI_MASK__CI__VI         0x000000ffL
#define CP_HQD_PQ_BASE__ADDR_MASK__CI__VI               0xffffffffL
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK__CI        0x03000000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK__CI         0x00030000L
#define CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK__CI__VI       0x80000000L
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK__CI__VI  0x00300000L
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK__CI__VI  0x08000000L
#define CP_HQD_PQ_CONTROL__PQ_ATC_MASK__CI__VI          0x00800000L
#define CP_HQD_PQ_CONTROL__PQ_VOLATILE_MASK__CI         0x04000000L
#define CP_HQD_PQ_CONTROL__PRIV_STATE_MASK__CI__VI      0x40000000L
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK__CI__VI      0x0000003fL
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK__CI__VI  0x20000000L
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK__CI__VI 0x00003f00L
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK__CI__VI  0x10000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK__CI__VI 0x40000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK__CI__VI 0x80000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK__CI__VI 0x007ffffcL
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK__CI__VI 0x20000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK__CI__VI 0x10000000L
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK__CI__VI    0xffffffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_HQD_PQ_WPTR__OFFSET_MASK__CI__VI             0xffffffffL
#define CP_HQD_QUANTUM__QUANTUM_DURATION_MASK__CI__VI   0x00003f00L
#define CP_HQD_QUANTUM__QUANTUM_EN_MASK__CI__VI         0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_SCALE_MASK__CI__VI      0x00000010L
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK__CI__VI 0x0000000fL
#define CP_HQD_SEMA_CMD__RESULT_MASK__CI__VI            0x00000006L
#define CP_HQD_SEMA_CMD__RETRY_MASK__CI__VI             0x00000001L
#define CP_HQD_VMID__IB_VMID_MASK__CI__VI               0x00000f00L
#define CP_HQD_VMID__VMID_MASK__CI__VI                  0x0000000fL
#define CP_HQD_VMID__VQID_MASK__CI__VI                  0x03ff0000L
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK__CI__VI        0x0000ffffL
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK__SI            0x000000ffL
#define CP_IB1_BASE_LO__IB1_BASE_LO_MASK                0xfffffffcL
#define CP_IB1_BUFSZ__IB1_BUFSZ_MASK                    0x000fffffL
#define CP_IB1_OFFSET__IB1_OFFSET_MASK                  0x000fffffL
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK  0x000fffffL
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK      0x000fffffL
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK__CI__VI        0x0000ffffL
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK__SI            0x000000ffL
#define CP_IB2_BASE_LO__IB2_BASE_LO_MASK                0xfffffffcL
#define CP_IB2_BUFSZ__IB2_BUFSZ_MASK                    0x000fffffL
#define CP_IB2_OFFSET__IB2_OFFSET_MASK                  0x000fffffL
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK  0x000fffffL
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK      0x000fffffL
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK    0x00080000L
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK   0x00100000L
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK   0x00400000L
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK     0x00800000L
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK   0x04000000L
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK          0x00080000L
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK         0x00100000L
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK       0x00004000L
#define CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI   0x80000000L
#define CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI   0x40000000L
#define CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI   0x20000000L
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK       0x01000000L
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK         0x00400000L
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK           0x00800000L
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK         0x04000000L
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK   0x00020000L
#define CP_INT_STATUS_RING0__CNTX_BUSY_INT_STAT_MASK__SI__CI 0x00080000L
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK    0x00080000L
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK    0x00080000L
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK   0x00100000L
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK   0x00400000L
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK     0x00800000L
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK   0x04000000L
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK          0x00080000L
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK         0x00100000L
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK       0x00004000L
#define CP_INT_STATUS__GENERIC0_INT_STAT_MASK__CI__VI   0x80000000L
#define CP_INT_STATUS__GENERIC1_INT_STAT_MASK__CI__VI   0x40000000L
#define CP_INT_STATUS__GENERIC2_INT_STAT_MASK__CI__VI   0x20000000L
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK       0x01000000L
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK         0x00400000L
#define CP_INT_STATUS__PRIV_REG_INT_STAT_MASK           0x00800000L
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK         0x04000000L
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK   0x00020000L
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK  0x00080000L
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK 0x00100000L
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK 0x00400000L
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK   0x00800000L
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK__CI__VI   0x0000ff00L
#define CP_IQ_WAIT_TIME1__GWS_MASK__CI__VI              0xff000000L
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK__CI__VI       0x000000ffL
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK__CI__VI      0x00ff0000L
#define CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK__CI__VI        0xff000000L
#define CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK__CI__VI        0x000000ffL
#define CP_IQ_WAIT_TIME2__SCH_WAVE_MASK__CI__VI         0x0000ff00L
#define CP_IQ_WAIT_TIME2__SEM_REARM_MASK__CI__VI        0x00ff0000L
#define CP_MAX_CONTEXT__MAX_CONTEXT_MASK__CI__VI        0x00000007L
#define CP_MC_PACK_DELAY_CNT__PACK_DELAY_CNT_MASK__SI__CI 0x0000001fL
#define CP_MC_TAG_CNTL__TAG_RAM_INDEX_MASK__CI          0x0000003fL
#define CP_MC_TAG_CNTL__TAG_RAM_SEL_MASK__CI            0x00030000L
#define CP_MC_TAG_DATA__TAG_RAM_DATA_MASK__CI           0xffffffffL
#define CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME0_PIPE0_VMID__VMID_MASK__CI__VI            0x0000000fL
#define CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME0_PIPE1_VMID__VMID_MASK__CI__VI            0x0000000fL
#define CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK__CI__VI 0x00004000L
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK__CI__VI 0x00002000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK__CI__VI 0x01000000L
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK__CI__VI 0x00800000L
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK__CI__VI 0x08000000L
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK__CI__VI 0x04000000L
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK__CI__VI 0x00004000L
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK__CI__VI 0x00002000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK__CI__VI 0x01000000L
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK__CI__VI 0x00800000L
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK__CI__VI 0x08000000L
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK__CI__VI 0x04000000L
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK__CI__VI    0x00000003L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK__CI   0x00000fffL
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK__CI     0x00000fffL
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK__CI   0x00000fffL
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK__CI     0x00000fffL
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK__CI__VI 0x00000010L
#define CP_MEC_CNTL__MEC_ME1_HALT_MASK__CI__VI          0x40000000L
#define CP_MEC_CNTL__MEC_ME1_STEP_MASK__CI__VI          0x80000000L
#define CP_MEC_CNTL__MEC_ME2_HALT_MASK__CI__VI          0x10000000L
#define CP_MEC_CNTL__MEC_ME2_STEP_MASK__CI__VI          0x20000000L
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK__CI__VI 0xffffffffL
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK__CI      0x00001fffL
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK__CI__VI  0xffffffffL
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK__CI__VI 0xffffffffL
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK__CI      0x00001fffL
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK__CI__VI  0xffffffffL
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK              0x00000002L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK              0x00000001L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK       0x00ff0000L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK        0x0000ff00L
#define CP_MEM_SLP_CNTL__RESERVED1_MASK                 0xff000000L
#define CP_MEQ_AVAIL__MEQ_CNT_MASK                      0x000003ffL
#define CP_MEQ_STAT__MEQ_RPTR_MASK                      0x000003ffL
#define CP_MEQ_STAT__MEQ_WPTR_MASK                      0x03ff0000L
#define CP_MEQ_STQ_THRESHOLD__STQ_START_MASK__CI__VI    0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ1_START_MASK              0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ2_START_MASK              0x0000ff00L
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_CNTL__CE_HALT_MASK                        0x01000000L
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK__CI__VI   0x00000010L
#define CP_ME_CNTL__CE_STEP_MASK                        0x02000000L
#define CP_ME_CNTL__ME_HALT_MASK                        0x10000000L
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK__CI__VI   0x00000100L
#define CP_ME_CNTL__ME_STEP_MASK                        0x20000000L
#define CP_ME_CNTL__PFP_HALT_MASK                       0x04000000L
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK__CI__VI  0x00000040L
#define CP_ME_CNTL__PFP_STEP_MASK                       0x08000000L
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK          0xffffffffL
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK__CI     0x000007ffL
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK__CI__VI  0x0000ffffL
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK__SI      0x000000ffL
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK          0xfffffffcL
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_SWAP_MASK        0x00000003L
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK__CI__VI  0x0000ffffL
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK__SI      0x000000ffL
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK          0xfffffffcL
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_SWAP_MASK        0x00000003L
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK          0xffffffffL
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK          0xffffffffL
#define CP_ME_PREEMPTION__ME_CNTXSW_PREEMPTION_MASK__SI__CI 0x00000001L
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK__CI       0x000007ffL
#define CP_ME_RAM_DATA__ME_RAM_DATA_MASK                0xffffffffL
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK__CI__VI  0x0000ffffL
#define CP_MQD_BASE_ADDR__BASE_ADDR_MASK__CI__VI        0xfffffffcL
#define CP_MQD_CONTROL__CACHE_POLICY_MASK__CI           0x03000000L
#define CP_MQD_CONTROL__MQD_ATC_MASK__CI__VI            0x00800000L
#define CP_MQD_CONTROL__MQD_VOLATILE_MASK__CI           0x04000000L
#define CP_MQD_CONTROL__VMID_MASK__CI__VI               0x0000000fL
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK 0xffffffffL
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK     0xffffffffL
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK     0xffffffffL
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK       0xffffffffL
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK       0xffffffffL
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK       0x00000300L
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK     0x00000400L
#define CP_PERFMON_CNTL__PERFMON_STATE_MASK             0x0000000fL
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK__CI__VI 0x000000f0L
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK       0x80000000L
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK        0xffffffffL
#define CP_PFP_IB_CONTROL__IB_EN_MASK__CI__VI           0x000000ffL
#define CP_PFP_IB_CONTROL__IB_EN_MASK__SI               0x00000001L
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK__CI    0x000007ffL
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK           0x00000002L
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK         0x00000001L
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK          0x01000000L
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK         0x00010000L
#define CP_PFP_LOAD_CONTROL__UCONFIG_REG_EN_MASK__CI    0x00008000L
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK__CI      0x000007ffL
#define CP_PFP_UCODE_DATA__UCODE_DATA_MASK              0xffffffffL
#define CP_PIPEID__PIPE_ID_MASK__CI__VI                 0x00000003L
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK__SI 0xffffffffL
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK  0xfffffffcL
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_SWAP_MASK__SI__CI 0x00000003L
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK__CI__VI  0xffffffffL
#define CP_PQ_WPTR_POLL_CNTL__EN_MASK__CI__VI           0x80000000L
#define CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK__CI__VI       0x000000ffL
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK__CI__VI  0x40000000L
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE_MASK__CI__VI    0xffffffffL
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO_MASK__CI__VI    0xffffffffL
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI_MASK__CI__VI    0x00000003L
#define CP_PRT_LOD_STATS_CNTL2__INTERVAL_MASK__CI__VI   0x000003fcL
#define CP_PRT_LOD_STATS_CNTL2__MC_ENDIAN_SWAP_MASK__CI 0x00300000L
#define CP_PRT_LOD_STATS_CNTL2__MC_VMID_MASK__CI__VI    0x07800000L
#define CP_PRT_LOD_STATS_CNTL2__REPORT_AND_RESET_MASK__CI__VI 0x00080000L
#define CP_PRT_LOD_STATS_CNTL2__RESET_CNT_MASK__CI__VI  0x0003fc00L
#define CP_PRT_LOD_STATS_CNTL2__RESET_FORCE_MASK__CI__VI 0x00040000L
#define CP_PWR_CNTL__GFX_CLK_HALT_MASK__CI              0x00000001L
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK         0x0000003fL
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK         0x00003f00L
#define CP_RB0_BASE_HI__RB_BASE_HI_MASK__CI__VI         0x000000ffL
#define CP_RB0_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB0_CNTL__CACHE_POLICY_MASK__CI              0x03000000L
#define CP_RB0_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB0_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB0_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB0_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB0_CNTL__RB_VOLATILE_MASK__CI               0x04000000L
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI   0x000000ffL
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB0_RPTR_ADDR__RB_RPTR_SWAP_MASK             0x00000003L
#define CP_RB0_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB0_WPTR__RB_WPTR_MASK                       0x000fffffL
#define CP_RB1_BASE_HI__RB_BASE_HI_MASK__CI__VI         0x000000ffL
#define CP_RB1_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB1_CNTL__CACHE_POLICY_MASK__CI              0x03000000L
#define CP_RB1_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB1_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB1_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB1_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB1_CNTL__RB_VOLATILE_MASK__CI               0x04000000L
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI   0x000000ffL
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB1_RPTR_ADDR__RB_RPTR_SWAP_MASK             0x00000003L
#define CP_RB1_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB1_WPTR__RB_WPTR_MASK                       0x000fffffL
#define CP_RB2_BASE__RB_BASE_MASK                       0xffffffffL
#define CP_RB2_CNTL__CACHE_POLICY_MASK__CI              0x03000000L
#define CP_RB2_CNTL__MIN_AVAILSZ_MASK                   0x00300000L
#define CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK                0x00c00000L
#define CP_RB2_CNTL__RB_BLKSZ_MASK                      0x00003f00L
#define CP_RB2_CNTL__RB_BUFSZ_MASK                      0x0000003fL
#define CP_RB2_CNTL__RB_NO_UPDATE_MASK                  0x08000000L
#define CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK                0x80000000L
#define CP_RB2_CNTL__RB_VOLATILE_MASK__CI               0x04000000L
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI   0x000000ffL
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK             0xfffffffcL
#define CP_RB2_RPTR_ADDR__RB_RPTR_SWAP_MASK             0x00000003L
#define CP_RB2_RPTR__RB_RPTR_MASK                       0x000fffffL
#define CP_RB2_WPTR__RB_WPTR_MASK                       0x000fffffL
#define CP_RB_BASE__RB_BASE_MASK                        0xffffffffL
#define CP_RB_CNTL__CACHE_POLICY_MASK__CI               0x03000000L
#define CP_RB_CNTL__MIN_AVAILSZ_MASK                    0x00300000L
#define CP_RB_CNTL__MIN_IB_AVAILSZ_MASK                 0x00c00000L
#define CP_RB_CNTL__RB_BLKSZ_MASK                       0x00003f00L
#define CP_RB_CNTL__RB_BUFSZ_MASK                       0x0000003fL
#define CP_RB_CNTL__RB_NO_UPDATE_MASK                   0x08000000L
#define CP_RB_CNTL__RB_RPTR_WR_ENA_MASK                 0x80000000L
#define CP_RB_CNTL__RB_VOLATILE_MASK__CI                0x04000000L
#define CP_RB_OFFSET__RB_OFFSET_MASK                    0x000fffffL
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI    0x000000ffL
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK              0xfffffffcL
#define CP_RB_RPTR_ADDR__RB_RPTR_SWAP_MASK              0x00000003L
#define CP_RB_RPTR_WR__RB_RPTR_WR_MASK                  0x000fffffL
#define CP_RB_RPTR__RB_RPTR_MASK                        0x000fffffL
#define CP_RB_VMID__RB0_VMID_MASK                       0x0000000fL
#define CP_RB_VMID__RB1_VMID_MASK                       0x00000f00L
#define CP_RB_VMID__RB2_VMID_MASK                       0x000f0000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK          0xf0000000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK          0x0fffffffL
#define CP_RB_WPTR_POLL_ADDR_HI__OBSOLETE_MASK__CI      0x000000ffL
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK__SI__VI 0x000000ffL
#define CP_RB_WPTR_POLL_ADDR_LO__OBSOLETE_MASK__CI      0xfffffffcL
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK__SI__VI 0xfffffffcL
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK      0xffff0000L
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK       0x0000ffffL
#define CP_RB_WPTR__RB_WPTR_MASK                        0x000fffffL
#define CP_RING0_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RING1_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RING2_PRIORITY__PRIORITY_MASK                0x00000003L
#define CP_RINGID__RINGID_MASK                          0x00000003L
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK       0x000000ffL
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK      0x0000ff00L
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK      0x00ff0000L
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK       0xff000000L
#define CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK           0x00ff0000L
#define CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK           0xff000000L
#define CP_ROQ1_THRESHOLDS__RB1_START_MASK              0x000000ffL
#define CP_ROQ1_THRESHOLDS__RB2_START_MASK              0x0000ff00L
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK                 0x000007ffL
#define CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK           0x0000ff00L
#define CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK           0x00ff0000L
#define CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK           0x000000ffL
#define CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK           0xff000000L
#define CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK                  0x07ff0000L
#define CP_ROQ_AVAIL__ROQ_CNT_RING_MASK                 0x000007ffL
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK        0x000003ffL
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK        0x03ff0000L
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK        0x000003ffL
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK        0x03ff0000L
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK           0x000003ffL
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK           0x03ff0000L
#define CP_ROQ_THRESHOLDS__IB1_START_MASK__CI__VI       0x000000ffL
#define CP_ROQ_THRESHOLDS__IB2_START_MASK__CI__VI       0x0000ff00L
#define CP_SCRATCH_DATA__SCRATCH_DATA_MASK              0xffffffffL
#define CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK            0x000000ffL
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK__CI__VI  0xffffffffL
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK__CI__VI  0xffffffffL
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK          0xffffffffL
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK__CI__VI    0x0000ffffL
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK__SI        0x000000ffL
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK        0x03000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK             0xe0000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK        0x00100000L
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK        0x00010000L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK            0xfffffff8L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK          0x00000003L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK 0x00000400L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00002000L
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK 0x00001000L
#define CP_STALLED_STAT1__ME_WAITING_ON_MC_READ_DATA_MASK__SI__CI 0x00004000L
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK 0x00008000L
#define CP_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE_MASK__SI__CI 0x00010000L
#define CP_STALLED_STAT1__MIU_WAITING_ON_WRREQ_FREE_MASK__SI__CI 0x00020000L
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK 0x00000010L
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK__CI__VI 0x20000000L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK__SI 0x10000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK__CI__VI 0x10000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK 0x08000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK  0x04000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK 0x00800000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK 0x01000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK  0x10000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK 0x04000000L
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK 0x20000000L
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK 0x08000000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK 0x00200000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK 0x00400000L
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK 0x00000800L
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00010000L
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK   0x00001000L
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK 0x00002000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK 0x00004000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK 0x00040000L
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK 0x00008000L
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK  0x00000400L
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK    0x00000200L
#define CP_STALLED_STAT2__PFP_MIU_READ_PENDING_MASK__SI__CI 0x00000040L
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK    0x00000020L
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK__CI__VI 0x00100000L
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK__CI__VI 0x00080000L
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT2__PFP_TO_MIU_WRITE_NOT_RDY_TO_RCV_MASK__SI__CI 0x00000080L
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK 0x00000010L
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK 0x00000100L
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK 0x01000000L
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00020000L
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK 0x00800000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK 0x80000000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK 0x40000000L
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK 0x00000040L
#define CP_STALLED_STAT3__CE_TO_MIU_WRITE_NOT_RDY_TO_RCV_MASK__SI__CI 0x00000100L
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK   0x00000010L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK   0x00000008L
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK  0x00000020L
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK 0x00000080L
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK 0x00000400L
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK 0x00000004L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK 0x00001000L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK 0x00002000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK     0x00004000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK     0x00008000L
#define CP_STAT__CE_BUSY_MASK                           0x04000000L
#define CP_STAT__CPC_CPG_BUSY_MASK__CI__VI              0x02000000L
#define CP_STAT__CP_BUSY_MASK                           0x80000000L
#define CP_STAT__DC_BUSY_MASK__CI__VI                   0x00002000L
#define CP_STAT__DMA_BUSY_MASK                          0x00400000L
#define CP_STAT__INTERRUPT_BUSY_MASK                    0x00100000L
#define CP_STAT__MEQ_BUSY_MASK                          0x00010000L
#define CP_STAT__ME_BUSY_MASK                           0x00020000L
#define CP_STAT__MIU_RDREQ_BUSY_MASK__SI__CI            0x00000080L
#define CP_STAT__MIU_WRREQ_BUSY_MASK__SI__CI            0x00000100L
#define CP_STAT__PFP_BUSY_MASK                          0x00008000L
#define CP_STAT__QUERY_BUSY_MASK                        0x00040000L
#define CP_STAT__RCIU_BUSY_MASK                         0x00800000L
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK             0x20000000L
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK             0x40000000L
#define CP_STAT__ROQ_CE_RING_BUSY_MASK                  0x10000000L
#define CP_STAT__ROQ_INDIRECT1_BUSY_MASK                0x00000400L
#define CP_STAT__ROQ_INDIRECT2_BUSY_MASK                0x00000800L
#define CP_STAT__ROQ_RING_BUSY_MASK                     0x00000200L
#define CP_STAT__ROQ_STATE_BUSY_MASK                    0x00001000L
#define CP_STAT__SCRATCH_RAM_BUSY_MASK                  0x01000000L
#define CP_STAT__SEMAPHORE_BUSY_MASK                    0x00080000L
#define CP_STAT__SURFACE_SYNC_BUSY_MASK                 0x00200000L
#define CP_STAT__TCIU_BUSY_MASK                         0x08000000L
#define CP_STQ_AVAIL__STQ_CNT_MASK                      0x000001ffL
#define CP_STQ_STAT__STQ_RPTR_MASK                      0x000003ffL
#define CP_STQ_THRESHOLDS__STQ0_START_MASK              0x000000ffL
#define CP_STQ_THRESHOLDS__STQ1_START_MASK              0x0000ff00L
#define CP_STQ_THRESHOLDS__STQ2_START_MASK              0x00ff0000L
#define CP_STQ_WR_STAT__STQ_WPTR_MASK__CI__VI           0x000003ffL
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK__SI 0xffffffffL
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK  0xfffffffcL
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_SWAP_MASK__SI__CI 0x00000003L
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK        0x00000001L
#define CP_ST_BASE_HI__ST_BASE_HI_MASK__CI__VI          0x0000ffffL
#define CP_ST_BASE_HI__ST_BASE_HI_MASK__SI              0x000000ffL
#define CP_ST_BASE_LO__ST_BASE_LO_MASK                  0xfffffffcL
#define CP_ST_BUFSZ__ST_BUFSZ_MASK                      0x000fffffL
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK    0xffffffffL
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK    0xffffffffL
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK  0xffffffffL
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK  0xffffffffL
#define CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK__CI__VI   0x0000ffffL
#define CP_VMID_PREEMPT__PREEMPT_STATUS_MASK__CI        0xffff0000L
#define CP_VMID_RESET__RESET_REQUEST_MASK__CI__VI       0x0000ffffL
#define CP_VMID_RESET__RESET_STATUS_MASK__CI__VI        0xffff0000L
#define CP_VMID__VMID_MASK                              0x0000000fL
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK 0xffffffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK__CI__VI   0x0000ffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK__SI       0x000000ffL
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK       0x03000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK            0xe0000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK       0x00100000L
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK       0x00010000L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK           0xfffffff8L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK         0x00000003L
#define CRT00__H_TOTAL_MASK__SI__VI                     0x000000ffL
#define CRT01__H_DISP_END_MASK__SI__VI                  0x000000ffL
#define CRT02__H_BLANK_START_MASK__SI__VI               0x000000ffL
#define CRT03__CR10CR11_R_DIS_B_MASK__SI__VI            0x00000080L
#define CRT03__H_BLANK_END_MASK__SI__VI                 0x0000001fL
#define CRT03__H_DE_SKEW_MASK__SI__VI                   0x00000060L
#define CRT04__H_SYNC_START_MASK__SI__VI                0x000000ffL
#define CRT05__H_BLANK_END_B5_MASK__SI__VI              0x00000080L
#define CRT05__H_SYNC_END_MASK__SI__VI                  0x0000001fL
#define CRT05__H_SYNC_SKEW_MASK__SI__VI                 0x00000060L
#define CRT06__V_TOTAL_MASK__SI__VI                     0x000000ffL
#define CRT07__LINE_CMP_B8_MASK__SI__VI                 0x00000010L
#define CRT07__V_BLANK_START_B8_MASK__SI__VI            0x00000008L
#define CRT07__V_DISP_END_B8_MASK__SI__VI               0x00000002L
#define CRT07__V_DISP_END_B9_MASK__SI__VI               0x00000040L
#define CRT07__V_SYNC_START_B8_MASK__SI__VI             0x00000004L
#define CRT07__V_SYNC_START_B9_MASK__SI__VI             0x00000080L
#define CRT07__V_TOTAL_B8_MASK__SI__VI                  0x00000001L
#define CRT07__V_TOTAL_B9_MASK__SI__VI                  0x00000020L
#define CRT08__BYTE_PAN_MASK__SI__VI                    0x00000060L
#define CRT08__ROW_SCAN_START_MASK__SI__VI              0x0000001fL
#define CRT09__DOUBLE_CHAR_HEIGHT_MASK__SI__VI          0x00000080L
#define CRT09__LINE_CMP_B9_MASK__SI__VI                 0x00000040L
#define CRT09__MAX_ROW_SCAN_MASK__SI__VI                0x0000001fL
#define CRT09__V_BLANK_START_B9_MASK__SI__VI            0x00000020L
#define CRT0A__CURSOR_DISABLE_MASK__SI__VI              0x00000020L
#define CRT0A__CURSOR_START_MASK__SI__VI                0x0000001fL
#define CRT0B__CURSOR_END_MASK__SI__VI                  0x0000001fL
#define CRT0B__CURSOR_SKEW_MASK__SI__VI                 0x00000060L
#define CRT0C__DISP_START_MASK__SI__VI                  0x000000ffL
#define CRT0D__DISP_START_MASK__SI__VI                  0x000000ffL
#define CRT0E__CURSOR_LOC_HI_MASK__SI__VI               0x000000ffL
#define CRT0F__CURSOR_LOC_LO_MASK__SI__VI               0x000000ffL
#define CRT10__V_SYNC_START_MASK__SI__VI                0x000000ffL
#define CRT11__C0T7_WR_ONLY_MASK__SI__VI                0x00000080L
#define CRT11__SEL5_REFRESH_CYC_MASK__SI__VI            0x00000040L
#define CRT11__V_INTR_CLR_MASK__SI__VI                  0x00000010L
#define CRT11__V_INTR_EN_MASK__SI__VI                   0x00000020L
#define CRT11__V_SYNC_END_MASK__SI__VI                  0x0000000fL
#define CRT12__V_DISP_END_MASK__SI__VI                  0x000000ffL
#define CRT13__DISP_PITCH_MASK__SI__VI                  0x000000ffL
#define CRT14__ADDR_CNT_BY4_MASK__SI__VI                0x00000020L
#define CRT14__DOUBLE_WORD_MASK__SI__VI                 0x00000040L
#define CRT14__UNDRLN_LOC_MASK__SI__VI                  0x0000001fL
#define CRT15__V_BLANK_START_MASK__SI__VI               0x000000ffL
#define CRT16__V_BLANK_END_MASK__SI__VI                 0x000000ffL
#define CRT17__ADDR_CNT_BY2_MASK__SI__VI                0x00000008L
#define CRT17__BYTE_MODE_MASK__SI__VI                   0x00000040L
#define CRT17__CRTC_SYNC_EN_MASK__SI__VI                0x00000080L
#define CRT17__RA0_AS_A13B_MASK__SI__VI                 0x00000001L
#define CRT17__RA1_AS_A14B_MASK__SI__VI                 0x00000002L
#define CRT17__VCOUNT_BY2_MASK__SI__VI                  0x00000004L
#define CRT17__WRAP_A15TOA0_MASK__SI__VI                0x00000020L
#define CRT18__LINE_CMP_MASK__SI__VI                    0x000000ffL
#define CRT1E__GRPH_DEC_RD1_MASK__SI__VI                0x00000002L
#define CRT1F__GRPH_DEC_RD0_MASK__SI__VI                0x000000ffL
#define CRT22__GRPH_LATCH_DATA_MASK__SI__VI             0x000000ffL
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE_MASK__SI  0x00000002L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE_MASK__SI  0x00000002L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE_MASK__SI  0x00000002L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE_MASK__SI  0x00000002L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE_MASK__SI  0x00000002L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE_MASK__SI  0x00000002L
#define CRTC8_DATA__VCRTC_DATA_MASK__SI__VI             0x000000ffL
#define CRTC8_IDX__VCRTC_IDX_MASK__SI__VI               0x0000003fL
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_ALLOW_STOP_OFF_V_CNT_MASK__SI__VI 0x000000ffL
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_DISABLE_ALLOW_STOP_OFF_V_CNT_MASK__SI__VI 0x00010000L
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_B_CB_MASK__SI__VI 0x000003ffL
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_G_Y_MASK__SI__VI 0x000ffc00L
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_R_CR_MASK__SI__VI 0x3ff00000L
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DATA_EN_MASK__SI__VI 0x00000100L
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DE_MODE_MASK__SI__VI 0x00010000L
#define CRTC_BLANK_CONTROL__CRTC_CURRENT_BLANK_STATE_MASK 0x00000001L
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_BLUE_CB_MASK__SI__VI 0x000003ffL
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_GREEN_Y_MASK__SI__VI 0x000ffc00L
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_RED_CR_MASK__SI__VI 0x3ff00000L
#define CRTC_CONTROL__CRTC_CURRENT_MASTER_EN_STATE_MASK__SI__VI 0x00010000L
#define CRTC_CONTROL__CRTC_DISABLE_POINT_CNTL_MASK__SI__VI 0x00000300L
#define CRTC_CONTROL__CRTC_DISP_READ_REQUEST_DISABLE_MASK__SI__VI 0x01000000L
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_CNTL_MASK__SI__VI 0x00002000L
#define CRTC_CONTROL__CRTC_HBLANK_EARLY_CONTROL_MASK__SI__VI 0x00700000L
#define CRTC_CONTROL__CRTC_MASTER_EN_MASK__SI__VI       0x00000001L
#define CRTC_CONTROL__CRTC_SOF_PULL_EN_MASK__SI__VI     0x20000000L
#define CRTC_CONTROL__CRTC_START_POINT_CNTL_MASK__SI__VI 0x00001000L
#define CRTC_CONTROL__CRTC_SYNC_RESET_SEL_MASK__SI__VI  0x00000010L
#define CRTC_COUNT_CONTROL__CRTC_HORZ_COUNT_BY2_EN_MASK__SI__VI 0x00000001L
#define CRTC_COUNT_CONTROL__CRTC_HORZ_REPETITION_COUNT_MASK__SI__VI 0x0000001eL
#define CRTC_COUNT_RESET__CRTC_RESET_FRAME_COUNT_MASK__SI__VI 0x00000001L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_MASK__SI__VI 0x00010000L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_INSTANTLY_MASK__SI__VI 0x00000100L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_PENDING_MASK__SI__VI 0x00000001L
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CLK_DIV_MASK__SI__VI 0x0000001eL
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CRTC_EN_MASK__SI__VI 0x00000001L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT_MASK__SI 0x1fff0000L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT_MASK__SI 0x00001fffL
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_GRANULARITY_MASK__SI__VI 0x00010000L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_INPUT_STATUS_MASK__SI__VI 0x01000000L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_POLARITY_MASK__SI__VI 0x00000100L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_SOURCE_SELECT_MASK__SI__VI 0x0000001fL
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CLEAR_MASK__SI__VI 0x01000000L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_MODE_MASK__SI__VI 0x00000003L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_OCCURRED_MASK__SI__VI 0x00010000L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_TRIG_SEL_MASK__SI__VI 0x00000100L
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END_MASK__SI 0x1fff0000L
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START_MASK__SI 0x00001fffL
#define CRTC_H_SYNC_A_CNTL__CRTC_COMP_SYNC_A_EN_MASK__SI__VI 0x00010000L
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_CUTOFF_MASK__SI__VI 0x00020000L
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_POL_MASK__SI__VI 0x00000001L
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END_MASK__SI       0x1fff0000L
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START_MASK__SI     0x00001fffL
#define CRTC_H_SYNC_B_CNTL__CRTC_COMP_SYNC_B_EN_MASK__SI__VI 0x00010000L
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_CUTOFF_MASK__SI__VI 0x00020000L
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_POL_MASK__SI__VI 0x00000001L
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END_MASK__SI       0x1fff0000L
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START_MASK__SI     0x00001fffL
#define CRTC_H_TOTAL__CRTC_H_TOTAL_MASK__SI             0x00001fffL
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_ENABLE_MASK__SI__VI 0x00000001L
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_FORCE_NEXT_FIELD_MASK__SI__VI 0x00030000L
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_CURRENT_FIELD_MASK__SI__VI 0x00000001L
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_NEXT_FIELD_MASK__SI__VI 0x00000002L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_MSK_MASK__SI__VI 0x00000100L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_TYPE_MASK__SI__VI 0x00000200L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_MASK__SI__VI 0x00010000L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_MASK__SI__VI 0x00020000L
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_MSK_MASK__SI__VI 0x00000001L
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_TYPE_MASK__SI__VI 0x00000002L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_MSK_MASK__SI__VI 0x01000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_TYPE_MASK__SI__VI 0x04000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_MSK_MASK__SI__VI 0x02000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_TYPE_MASK__SI__VI 0x08000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_MSK_MASK__SI__VI 0x10000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE_MASK__SI__VI 0x20000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK__SI__VI 0x00000010L
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_TYPE_MASK__SI__VI 0x00000020L
#define CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_MASK__SI__VI 0x00000001L
#define CRTC_MASTER_EN__CRTC_MASTER_EN_MASK__SI__VI     0x00000001L
#define CRTC_MVP_INBAND_CNTL_INSERT_TIMER__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_TIMER_MASK__SI__VI 0x000000ffL
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_MASK__SI__VI 0xffffff00L
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_OUT_MODE_MASK__SI__VI 0x00000003L
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_MASK__SI__VI 0x00100000L
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED_MASK__SI__VI 0x00000010L
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_CLEAR_MASK__SI__VI 0x00010000L
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_OCCURRED_MASK__SI__VI 0x00000001L
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM_MASK__SI 0x00001fffL
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_BLUE_MASK__SI__VI 0x000003ffL
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_GREEN_MASK__SI__VI 0x000ffc00L
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_RED_MASK__SI__VI 0x3ff00000L
#define CRTC_SNAPSHOT_CONTROL__CRTC_AUTO_SNAPSHOT_TRIG_SEL_MASK__SI__VI 0x00000003L
#define CRTC_SNAPSHOT_FRAME__CRTC_SNAPSHOT_FRAME_COUNT_MASK__SI__VI 0x00ffffffL
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT_MASK__SI 0x1fff0000L
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT_MASK__SI 0x00001fffL
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_CLEAR_MASK__SI__VI 0x00000002L
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_MANUAL_TRIGGER_MASK__SI__VI 0x00000004L
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_OCCURRED_MASK__SI__VI 0x00000001L
#define CRTC_START_LINE_CONTROL__CRTC_INTERLACE_START_LINE_EARLY_MASK__SI__VI 0x00000100L
#define CRTC_START_LINE_CONTROL__CRTC_PROGRESSIVE_START_LINE_EARLY_MASK__SI__VI 0x00000001L
#define CRTC_STATUS_FRAME_COUNT__CRTC_FRAME_COUNT_MASK__SI__VI 0x00ffffffL
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT_MASK__SI    0x1fffffffL
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT_MASK__SI  0x1fff0000L
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT_MASK__SI  0x00001fffL
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT_MASK__SI    0x1fffffffL
#define CRTC_STATUS__CRTC_H_ACTIVE_DISP_MASK__SI__VI    0x00020000L
#define CRTC_STATUS__CRTC_H_BLANK_MASK__SI__VI          0x00010000L
#define CRTC_STATUS__CRTC_H_SYNC_A_MASK__SI__VI         0x00040000L
#define CRTC_STATUS__CRTC_V_ACTIVE_DISP_MASK__SI__VI    0x00000002L
#define CRTC_STATUS__CRTC_V_BLANK_MASK__SI__VI          0x00000001L
#define CRTC_STATUS__CRTC_V_START_LINE_MASK__SI__VI     0x00000010L
#define CRTC_STATUS__CRTC_V_SYNC_A_MASK__SI__VI         0x00000004L
#define CRTC_STATUS__CRTC_V_UPDATE_MASK__SI__VI         0x00000008L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EN_MASK__SI__VI 0x01000000L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY_MASK__SI 0x00000100L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_SELECT_POLARITY_MASK__SI__VI 0x00010000L
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_STEREO_FORCE_NEXT_EYE_MASK__SI__VI 0x00000003L
#define CRTC_STEREO_STATUS__CRTC_STEREO_CURRENT_EYE_MASK__SI__VI 0x00000001L
#define CRTC_STEREO_STATUS__CRTC_STEREO_FORCE_NEXT_EYE_PENDING_MASK__SI__VI 0x03000000L
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_OUTPUT_MASK__SI__VI 0x00000100L
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_SELECT_MASK__SI__VI 0x00010000L
#define CRTC_TEST_DEBUG_DATA__CRTC_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_DATA_MASK__SI__VI 0x0000ffffL
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_MASK_MASK__SI__VI 0x003f0000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_COLOR_FORMAT_MASK__SI__VI 0xff000000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_DYNAMIC_RANGE_MASK__SI__VI 0x00010000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_EN_MASK__SI__VI 0x00000001L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_MODE_MASK__SI__VI 0x00000700L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_HRES_MASK__SI__VI 0x0000f000L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC0_MASK__SI__VI 0x0000000fL
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC1_MASK__SI__VI 0x000000f0L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_RAMP0_OFFSET_MASK__SI__VI 0xffff0000L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_VRES_MASK__SI__VI 0x00000f00L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_CLEAR_MASK__SI__VI  0x80000000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_DELAY_MASK__SI__VI  0x1f000000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FALLING_EDGE_DETECT_CNTL_MASK__SI__VI 0x00030000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FREQUENCY_SELECT_MASK__SI__VI 0x00300000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_INPUT_STATUS_MASK__SI__VI 0x00000200L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_OCCURRED_MASK__SI__VI 0x00000800L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT_MASK__SI 0x00000070L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS_MASK__SI__VI 0x00000400L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RESYNC_BYPASS_EN_MASK__SI__VI 0x00000100L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RISING_EDGE_DETECT_CNTL_MASK__SI__VI 0x00003000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT_MASK__SI 0x0000000fL
#define CRTC_TRIGA_MANUAL_TRIG__CRTC_TRIGA_MANUAL_TRIG_MASK__SI__VI 0x00000001L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_CLEAR_MASK__SI__VI  0x80000000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_DELAY_MASK__SI__VI  0x1f000000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FALLING_EDGE_DETECT_CNTL_MASK__SI__VI 0x00030000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FREQUENCY_SELECT_MASK__SI__VI 0x00300000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_INPUT_STATUS_MASK__SI__VI 0x00000200L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_OCCURRED_MASK__SI__VI 0x00000800L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT_MASK__SI 0x00000070L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS_MASK__SI__VI 0x00000400L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RESYNC_BYPASS_EN_MASK__SI__VI 0x00000100L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RISING_EDGE_DETECT_CNTL_MASK__SI__VI 0x00003000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT_MASK__SI 0x0000000fL
#define CRTC_TRIGB_MANUAL_TRIG__CRTC_TRIGB_MANUAL_TRIG_MASK__SI__VI 0x00000001L
#define CRTC_UPDATE_LOCK__CRTC_UPDATE_LOCK_MASK__SI__VI 0x00000001L
#define CRTC_VBI_END__CRTC_VBI_H_END_MASK__SI           0x1fff0000L
#define CRTC_VBI_END__CRTC_VBI_V_END_MASK__SI           0x00001fffL
#define CRTC_VERT_SYNC_CONTROL__CRTC_AUTO_FORCE_VSYNC_MODE_MASK__SI__VI 0x00030000L
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_MASK__SI__VI 0x00000100L
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED_MASK__SI__VI 0x00000001L
#define CRTC_VGA_PARAMETER_CAPTURE_MODE__CRTC_VGA_PARAMETER_CAPTURE_MODE_MASK__SI__VI 0x00000001L
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_INT_CLEAR_MASK__SI__VI 0x00000010L
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_MASK__SI__VI 0x00000001L
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END_MASK__SI 0x1fff0000L
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START_MASK__SI 0x00001fffL
#define CRTC_V_SYNC_A_CNTL__CRTC_V_SYNC_A_POL_MASK__SI__VI 0x00000001L
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END_MASK__SI       0x1fff0000L
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START_MASK__SI     0x00001fffL
#define CRTC_V_SYNC_B_CNTL__CRTC_V_SYNC_B_POL_MASK__SI__VI 0x00000001L
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END_MASK__SI       0x1fff0000L
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START_MASK__SI     0x00001fffL
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_ON_EVENT_MASK__SI__VI 0x00000100L
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_TO_MASTER_VSYNC_MASK__SI__VI 0x00001000L
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_MASK__SI__VI 0xffff0000L
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL_MASK__SI__VI 0x00000010L
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL_MASK__SI__VI 0x00000001L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_MASK__SI__VI 0x00000100L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__SI__VI 0x00000010L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MASK__SI__VI 0x00000001L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MSK_MASK__SI__VI 0x00001000L
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX_MASK__SI     0x00001fffL
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN_MASK__SI     0x00001fffL
#define CRTC_V_TOTAL__CRTC_V_TOTAL_MASK__SI             0x00001fffL
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK__SI__VI 0x00000100L
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_OCCURRED_MASK__SI__VI 0x00000001L
#define CSPRIV_CONNECT__DOORBELL_OFFSET_MASK__CI__VI    0x001fffffL
#define CSPRIV_CONNECT__QUEUE_ID_MASK__CI__VI           0x00e00000L
#define CSPRIV_CONNECT__UNORD_DISP_MASK__CI__VI         0x80000000L
#define CSPRIV_CONNECT__VMID_MASK__CI__VI               0x3c000000L
#define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID_MASK__CI__VI 0x0000001fL
#define CSPRIV_THREAD_TRACE_TG0__TGID_X_MASK__CI__VI    0xffffffffL
#define CSPRIV_THREAD_TRACE_TG1__TGID_Y_MASK__CI__VI    0xffffffffL
#define CSPRIV_THREAD_TRACE_TG2__TGID_Z_MASK__CI__VI    0xffffffffL
#define CSPRIV_THREAD_TRACE_TG3__FIRST_TG_MASK__CI__VI  0x10000000L
#define CSPRIV_THREAD_TRACE_TG3__LAST_TG_MASK__CI__VI   0x08000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG_MASK__CI__VI 0x01000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG_MASK__CI__VI 0x02000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG_MASK__CI__VI 0x04000000L
#define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP_MASK__CI__VI 0x00fff000L
#define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE_MASK__CI__VI 0x00000fffL
#define CS_COPY_STATE__SRC_STATE_ID_MASK                0x00000007L
#define CUR_COLOR1__CUR_COLOR1_BLUE_MASK__SI__VI        0x000000ffL
#define CUR_COLOR1__CUR_COLOR1_GREEN_MASK__SI__VI       0x0000ff00L
#define CUR_COLOR1__CUR_COLOR1_RED_MASK__SI__VI         0x00ff0000L
#define CUR_COLOR2__CUR_COLOR2_BLUE_MASK__SI__VI        0x000000ffL
#define CUR_COLOR2__CUR_COLOR2_GREEN_MASK__SI__VI       0x0000ff00L
#define CUR_COLOR2__CUR_COLOR2_RED_MASK__SI__VI         0x00ff0000L
#define CUR_CONTROL__CURSOR_2X_MAGNIFY_MASK__SI__VI     0x00010000L
#define CUR_CONTROL__CURSOR_EN_MASK__SI__VI             0x00000001L
#define CUR_CONTROL__CURSOR_FORCE_MC_ON_MASK__SI__VI    0x00100000L
#define CUR_CONTROL__CURSOR_MODE_MASK__SI__VI           0x00000300L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X_MASK__SI        0x003f0000L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y_MASK__SI        0x0000003fL
#define CUR_POSITION__CURSOR_X_POSITION_MASK__SI        0x1fff0000L
#define CUR_POSITION__CURSOR_Y_POSITION_MASK__SI        0x00001fffL
#define CUR_SIZE__CURSOR_HEIGHT_MASK__SI                0x0000003fL
#define CUR_SIZE__CURSOR_WIDTH_MASK__SI                 0x003f0000L
#define CUR_SURFACE_ADDRESS_HIGH__CURSOR_SURFACE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define CUR_SURFACE_ADDRESS__CURSOR_SURFACE_ADDRESS_MASK__SI__VI 0xffffffffL
#define CUR_UPDATE__CURSOR_DISABLE_MULTIPLE_UPDATE_MASK__SI__VI 0x01000000L
#define CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK__SI__VI     0x00010000L
#define CUR_UPDATE__CURSOR_UPDATE_PENDING_MASK__SI__VI  0x00000001L
#define CUR_UPDATE__CURSOR_UPDATE_TAKEN_MASK__SI__VI    0x00000002L
#define D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D1VGA_CONTROL__D1VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D1VGA_CONTROL__D1VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D1VGA_CONTROL__D1VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D2VGA_CONTROL__D2VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D2VGA_CONTROL__D2VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D2VGA_CONTROL__D2VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define D3VGA_CONTROL__D3VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D3VGA_CONTROL__D3VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D3VGA_CONTROL__D3VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D3VGA_CONTROL__D3VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D3VGA_CONTROL__D3VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define D4VGA_CONTROL__D4VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D4VGA_CONTROL__D4VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D4VGA_CONTROL__D4VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D4VGA_CONTROL__D4VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D4VGA_CONTROL__D4VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define D5VGA_CONTROL__D5VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D5VGA_CONTROL__D5VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D5VGA_CONTROL__D5VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D5VGA_CONTROL__D5VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define D6VGA_CONTROL__D6VGA_MODE_ENABLE_MASK__SI__VI   0x00000001L
#define D6VGA_CONTROL__D6VGA_OVERSCAN_COLOR_EN_MASK__SI__VI 0x00010000L
#define D6VGA_CONTROL__D6VGA_ROTATE_MASK__SI__VI        0x03000000L
#define D6VGA_CONTROL__D6VGA_SYNC_POLARITY_SELECT_MASK__SI__VI 0x00000200L
#define D6VGA_CONTROL__D6VGA_TIMING_SELECT_MASK__SI__VI 0x00000100L
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_POWERUP_COUNTER_MASK__SI__VI 0x000000ffL
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_TESTMODE_MASK__SI__VI 0x00000100L
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_IN_DELAY_MASK__SI__VI 0x000000ffL
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_OUT_DELAY_MASK__SI__VI 0x0000ff00L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_CHECK_MASK_MASK__SI__VI 0x00070000L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_FRAME_TIME_COUNTER_MASK__SI__VI 0x0000ff00L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_MODE_MASK__SI__VI 0x00000003L
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_ACK_MASK__SI__VI 0x00000001L
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_INT_ENABLE_MASK__SI__VI 0x00010000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_BLUE_SENSE_MASK__SI__VI 0x03000000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_CONNECT_MASK__SI__VI 0x00000010L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_GREEN_SENSE_MASK__SI__VI 0x00030000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_RED_SENSE_MASK__SI__VI 0x00000300L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_STATUS_MASK__SI__VI 0x00000001L
#define DAC_COMPARATOR_ENABLE__DAC_B_ASYNC_ENABLE_MASK__SI__VI 0x00040000L
#define DAC_COMPARATOR_ENABLE__DAC_COMP_DDET_REF_EN_MASK__SI__VI 0x00000001L
#define DAC_COMPARATOR_ENABLE__DAC_COMP_SDET_REF_EN_MASK__SI__VI 0x00000100L
#define DAC_COMPARATOR_ENABLE__DAC_G_ASYNC_ENABLE_MASK__SI__VI 0x00020000L
#define DAC_COMPARATOR_ENABLE__DAC_R_ASYNC_ENABLE_MASK__SI__VI 0x00010000L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_BLUE_MASK__SI__VI 0x00000002L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_GREEN_MASK__SI__VI 0x00000004L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_MASK__SI__VI 0x00000001L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_RED_MASK__SI__VI 0x00000008L
#define DAC_CONTROL__DAC_DFORCE_EN_MASK__SI__VI         0x00000001L
#define DAC_CONTROL__DAC_TV_ENABLE_MASK__SI__VI         0x00000100L
#define DAC_CONTROL__DAC_ZSCALE_SHIFT_MASK__SI__VI      0x00010000L
#define DAC_CRC_CONTROL__DAC_CRC_FIELD_MASK__SI__VI     0x00000001L
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKb_MASK__SI   0x00000100L
#define DAC_CRC_EN__DAC_CRC_CONT_EN_MASK__SI__VI        0x00010000L
#define DAC_CRC_EN__DAC_CRC_EN_MASK__SI__VI             0x00000001L
#define DAC_CRC_SIG_CONTROL_MASK__DAC_CRC_SIG_CONTROL_MASK_MASK__SI__VI 0x0000003fL
#define DAC_CRC_SIG_CONTROL__DAC_CRC_SIG_CONTROL_MASK__SI__VI 0x0000003fL
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_BLUE_MASK_MASK__SI__VI 0x000003ffL
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_GREEN_MASK_MASK__SI__VI 0x000ffc00L
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_RED_MASK_MASK__SI__VI 0x3ff00000L
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_BLUE_MASK__SI__VI  0x000003ffL
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_GREEN_MASK__SI__VI 0x000ffc00L
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_RED_MASK__SI__VI   0x3ff00000L
#define DAC_DATA__DAC_DATA_MASK__SI__VI                 0x0000003fL
#define DAC_DFT_CONFIG__DAC_DFT_CONFIG_MASK__SI__VI     0xffffffffL
#define DAC_ENABLE__DAC_ENABLE_MASK__SI__VI             0x00000001L
#define DAC_FORCE_DATA__DAC_FORCE_DATA_MASK__SI__VI     0x000003ffL
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_EN_MASK__SI__VI 0x00000001L
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKb_ONLY_MASK__SI 0x01000000L
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_SEL_MASK__SI__VI 0x00000700L
#define DAC_MASK__DAC_MASK_MASK__SI__VI                 0x000000ffL
#define DAC_POWERDOWN__DAC_POWERDOWN_BLUE_MASK__SI__VI  0x00000100L
#define DAC_POWERDOWN__DAC_POWERDOWN_GREEN_MASK__SI__VI 0x00010000L
#define DAC_POWERDOWN__DAC_POWERDOWN_MASK__SI__VI       0x00000001L
#define DAC_POWERDOWN__DAC_POWERDOWN_RED_MASK__SI__VI   0x01000000L
#define DAC_PWR_CNTL__DAC_BG_MODE_MASK__SI__VI          0x00000003L
#define DAC_PWR_CNTL__DAC_PWRCNTL_MASK__SI__VI          0x00030000L
#define DAC_R_INDEX__DAC_R_INDEX_MASK__SI__VI           0x000000ffL
#define DAC_SOURCE_SELECT__DAC_SOURCE_SELECT_MASK__SI__VI 0x00000007L
#define DAC_SOURCE_SELECT__DAC_TV_SELECT_MASK__SI__VI   0x00000008L
#define DAC_STEREOSYNC_SELECT__DAC_STEREOSYNC_SELECT_MASK__SI__VI 0x00000007L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_HSYNCA_TRISTATE_MASK__SI__VI 0x00000001L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_SYNCA_TRISTATE_MASK__SI__VI 0x00010000L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_VSYNCA_TRISTATE_MASK__SI__VI 0x00000100L
#define DAC_W_INDEX__DAC_W_INDEX_MASK__SI__VI           0x000000ffL
#define DBG_BYPASS_SRBM_ACCESS__DBG_APER_AD_MASK__CI    0x0000001eL
#define DBG_BYPASS_SRBM_ACCESS__DBG_BYPASS_SRBM_ACCESS_EN_MASK__CI 0x00000001L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK     0x00000001L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK    0x00000300L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK    0x00000c00L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK    0x00003000L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK    0x0000c000L
#define DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK             0x00010000L
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK         0x00000ff0L
#define DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK               0x0000000fL
#define DB_CGTT_CLK_CTRL_0__RESERVED_MASK               0x00fff000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK         0x80000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK         0x40000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK         0x20000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK         0x10000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK         0x08000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK         0x04000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK         0x02000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK         0x01000000L
#define DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK__CI__VI    0x00f00000L
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK     0x00000002L
#define DB_COUNT_CONTROL__SAMPLE_RATE_MASK              0x00000070L
#define DB_COUNT_CONTROL__SFAIL_ENABLE_MASK__CI__VI     0x000f0000L
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK__CI__VI 0x0f000000L
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK__CI__VI 0xf0000000L
#define DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK__CI__VI     0x0000f000L
#define DB_COUNT_CONTROL__ZPASS_ENABLE_MASK__CI__VI     0x00000f00L
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK  0x00000001L
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK       0x00001c00L
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK        0x7f000000L
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK        0x000003e0L
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK        0x0000001fL
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK        0x00000001L
#define DB_DEBUG2__CLK_OFF_DELAY_MASK                   0x00003e00L
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK     0x00040000L
#define DB_DEBUG2__DISABLE_HTILE_PAIRED_PIPES_MASK      0x00010000L
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK     0x00020000L
#define DB_DEBUG2__DISABLE_PREZL_CB_STALL_REZ_MASK      0x00000100L
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_MASK         0x00000020L
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_REZ_MASK     0x00000080L
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK    0x20000000L
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK    0x00080000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK__CI__VI 0x40000000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK__SI 0x80000000L
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK        0x00000004L
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK      0x00000002L
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK 0x00004000L
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK__CI__VI 0x80000000L
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK    0x00000010L
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK             0x00000008L
#define DB_DEBUG2__ENABLE_PREZL_CB_STALL_MASK           0x00000040L
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK         0x10000000L
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK         0x00008000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK__CI__VI 0x00010000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK__SI     0x00020000L
#define DB_DEBUG3__DB_EXTRA_DEBUG3_MASK__CI             0xc0000000L
#define DB_DEBUG3__DB_EXTRA_DEBUG3_MASK__SI             0xfc000000L
#define DB_DEBUG3__DISABLE_DI_DT_STALL_MASK__CI__VI     0x02000000L
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK__CI__VI 0x01000000L
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK      0x00000010L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK__CI__VI 0x00100000L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK__SI 0x00200000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK__CI__VI    0x00002000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK__SI        0x00004000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK__CI__VI 0x00008000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK__SI 0x00010000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK__CI__VI 0x00004000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK__SI 0x00008000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK__CI__VI 0x00040000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK__SI 0x00080000L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK__CI__VI 0x00001000L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK__SI 0x00002000L
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK__CI__VI 0x08000000L
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK__CI__VI 0x00800000L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK__CI__VI 0x00000400L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK__SI 0x00000800L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK__CI__VI 0x00000200L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK__SI 0x00000400L
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK          0x00000080L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK__CI__VI 0x00080000L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK__SI 0x00100000L
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK 0x00000008L
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK  0x00000100L
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK__CI__VI 0x20000000L
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK__CI__VI 0x10000000L
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK__CI__VI 0x04000000L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK__CI__VI 0x00000800L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK__SI 0x00001000L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK__CI__VI 0x00200000L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK__SI 0x00400000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK__CI__VI 0x00400000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK__SI 0x00800000L
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK         0x00000020L
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK          0x00000040L
#define DB_DEBUG3__FORCE_DB_IS_GOOD_MASK                0x00000004L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK__CI__VI 0x00020000L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK__SI 0x00040000L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK__CI             0xfffffff0L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK__SI__VI         0xffffffc0L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK__CI__VI 0x00000008L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK__SI 0x00000020L
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK 0x00000002L
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK     0x00000001L
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK 0x00000004L
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK     0x00000002L
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK       0x00008000L
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK             0x00004000L
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK           0x00000040L
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK         0x00180000L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK          0x00000c00L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK          0x00003000L
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK           0x00000300L
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK         0x00000080L
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK          0x00010000L
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK   0x00000001L
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK       0x0f000000L
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK           0x00040000L
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK       0x40000000L
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK       0x80000000L
#define DB_DEBUG__DISABLE_SUMM_SQUADS_MASK              0x00020000L
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK 0x00800000L
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK          0x00000008L
#define DB_DEBUG__FETCH_FULL_Z_TILE_MASK                0x00000004L
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK       0x20000000L
#define DB_DEBUG__FORCE_Z_MODE_MASK                     0x00000030L
#define DB_DEBUG__NEVER_FREE_Z_ONLY_MASK                0x00200000L
#define DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK               0x10000000L
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK 0x00400000L
#define DB_DEPTH_BOUNDS_MAX__MAX_MASK                   0xffffffffL
#define DB_DEPTH_BOUNDS_MIN__MIN_MASK                   0xffffffffL
#define DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK                0xffffffffL
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK          0x00000080L
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK      0x00000008L
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK 0x80000000L
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK 0x40000000L
#define DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK           0x00700000L
#define DB_DEPTH_CONTROL__STENCILFUNC_MASK              0x00000700L
#define DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK           0x00000001L
#define DB_DEPTH_CONTROL__ZFUNC_MASK                    0x00000070L
#define DB_DEPTH_CONTROL__Z_ENABLE_MASK                 0x00000002L
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK           0x00000004L
#define DB_DEPTH_INFO__ADDR5_SWIZZLE_MASK_MASK          0x0000000fL
#define DB_DEPTH_INFO__ARRAY_MODE_MASK__CI__VI          0x000000f0L
#define DB_DEPTH_INFO__BANK_HEIGHT_MASK__CI__VI         0x00018000L
#define DB_DEPTH_INFO__BANK_WIDTH_MASK__CI__VI          0x00006000L
#define DB_DEPTH_INFO__MACRO_TILE_ASPECT_MASK__CI__VI   0x00060000L
#define DB_DEPTH_INFO__NUM_BANKS_MASK__CI__VI           0x00180000L
#define DB_DEPTH_INFO__PIPE_CONFIG_MASK__CI__VI         0x00001f00L
#define DB_DEPTH_SIZE__HEIGHT_TILE_MAX_MASK             0x003ff800L
#define DB_DEPTH_SIZE__PITCH_TILE_MAX_MASK              0x000007ffL
#define DB_DEPTH_SLICE__SLICE_TILE_MAX_MASK             0x003fffffL
#define DB_DEPTH_VIEW__SLICE_MAX_MASK                   0x00ffe000L
#define DB_DEPTH_VIEW__SLICE_START_MASK                 0x000007ffL
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK           0x02000000L
#define DB_DEPTH_VIEW__Z_READ_ONLY_MASK                 0x01000000L
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK        0x00200000L
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK         0x00007000L
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK    0x08000000L
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK        0x00010000L
#define DB_EQAA__INCOHERENT_EQAA_READS_MASK             0x00020000L
#define DB_EQAA__INTERPOLATE_COMP_Z_MASK                0x00040000L
#define DB_EQAA__INTERPOLATE_SRC_Z_MASK                 0x00080000L
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK           0x00000700L
#define DB_EQAA__MAX_ANCHOR_SAMPLES_MASK                0x00000007L
#define DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK          0x07000000L
#define DB_EQAA__PS_ITER_SAMPLES_MASK                   0x00000070L
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK        0x00100000L
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK     0x1fe00000L
#define DB_FIFO_DEPTH1__MCC_DEPTH_MASK                  0x0000fc00L
#define DB_FIFO_DEPTH1__MI_RDREQ_FIFO_DEPTH_MASK        0x0000001fL
#define DB_FIFO_DEPTH1__MI_WRREQ_FIFO_DEPTH_MASK        0x000003e0L
#define DB_FIFO_DEPTH1__QC_DEPTH_MASK                   0x001f0000L
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK           0x000000ffL
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK        0x00007f00L
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK           0x01ff8000L
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK        0xfe000000L
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK       0x0000007fL
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK       0x01e00000L
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK       0x00003f80L
#define DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK           0x001fc000L
#define DB_FREE_CACHELINES__QUAD_READ_REQS_MASK         0xfe000000L
#define DB_HTILE_DATA_BASE__BASE_256B_MASK              0xffffffffL
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK  0x00010000L
#define DB_HTILE_SURFACE__FULL_CACHE_MASK               0x00000002L
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK   0x00000004L
#define DB_HTILE_SURFACE__LINEAR_MASK                   0x00000001L
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK          0x0000fc00L
#define DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK           0x000003f0L
#define DB_HTILE_SURFACE__PRELOAD_MASK                  0x00000008L
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK__CI__VI   0x7fffffffL
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK__CI__VI   0x7fffffffL
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK__CI__VI   0x7fffffffL
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK__CI__VI   0x7fffffffL
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI  0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI   0x000003ffL
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI       0x000000ffL
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI  0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI   0x000003ffL
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI       0x000000ffL
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK__CI__VI  0x000ffc00L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI   0x000003ffL
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI       0x000000ffL
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK__CI__VI  0x000ffc00L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI   0x000003ffL
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI       0x000000ffL
#define DB_PRELOAD_CONTROL__MAX_X_MASK                  0x00ff0000L
#define DB_PRELOAD_CONTROL__MAX_Y_MASK                  0xff000000L
#define DB_PRELOAD_CONTROL__START_X_MASK                0x000000ffL
#define DB_PRELOAD_CONTROL__START_Y_MASK                0x0000ff00L
#define DB_READ_DEBUG_0__BUSY_DATA0_MASK                0xffffffffL
#define DB_READ_DEBUG_1__BUSY_DATA1_MASK                0xffffffffL
#define DB_READ_DEBUG_2__BUSY_DATA2_MASK                0xffffffffL
#define DB_READ_DEBUG_3__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_4__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_5__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_6__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_7__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_8__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_9__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_A__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_B__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_C__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_D__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_E__DEBUG_DATA_MASK                0xffffffffL
#define DB_READ_DEBUG_F__DEBUG_DATA_MASK                0xffffffffL
#define DB_RENDER_CONTROL__COPY_CENTROID_MASK           0x00000080L
#define DB_RENDER_CONTROL__COPY_SAMPLE_MASK             0x00000f00L
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK      0x00000001L
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK  0x00000040L
#define DB_RENDER_CONTROL__DEPTH_COPY_MASK              0x00000004L
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK      0x00000010L
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK    0x00000002L
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK 0x00000020L
#define DB_RENDER_CONTROL__STENCIL_COPY_MASK            0x00000008L
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK 0x00000100L
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK 0x00000400L
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK 0x00000080L
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK__CI__VI 0x00800000L
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK     0x00000200L
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK 0x00000040L
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK 0x00000020L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK__CI__VI  0x001c0000L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK__CI__VI  0x00038000L
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK__CI__VI     0x00007000L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK 0x00000003L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK 0x0000001cL
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK__CI__VI 0x00400000L
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK__CI__VI 0x00200000L
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK__CI__VI 0x00000800L
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK  0x00040000L
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK 0x04000000L
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK 0x00010000L
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK   0x00000100L
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK         0x00000080L
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK       0x00000400L
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK     0x00006000L
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK      0x0000000cL
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK      0x00000030L
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK       0x00000003L
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK 0x00008000L
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK   0x00000040L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK    0x10000000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK     0x00001000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK    0x40000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK          0x08000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK     0x00180000L
#define DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK           0x00000800L
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK          0x20000000L
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK       0x00020000L
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK       0x03e00000L
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK      0x00000200L
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK   0x80000000L
#define DB_RING_CONTROL__COUNTER_CONTROL_MASK__CI__VI   0x00000003L
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK   0x00000800L
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK   0x00006000L
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK 0x00000080L
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK     0x00001000L
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK       0x00000200L
#define DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK            0x00000400L
#define DB_SHADER_CONTROL__KILL_ENABLE_MASK             0x00000040L
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK      0x00000100L
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK 0x00000004L
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK 0x00000002L
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK         0x00000001L
#define DB_SHADER_CONTROL__Z_ORDER_MASK                 0x00000030L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK   0x00000007L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK   0x000ff000L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK  0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK        0x01000000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK   0x00000007L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK   0x000ff000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK  0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK        0x01000000L
#define DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK       0x0000ff00L
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK      0xff000000L
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK    0x000000ffL
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK  0x00ff0000L
#define DB_STENCILREFMASK__STENCILMASK_MASK             0x0000ff00L
#define DB_STENCILREFMASK__STENCILOPVAL_MASK            0xff000000L
#define DB_STENCILREFMASK__STENCILTESTVAL_MASK          0x000000ffL
#define DB_STENCILREFMASK__STENCILWRITEMASK_MASK        0x00ff0000L
#define DB_STENCIL_CLEAR__CLEAR_MASK                    0x000000ffL
#define DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK         0x0000f000L
#define DB_STENCIL_CONTROL__STENCILFAIL_MASK            0x0000000fL
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK        0x00f00000L
#define DB_STENCIL_CONTROL__STENCILZFAIL_MASK           0x00000f00L
#define DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK        0x000f0000L
#define DB_STENCIL_CONTROL__STENCILZPASS_MASK           0x000000f0L
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK            0x08000000L
#define DB_STENCIL_INFO__FORMAT_MASK                    0x00000001L
#define DB_STENCIL_INFO__TILE_MODE_INDEX_MASK           0x00700000L
#define DB_STENCIL_INFO__TILE_SPLIT_MASK__CI__VI        0x0000e000L
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK      0x20000000L
#define DB_STENCIL_READ_BASE__BASE_256B_MASK            0xffffffffL
#define DB_STENCIL_WRITE_BASE__BASE_256B_MASK           0xffffffffL
#define DB_SUBTILE_CONTROL__MSAA16_X_MASK               0x00030000L
#define DB_SUBTILE_CONTROL__MSAA16_Y_MASK               0x000c0000L
#define DB_SUBTILE_CONTROL__MSAA1_X_MASK                0x00000003L
#define DB_SUBTILE_CONTROL__MSAA1_Y_MASK                0x0000000cL
#define DB_SUBTILE_CONTROL__MSAA2_X_MASK                0x00000030L
#define DB_SUBTILE_CONTROL__MSAA2_Y_MASK                0x000000c0L
#define DB_SUBTILE_CONTROL__MSAA4_X_MASK                0x00000300L
#define DB_SUBTILE_CONTROL__MSAA4_Y_MASK                0x00000c00L
#define DB_SUBTILE_CONTROL__MSAA8_X_MASK                0x00003000L
#define DB_SUBTILE_CONTROL__MSAA8_Y_MASK                0x0000c000L
#define DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK            0x40000000L
#define DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK             0x80000000L
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK        0x07f00000L
#define DB_WATERMARKS__DEPTH_FLUSH_MASK                 0x000007e0L
#define DB_WATERMARKS__DEPTH_FREE_MASK                  0x0000001fL
#define DB_WATERMARKS__DEPTH_PENDING_FREE_MASK          0x000f8000L
#define DB_WATERMARKS__EARLY_Z_PANIC_DISABLE_MASK       0x08000000L
#define DB_WATERMARKS__FORCE_SUMMARIZE_MASK             0x00007800L
#define DB_WATERMARKS__LATE_Z_PANIC_DISABLE_MASK        0x10000000L
#define DB_WATERMARKS__RE_Z_PANIC_DISABLE_MASK          0x20000000L
#define DB_ZPASS_COUNT_HI__COUNT_HI_MASK                0x7fffffffL
#define DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK              0xffffffffL
#define DB_Z_INFO__ALLOW_EXPCLEAR_MASK                  0x08000000L
#define DB_Z_INFO__FORMAT_MASK                          0x00000003L
#define DB_Z_INFO__NUM_SAMPLES_MASK                     0x0000000cL
#define DB_Z_INFO__READ_SIZE_MASK                       0x10000000L
#define DB_Z_INFO__TILE_MODE_INDEX_MASK                 0x00700000L
#define DB_Z_INFO__TILE_SPLIT_MASK__CI__VI              0x0000e000L
#define DB_Z_INFO__TILE_SURFACE_ENABLE_MASK             0x20000000L
#define DB_Z_INFO__ZRANGE_PRECISION_MASK                0x80000000L
#define DB_Z_READ_BASE__BASE_256B_MASK                  0xffffffffL
#define DB_Z_WRITE_BASE__BASE_256B_MASK                 0xffffffffL
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE_MASK__SI 0x00ffffffL
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE_MASK__SI 0x00ffffffL
#define DCCG_GATE_DISABLE_CNTL__DACACLK_GATE_DISABLE_MASK__SI__VI 0x00000010L
#define DCCG_GATE_DISABLE_CNTL__DACBCLK_GATE_DISABLE_MASK__SI__VI 0x00000020L
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_DCCG_GATE_DISABLE_MASK__SI__VI 0x00000001L
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_GATE_DISABLE_MASK__SI__VI 0x00000002L
#define DCCG_GATE_DISABLE_CNTL__DVOACLK_GATE_DISABLE_MASK__SI__VI 0x00000040L
#define DCCG_GATE_DISABLE_CNTL__PCLK_TV_GATE_DISABLE_MASK__SI__VI 0x00010000L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKA_GATE_DISABLE_MASK__SI 0x00000100L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKB_GATE_DISABLE_MASK__SI 0x00000200L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE_MASK__SI 0x00000400L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKD_GATE_DISABLE_MASK__SI 0x00000800L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKE_GATE_DISABLE_MASK__SI 0x00001000L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKF_GATE_DISABLE_MASK__SI 0x00002000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV_MASK__SI 0x00010000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL_MASK__SI 0x000000ffL
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV_MASK__SI 0x01000000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL_MASK__SI 0x0000ff00L
#define DCCG_TEST_DEBUG_DATA__DCCG_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DCCG_VPCLK_CNTL__DCCG_VPCLK_POL_MASK__SI        0x00000001L
#define DCDEBUG_BUS_CLK1_SEL__DCDEBUG_BUS_CLK1_SEL_MASK__SI__VI 0xffffffffL
#define DCDEBUG_BUS_CLK2_SEL__DCDEBUG_BUS_CLK2_SEL_MASK__SI__VI 0xffffffffL
#define DCDEBUG_BUS_CLK3_SEL__DCDEBUG_BUS_CLK3_SEL_MASK__SI__VI 0xffffffffL
#define DCDEBUG_BUS_CLK4_SEL__DCDEBUG_BUS_CLK4_SEL_MASK__SI__VI 0xffffffffL
#define DCDEBUG_OUT_CNTL__DCDEBUG_BLOCK_SEL_MASK__SI__VI 0x0000001fL
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN_MASK__SI       0x00000020L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL_MASK__SI  0x00000040L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL_MASK__SI      0x00300000L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN_MASK__SI 0x00000080L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_MASK__SI 0x000fff00L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_EN_MASK__SI__VI 0x00001000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL_MASK__SI 0x0000000fL
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL_MASK__SI 0x000001f0L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_EN_MASK__SI__VI 0x10000000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL_MASK__SI 0x000f0000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_REGBIT_SEL_MASK__SI__VI 0x01f00000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_MASK__SI     0x00008000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_PREMUX_MASK__SI 0x00004000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_REG_MASK__SI 0x00002000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_MASK__SI     0x00100000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_PREMUX_MASK__SI 0x00080000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_REG_MASK__SI 0x00010000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MASK_REG_MASK__SI 0x00400000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MUX_MASK__SI    0x00200000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_MASK__SI   0x08000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_PREMUX_MASK__SI 0x04000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_CLK_TRISTATE_MASK__SI 0x00040000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_ENABLE_MASK__SI      0x00800000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_HSYNC_TRISTATE_MASK__SI 0x00020000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_RATE_SEL_MASK__SI    0x02000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_VSYNC_TRISTATE_MASK__SI 0x01000000L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCLK_C_MASK__SI    0x00001000L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_MASK__SI  0x000000c0L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_REG_MASK__SI 0x00000003L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_MASK__SI  0x00000c00L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_REG_MASK__SI 0x00000030L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_MASK_REG_MASK__SI 0x0000000cL
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_SEL0_MASK__SI 0x00000300L
#define DCIO_DEBUG2__DCIO_DEBUG2_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG3__DCIO_DEBUG3_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG4__DCIO_DEBUG4_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG5__DCIO_DEBUG5_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG6__DCIO_DEBUG6_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG7__DCIO_DEBUG7_MASK__SI__VI           0xffffffffL
#define DCIO_DEBUG__DCIO_DEBUG_MASK__SI__VI             0xffffffffL
#define DCIO_IMPCAL_CNTL_AB__CALR_CNTL_OVERRIDE_MASK__SI 0x0000000fL
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_ARB_STATE_MASK__SI  0x00007000L
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_SOFT_RESET_MASK__SI 0x00000020L
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_STATUS_MASK__SI     0x00000300L
#define DCIO_IMPCAL_CNTL_CD__CALR_CNTL_OVERRIDE_MASK__SI__VI 0x0000000fL
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_ARB_STATE_MASK__SI__VI 0x00007000L
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_SOFT_RESET_MASK__SI__VI 0x00000020L
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_STATUS_MASK__SI__VI 0x00000300L
#define DCIO_IMPCAL_CNTL_EF__CALR_CNTL_OVERRIDE_MASK__SI__VI 0x0000000fL
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_ARB_STATE_MASK__SI__VI 0x00007000L
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_SOFT_RESET_MASK__SI__VI 0x00000020L
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_STATUS_MASK__SI__VI 0x00000300L
#define DCI_TEST_DEBUG_DATA__DCI_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DCP_CRC_CONTROL__DCP_CRC_ENABLE_MASK__SI__VI    0x00000001L
#define DCP_CRC_CONTROL__DCP_CRC_LINE_SEL_MASK__SI__VI  0x00000300L
#define DCP_CRC_CONTROL__DCP_CRC_SOURCE_SEL_MASK__SI__VI 0x0000001cL
#define DCP_CRC_CURRENT__DCP_CRC_CURRENT_MASK__SI__VI   0xffffffffL
#define DCP_CRC_LAST__DCP_CRC_LAST_MASK__SI__VI         0xffffffffL
#define DCP_CRC_MASK__DCP_CRC_MASK_MASK__SI__VI         0xffffffffL
#define DCP_DEBUG__DCP_DEBUG_MASK__SI__VI               0xffffffffL
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_20BPP_MASK__SI__VI 0x0000000fL
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP_MASK__SI 0x000000f0L
#define DCP_TEST_DEBUG_DATA__DCP_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR_MASK__SI__VI 0x00000100L
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_MASK__SI__VI 0x00000001L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_OFFSET_0_MASK__SI__VI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_SLOPE_0_MASK__SI__VI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_OFFSET_1_MASK__SI__VI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_SLOPE_1_MASK__SI__VI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_OFFSET_2_MASK__SI__VI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_SLOPE_2_MASK__SI__VI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_OFFSET_3_MASK__SI__VI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_SLOPE_3_MASK__SI__VI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_OFFSET_4_MASK__SI__VI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_SLOPE_4_MASK__SI__VI 0x00007fffL
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_1_MASK__SI__VI 0x000003ffL
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_2_MASK__SI__VI 0x03ff0000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_DBUF_REG_UPDATE_PENDING_MASK__SI__VI 0x40000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_IGNORE_MASTER_LOCK_EN_MASK__SI__VI 0x10000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN_MASK__SI__VI 0x20000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_3_MASK__SI__VI 0x000003ffL
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_4_MASK__SI__VI 0x03ff0000L
#define DC_ABM1_BL_MASTER_LOCK__ABM1_BL_MASTER_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_CNTL__ABM1_EN_MASK__SI__VI              0x00000001L
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT_MASK__SI       0x00000100L
#define DC_ABM1_DEBUG_MISC__ABM1_BL_FORCE_INTERRUPT_MASK__SI__VI 0x00010000L
#define DC_ABM1_DEBUG_MISC__ABM1_HG_FORCE_INTERRUPT_MASK__SI__VI 0x00000001L
#define DC_ABM1_DEBUG_MISC__ABM1_LS_FORCE_INTERRUPT_MASK__SI__VI 0x00000100L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_IN_PROGRESS_MASK__SI__VI 0x00000004L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_CLEAR_MASK__SI__VI 0x80000000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_MASK__SI__VI 0x00000400L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_IN_PROGRESS_MASK__SI__VI 0x00000001L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_CLEAR_MASK__SI__VI 0x00010000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_MASK__SI__VI 0x00000100L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_IN_PROGRESS_MASK__SI__VI 0x00000002L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_CLEAR_MASK__SI__VI 0x01000000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_MASK__SI__VI 0x00000200L
#define DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__ABM1_HG_BIN_17_24_SHIFT_INDEX_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__ABM1_HG_BIN_1_32_SHIFT_FLAG_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__ABM1_HG_BIN_1_8_SHIFT_INDEX_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__ABM1_HG_BIN_25_32_SHIFT_INDEX_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__ABM1_HG_BIN_9_16_SHIFT_INDEX_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN_MASK__SI 0x08000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL_MASK__SI 0x20000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START_MASK__SI__VI 0x10000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_PENDING_MASK__SI__VI 0x40000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN_MASK__SI 0x04000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_BIN_BITWIDTH_SIZE_SEL_MASK__SI__VI 0x00030000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_FINE_MODE_BIN_SEL_MASK__SI__VI 0x00001000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_NUM_OF_BINS_SEL_MASK__SI__VI 0x00000003L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_VMAX_SEL_MASK__SI__VI 0x00000100L
#define DC_ABM1_HG_MISC_CTRL__ABM1_OVR_SCAN_PIXEL_PROCESS_EN_MASK__SI__VI 0x00100000L
#define DC_ABM1_HG_RESULT_10__ABM1_HG_RESULT_10_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_11__ABM1_HG_RESULT_11_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_12__ABM1_HG_RESULT_12_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_13__ABM1_HG_RESULT_13_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_14__ABM1_HG_RESULT_14_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_15__ABM1_HG_RESULT_15_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_16__ABM1_HG_RESULT_16_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_17__ABM1_HG_RESULT_17_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_18__ABM1_HG_RESULT_18_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_19__ABM1_HG_RESULT_19_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_1__ABM1_HG_RESULT_1_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_20__ABM1_HG_RESULT_20_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_21__ABM1_HG_RESULT_21_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_22__ABM1_HG_RESULT_22_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_23__ABM1_HG_RESULT_23_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_24__ABM1_HG_RESULT_24_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_2__ABM1_HG_RESULT_2_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_3__ABM1_HG_RESULT_3_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_4__ABM1_HG_RESULT_4_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_5__ABM1_HG_RESULT_5_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_6__ABM1_HG_RESULT_6_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_7__ABM1_HG_RESULT_7_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_8__ABM1_HG_RESULT_8_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_RESULT_9__ABM1_HG_RESULT_9_MASK__SI__VI 0xffffffffL
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI__VI 0x00ff0000L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI__VI 0x00000002L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_COUNT_EN_MASK__SI__VI 0x00000001L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_FRAME_COUNT_MASK__SI__VI 0x0000ff00L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_B_MASK__SI__VI 0x0000000fL
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_G_MASK__SI__VI 0x00000f00L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_R_MASK__SI__VI 0x000f0000L
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MAX_LUMA_MASK__SI__VI 0x03ff0000L
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MIN_LUMA_MASK__SI__VI 0x000003ffL
#define DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__ABM1_LS_MAX_PIXEL_VALUE_COUNT_MASK__SI__VI 0x00ffffffL
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MAX_LUMA_MASK__SI__VI 0x03ff0000L
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MIN_LUMA_MASK__SI__VI 0x000003ffL
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MAX_PIXEL_VALUE_THRES_MASK__SI__VI 0x03ff0000L
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MIN_PIXEL_VALUE_THRES_MASK__SI__VI 0x000003ffL
#define DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__ABM1_LS_MIN_PIXEL_VALUE_COUNT_MASK__SI__VI 0x00ffffffL
#define DC_ABM1_LS_OVR_SCAN_BIN__ABM1_LS_OVR_SCAN_BIN_MASK__SI__VI 0x00ffffffL
#define DC_ABM1_LS_PIXEL_COUNT__ABM1_LS_PIXEL_COUNT_MASK__SI__VI 0x00ffffffL
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI__VI 0x80000000L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI__VI 0x00ff0000L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI__VI 0x00000002L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_COUNT_EN_MASK__SI__VI 0x00000001L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_FRAME_COUNT_MASK__SI__VI 0x0000ff00L
#define DC_ABM1_LS_SUM_OF_LUMA__ABM1_LS_SUM_OF_LUMA_MASK__SI__VI 0xffffffffL
#define DC_DMCU_SCRATCH__DMCU_SCRATCH_MASK__SI__VI      0xffffffffL
#define DC_GENERICA__GENERICA_EN_MASK__SI__VI           0x00000001L
#define DC_GENERICA__GENERICA_SEL_MASK__SI              0x00000f00L
#define DC_GENERICB__GENERICB_EN_MASK__SI__VI           0x00000001L
#define DC_GENERICB__GENERICB_SEL_MASK__SI__VI          0x00000f00L
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC1_MASK__AUX1_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC1_MASK__AUX_PAD1_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC2_MASK__AUX2_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC2_MASK__AUX_PAD2_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC3_MASK__AUX3_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC3_MASK__AUX_PAD3_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC4_MASK__AUX4_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC4_MASK__AUX_PAD4_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC5_MASK__AUX5_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC5_MASK__AUX_PAD5_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6CLK_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6DATA_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6CLK_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6DATA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC6_MASK__AUX6_POL_MASK__SI__VI        0x00100000L
#define DC_GPIO_DDC6_MASK__AUX_PAD6_MODE_MASK__SI__VI   0x00010000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_PD_EN_MASK__SI__VI 0x00000010L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_STR_MASK__SI__VI 0x0f000000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_PD_EN_MASK__SI__VI 0x00001000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_STR_MASK__SI__VI 0xf0000000L
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6CLK_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6DATA_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_DEBUG__DC_GPIO_MACRO_DEBUG_MASK__SI__VI 0x00000300L
#define DC_GPIO_DEBUG__DC_GPIO_VIP_DEBUG_MASK__SI__VI   0x00000001L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A_MASK__SI    0x10000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A_MASK__SI   0x07000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVODATA_A_MASK__SI__VI 0x00ffffffL
#define DC_GPIO_DVODATA_A__DC_GPIO_MVP_DVOCNTL_A_MASK__SI__VI 0xc0000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN_MASK__SI  0x10000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVODATA_EN_MASK__SI__VI 0x00ffffffL
#define DC_GPIO_DVODATA_EN__DC_GPIO_MVP_DVOCNTL_EN_MASK__SI__VI 0xc0000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK_MASK__SI 0x10000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVODATA_MASK_MASK__SI__VI 0x00ffffffL
#define DC_GPIO_DVODATA_MASK__DC_GPIO_MVP_DVOCNTL_MASK_MASK__SI__VI 0xc0000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y_MASK__SI    0x10000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y_MASK__SI   0x07000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVODATA_Y_MASK__SI__VI 0x00ffffffL
#define DC_GPIO_DVODATA_Y__DC_GPIO_MVP_DVOCNTL_Y_MASK__SI__VI 0xc0000000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICA_A_MASK__SI__VI 0x00000001L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICB_A_MASK__SI__VI 0x00000100L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICC_A_MASK__SI__VI 0x00010000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICD_A_MASK__SI__VI 0x00100000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICE_A_MASK__SI__VI 0x00200000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICF_A_MASK__SI__VI 0x00400000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICG_A_MASK__SI__VI 0x00800000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICA_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICB_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICC_EN_MASK__SI__VI 0x00010000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICD_EN_MASK__SI__VI 0x00100000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICE_EN_MASK__SI__VI 0x00200000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICF_EN_MASK__SI__VI 0x00400000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICG_EN_MASK__SI__VI 0x00800000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_PD_DIS_MASK__SI__VI 0x00000002L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_RECV_MASK__SI__VI 0x00000004L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_MASK_MASK__SI__VI 0x00000010L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_PD_DIS_MASK__SI__VI 0x00000020L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_PD_DIS_MASK__SI__VI 0x00000200L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_RECV_MASK__SI__VI 0x00000400L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_MASK_MASK__SI__VI 0x00001000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_PD_DIS_MASK__SI__VI 0x00002000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_MASK_MASK__SI__VI 0x00010000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_PD_DIS_MASK__SI__VI 0x00020000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_RECV_MASK__SI__VI 0x00040000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_MASK_MASK__SI__VI 0x00100000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_PD_DIS_MASK__SI__VI 0x00200000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_RECV_MASK__SI__VI 0x00400000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_MASK_MASK__SI__VI 0x01000000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_PD_DIS_MASK__SI__VI 0x02000000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_RECV_MASK__SI__VI 0x04000000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICA_Y_MASK__SI__VI 0x00000001L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICB_Y_MASK__SI__VI 0x00000100L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICC_Y_MASK__SI__VI 0x00010000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICD_Y_MASK__SI__VI 0x00100000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICE_Y_MASK__SI__VI 0x00200000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICF_Y_MASK__SI__VI 0x00400000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICG_Y_MASK__SI__VI 0x00800000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD1_A_MASK__SI__VI      0x00000001L
#define DC_GPIO_HPD_A__DC_GPIO_HPD2_A_MASK__SI__VI      0x00000100L
#define DC_GPIO_HPD_A__DC_GPIO_HPD3_A_MASK__SI__VI      0x00010000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD4_A_MASK__SI__VI      0x01000000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD5_A_MASK__SI__VI      0x04000000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD6_A_MASK__SI__VI      0x10000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD1_EN_MASK__SI__VI    0x00000001L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD2_EN_MASK__SI__VI    0x00000100L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD3_EN_MASK__SI__VI    0x00010000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD4_EN_MASK__SI__VI    0x01000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD5_EN_MASK__SI__VI    0x04000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD6_EN_MASK__SI__VI    0x10000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_PD_DIS_MASK__SI__VI 0x00000010L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_MASK_MASK__SI__VI 0x00010000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK_MASK__SI    0x01000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK_MASK__SI    0x04000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_MASK_MASK__SI__VI 0x10000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD1_Y_MASK__SI__VI      0x00000001L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD2_Y_MASK__SI__VI      0x00000100L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD3_Y_MASK__SI__VI      0x00010000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD4_Y_MASK__SI__VI      0x01000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD5_Y_MASK__SI__VI      0x04000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD6_Y_MASK__SI__VI      0x10000000L
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SN_MASK__SI__VI 0x0f000000L
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SP_MASK__SI__VI 0xf0000000L
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK__SI__VI 0x000f0000L
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SP_MASK__SI__VI 0x00f00000L
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SN_MASK__SI__VI 0x0000000fL
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SP_MASK__SI__VI 0x000000f0L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_BLON_A_MASK__SI__VI   0x00000001L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_DIGON_A_MASK__SI__VI  0x00000100L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_ENA_BL_A_MASK__SI__VI 0x00010000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_BLON_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_DIGON_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_ENA_BL_EN_MASK__SI__VI 0x00010000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VARY_BL_GENERICA_EN_MASK__SI__VI 0x00000002L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_PD_DIS_MASK__SI__VI 0x00000010L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_PD_DIS_MASK__SI__VI 0x00001000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_MASK_MASK__SI__VI 0x00010000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_PD_DIS_MASK__SI__VI 0x00100000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_RECV_MASK__SI__VI 0x00400000L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_BLON_Y_MASK__SI__VI   0x00000001L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_DIGON_Y_MASK__SI__VI  0x00000100L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_ENA_BL_Y_MASK__SI__VI 0x00010000L
#define DC_GPIO_SYNCA_A__DC_GPIO_HSYNCA_A_MASK__SI__VI  0x00000001L
#define DC_GPIO_SYNCA_A__DC_GPIO_VSYNCA_A_MASK__SI__VI  0x00000100L
#define DC_GPIO_SYNCA_EN__DC_GPIO_HSYNCA_EN_MASK__SI__VI 0x00000001L
#define DC_GPIO_SYNCA_EN__DC_GPIO_VSYNCA_EN_MASK__SI__VI 0x00000100L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_MASK_MASK__SI__VI 0x00000001L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_PD_DIS_MASK__SI__VI 0x00000010L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_RECV_MASK__SI__VI 0x00000040L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_MASK_MASK__SI__VI 0x00000100L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_PD_DIS_MASK__SI__VI 0x00001000L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_RECV_MASK__SI__VI 0x00004000L
#define DC_GPIO_SYNCA_Y__DC_GPIO_HSYNCA_Y_MASK__SI__VI  0x00000001L
#define DC_GPIO_SYNCA_Y__DC_GPIO_VSYNCA_Y_MASK__SI__VI  0x00000100L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT_MASK__SI 0x00000007L
#define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ_MASK__SI__VI 0xffffffffL
#define DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD1_CONTROL__DC_HPD1_EN_MASK__SI            0x10000000L
#define DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK__SI    0x00010000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD1_INT_STATUS__DC_HPD1_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD1_INT_STATUS__DC_HPD1_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE_MASK__SI      0x00000002L
#define DC_HPD2_CONTROL__DC_HPD2_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD2_CONTROL__DC_HPD2_EN_MASK__SI            0x10000000L
#define DC_HPD2_CONTROL__DC_HPD2_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_EN_MASK__SI    0x00010000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD2_INT_STATUS__DC_HPD2_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD2_INT_STATUS__DC_HPD2_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE_MASK__SI      0x00000002L
#define DC_HPD3_CONTROL__DC_HPD3_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD3_CONTROL__DC_HPD3_EN_MASK__SI            0x10000000L
#define DC_HPD3_CONTROL__DC_HPD3_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_EN_MASK__SI    0x00010000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD3_INT_STATUS__DC_HPD3_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD3_INT_STATUS__DC_HPD3_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE_MASK__SI      0x00000002L
#define DC_HPD4_CONTROL__DC_HPD4_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD4_CONTROL__DC_HPD4_EN_MASK__SI            0x10000000L
#define DC_HPD4_CONTROL__DC_HPD4_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_EN_MASK__SI    0x00010000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD4_INT_STATUS__DC_HPD4_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD4_INT_STATUS__DC_HPD4_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE_MASK__SI      0x00000002L
#define DC_HPD5_CONTROL__DC_HPD5_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD5_CONTROL__DC_HPD5_EN_MASK__SI            0x10000000L
#define DC_HPD5_CONTROL__DC_HPD5_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_EN_MASK__SI    0x00010000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD5_INT_STATUS__DC_HPD5_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD5_INT_STATUS__DC_HPD5_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE_MASK__SI      0x00000002L
#define DC_HPD6_CONTROL__DC_HPD6_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD6_CONTROL__DC_HPD6_EN_MASK__SI            0x10000000L
#define DC_HPD6_CONTROL__DC_HPD6_RX_INT_TIMER_MASK__SI  0x03ff0000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_ACK_MASK__SI   0x00000001L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_EN_MASK__SI    0x00010000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD6_INT_STATUS__DC_HPD6_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD6_INT_STATUS__DC_HPD6_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE_MASK__SI      0x00000002L
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_HW_XFER_MASK__SI__VI 0x00000100L
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_SW_XFER_MASK__SI__VI 0x00001000L
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_DONE_USING_I2C_REG_MASK__SI__VI 0x02000000L
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_USE_I2C_REG_REQ_MASK__SI__VI 0x01000000L
#define DC_I2C_ARBITRATION__DC_I2C_NO_QUEUED_SW_GO_MASK__SI__VI 0x00000010L
#define DC_I2C_ARBITRATION__DC_I2C_REG_RW_CNTL_STATUS_MASK__SI__VI 0x0000000cL
#define DC_I2C_ARBITRATION__DC_I2C_SW_DONE_USING_I2C_REG_MASK__SI__VI 0x00200000L
#define DC_I2C_ARBITRATION__DC_I2C_SW_PRIORITY_MASK__SI__VI 0x00000003L
#define DC_I2C_ARBITRATION__DC_I2C_SW_USE_I2C_REG_REQ_MASK__SI__VI 0x00100000L
#define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK__SI__VI 0x80000000L
#define DC_I2C_CONTROL__DC_I2C_DDC_SELECT_MASK__SI__VI  0x00000700L
#define DC_I2C_CONTROL__DC_I2C_GO_MASK__SI__VI          0x00000001L
#define DC_I2C_CONTROL__DC_I2C_SEND_RESET_MASK__SI__VI  0x00000004L
#define DC_I2C_CONTROL__DC_I2C_SOFT_RESET_MASK__SI__VI  0x00000002L
#define DC_I2C_CONTROL__DC_I2C_SW_STATUS_RESET_MASK__SI__VI 0x00000008L
#define DC_I2C_CONTROL__DC_I2C_TRANSACTION_COUNT_MASK__SI__VI 0x00300000L
#define DC_I2C_DATA__DC_I2C_DATA_MASK__SI__VI           0x0000ff00L
#define DC_I2C_DATA__DC_I2C_DATA_RW_MASK__SI__VI        0x00000001L
#define DC_I2C_DATA__DC_I2C_INDEX_MASK__SI__VI          0x00ff0000L
#define DC_I2C_DATA__DC_I2C_INDEX_WRITE_MASK__SI__VI    0x80000000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_DONE_MASK__SI__VI 0x00000008L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_REQ_MASK__SI__VI 0x00010000L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_URG_MASK__SI__VI 0x00020000L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_TRANSACTION_DELAY_MASK__SI__VI 0x00ff0000L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_PRESCALE_MASK__SI__VI 0xffff0000L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_THRESHOLD_MASK__SI__VI 0x00000003L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_ACK_MASK__SI__VI 0x00000020L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_INT_MASK__SI__VI 0x00000010L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_MASK_MASK__SI__VI 0x00000040L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_ACK_MASK__SI__VI 0x00000200L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_INT_MASK__SI__VI 0x00000100L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_MASK_MASK__SI__VI 0x00000400L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_ACK_MASK__SI__VI 0x00002000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_INT_MASK__SI__VI 0x00001000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_MASK_MASK__SI__VI 0x00004000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_ACK_MASK__SI__VI 0x00020000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_INT_MASK__SI__VI 0x00010000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_MASK_MASK__SI__VI 0x00040000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_ACK_MASK__SI__VI 0x00200000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_INT_MASK__SI__VI 0x00100000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_MASK_MASK__SI__VI 0x00400000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_ACK_MASK__SI__VI 0x02000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_INT_MASK__SI__VI 0x01000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_MASK_MASK__SI__VI 0x04000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_ACK_MASK__SI__VI 0x00000002L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_INT_MASK__SI__VI 0x00000001L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_MASK_MASK__SI__VI 0x00000004L
#define DC_I2C_SW_STATUS__DC_I2C_SW_ABORTED_MASK__SI__VI 0x00000010L
#define DC_I2C_SW_STATUS__DC_I2C_SW_BUFFER_OVERFLOW_MASK__SI__VI 0x00000080L
#define DC_I2C_SW_STATUS__DC_I2C_SW_DONE_MASK__SI__VI   0x00000004L
#define DC_I2C_SW_STATUS__DC_I2C_SW_INTERRUPTED_MASK__SI__VI 0x00000040L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK0_MASK__SI__VI  0x00001000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK1_MASK__SI__VI  0x00002000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK2_MASK__SI__VI  0x00004000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK3_MASK__SI__VI  0x00008000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_REQ_MASK__SI__VI    0x00040000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_STATUS_MASK__SI__VI 0x00000003L
#define DC_I2C_SW_STATUS__DC_I2C_SW_STOPPED_ON_NACK_MASK__SI__VI 0x00000100L
#define DC_I2C_SW_STATUS__DC_I2C_SW_TIMEOUT_MASK__SI__VI 0x00000020L
#define DC_I2C_TRANSACTION0__DC_I2C_COUNT0_MASK__SI__VI 0x00ff0000L
#define DC_I2C_TRANSACTION0__DC_I2C_RW0_MASK__SI__VI    0x00000001L
#define DC_I2C_TRANSACTION0__DC_I2C_START0_MASK__SI__VI 0x00001000L
#define DC_I2C_TRANSACTION0__DC_I2C_STOP0_MASK__SI__VI  0x00002000L
#define DC_I2C_TRANSACTION0__DC_I2C_STOP_ON_NACK0_MASK__SI__VI 0x00000100L
#define DC_I2C_TRANSACTION1__DC_I2C_COUNT1_MASK__SI__VI 0x00ff0000L
#define DC_I2C_TRANSACTION1__DC_I2C_RW1_MASK__SI__VI    0x00000001L
#define DC_I2C_TRANSACTION1__DC_I2C_START1_MASK__SI__VI 0x00001000L
#define DC_I2C_TRANSACTION1__DC_I2C_STOP1_MASK__SI__VI  0x00002000L
#define DC_I2C_TRANSACTION1__DC_I2C_STOP_ON_NACK1_MASK__SI__VI 0x00000100L
#define DC_I2C_TRANSACTION2__DC_I2C_COUNT2_MASK__SI__VI 0x00ff0000L
#define DC_I2C_TRANSACTION2__DC_I2C_RW2_MASK__SI__VI    0x00000001L
#define DC_I2C_TRANSACTION2__DC_I2C_START2_MASK__SI__VI 0x00001000L
#define DC_I2C_TRANSACTION2__DC_I2C_STOP2_MASK__SI__VI  0x00002000L
#define DC_I2C_TRANSACTION2__DC_I2C_STOP_ON_NACK2_MASK__SI__VI 0x00000100L
#define DC_I2C_TRANSACTION3__DC_I2C_COUNT3_MASK__SI__VI 0x00ff0000L
#define DC_I2C_TRANSACTION3__DC_I2C_RW3_MASK__SI__VI    0x00000001L
#define DC_I2C_TRANSACTION3__DC_I2C_START3_MASK__SI__VI 0x00001000L
#define DC_I2C_TRANSACTION3__DC_I2C_STOP3_MASK__SI__VI  0x00002000L
#define DC_I2C_TRANSACTION3__DC_I2C_STOP_ON_NACK3_MASK__SI__VI 0x00000100L
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_BLUE_MASK__SI__VI 0x000003ffL
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_GREEN_MASK__SI__VI 0x000ffc00L
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_RED_MASK__SI__VI 0x3ff00000L
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_DONE_MASK__SI__VI 0x00000002L
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_MASK__SI__VI   0x00000001L
#define DC_LUT_BLACK_OFFSET_BLUE__DC_LUT_BLACK_OFFSET_BLUE_MASK__SI__VI 0x0000ffffL
#define DC_LUT_BLACK_OFFSET_GREEN__DC_LUT_BLACK_OFFSET_GREEN_MASK__SI__VI 0x0000ffffL
#define DC_LUT_BLACK_OFFSET_RED__DC_LUT_BLACK_OFFSET_RED_MASK__SI__VI 0x0000ffffL
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FLOAT_POINT_EN_MASK__SI__VI 0x00000020L
#define DC_LUT_CONTROL__DC_LUT_DATA_B_SIGNED_EN_MASK__SI__VI 0x00000010L
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FLOAT_POINT_EN_MASK__SI__VI 0x00002000L
#define DC_LUT_CONTROL__DC_LUT_DATA_G_SIGNED_EN_MASK__SI__VI 0x00001000L
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FLOAT_POINT_EN_MASK__SI__VI 0x00200000L
#define DC_LUT_CONTROL__DC_LUT_DATA_R_SIGNED_EN_MASK__SI__VI 0x00100000L
#define DC_LUT_CONTROL__DC_LUT_INC_B_MASK__SI__VI       0x0000000fL
#define DC_LUT_CONTROL__DC_LUT_INC_G_MASK__SI__VI       0x00000f00L
#define DC_LUT_CONTROL__DC_LUT_INC_R_MASK__SI__VI       0x000f0000L
#define DC_LUT_PWL_DATA__DC_LUT_BASE_MASK__SI__VI       0x0000ffffL
#define DC_LUT_PWL_DATA__DC_LUT_DELTA_MASK__SI__VI      0xffff0000L
#define DC_LUT_RW_INDEX__DC_LUT_RW_INDEX_MASK__SI__VI   0x000000ffL
#define DC_LUT_RW_MODE__DC_LUT_RW_MODE_MASK__SI__VI     0x00000001L
#define DC_LUT_SEQ_COLOR__DC_LUT_SEQ_COLOR_MASK__SI__VI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_BLUE__DC_LUT_WHITE_OFFSET_BLUE_MASK__SI__VI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_GREEN__DC_LUT_WHITE_OFFSET_GREEN_MASK__SI__VI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_RED__DC_LUT_WHITE_OFFSET_RED_MASK__SI__VI 0x0000ffffL
#define DC_LUT_WRITE_EN_MASK__DC_LUT_WRITE_EN_MASK_MASK__SI__VI 0x00000007L
#define DC_MVP_LB_CONTROL__DC_MVP_SPARE_FLOPS_MASK__SI__VI 0x80000000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_IN_CAP_MASK__SI__VI 0x10000000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ONE_MASK__SI__VI 0x00001000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO_MASK__SI__VI 0x00010000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_SEL_MASK__SI__VI 0x00000100L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_STATUS_MASK__SI__VI 0x00100000L
#define DC_MVP_LB_CONTROL__MVP_SWAP_LOCK_IN_MODE_MASK__SI__VI 0x00000003L
#define DC_PAD_EXTERN_SIG__DC_PAD_EXTERN_SIG_SEL_MASK__SI__VI 0x0000000fL
#define DC_PAD_EXTERN_SIG__MVP_PIXEL_SRC_STATUS_MASK__SI__VI 0x00000030L
#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO_MASK__SI__VI   0x0000c000L
#define DC_PINSTRAPS__DC_PINSTRAPS_CCBYPASS_MASK__SI__VI 0x00010000L
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_HARD_MASK__SI__VI 0x00002000L
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE_MASK__SI  0x00000800L
#define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK__SI__VI 0x00000003L
#define DC_TEST_DEBUG_DATA__DC_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DEBUG_DATA__DEBUG_DATA_MASK                     0xffffffffL
#define DEBUG_INDEX__DEBUG_INDEX_MASK                   0x0003ffffL
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHGTOG_MASK__SI__VI 0x00020000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE_MASK__SI 0x00010000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_DONETOG_MASK__SI__VI 0x00040000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_RDIVIDER_MASK__SI__VI 0x00007f00L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_WDIVIDER_MASK__SI__VI 0x0000007fL
#define DEVICE_CAP2__ARI_FORWARDING_SUPPORTED_MASK__CI__VI 0x00000020L
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED_MASK__CI__VI 0x00000010L
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED_MASK__CI__VI 0x0000000fL
#define DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED_MASK__CI__VI 0x00200000L
#define DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED_MASK__CI__VI 0x00100000L
#define DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK__CI__VI 0x00c00000L
#define DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT_MASK      0x03fc0000L
#define DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE_MASK      0x0c000000L
#define DEVICE_CAP__EXTENDED_TAG_MASK                   0x00000020L
#define DEVICE_CAP__FLR_CAPABLE_MASK                    0x10000000L
#define DEVICE_CAP__L0S_ACCEPTABLE_LATENCY_MASK         0x000001c0L
#define DEVICE_CAP__L1_ACCEPTABLE_LATENCY_MASK          0x00000e00L
#define DEVICE_CAP__MAX_PAYLOAD_SUPPORT_MASK            0x00000007L
#define DEVICE_CAP__PHANTOM_FUNC_MASK                   0x00000018L
#define DEVICE_CAP__ROLE_BASED_ERR_REPORTING_MASK       0x00008000L
#define DEVICE_CNTL2__ARI_FORWARDING_EN_MASK__CI__VI    0x00000020L
#define DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK              0x00000010L
#define DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK            0x0000000fL
#define DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK__CI__VI 0x00008000L
#define DEVICE_CNTL__AUX_POWER_PM_EN_MASK               0x00000400L
#define DEVICE_CNTL__CORR_ERR_EN_MASK                   0x00000001L
#define DEVICE_CNTL__EXTENDED_TAG_EN_MASK               0x00000100L
#define DEVICE_CNTL__FATAL_ERR_EN_MASK                  0x00000004L
#define DEVICE_CNTL__INITIATE_FLR_MASK__CI__VI          0x00008000L
#define DEVICE_CNTL__MAX_PAYLOAD_SIZE_MASK              0x000000e0L
#define DEVICE_CNTL__MAX_READ_REQUEST_SIZE_MASK__CI__VI 0x00007000L
#define DEVICE_CNTL__NON_FATAL_ERR_EN_MASK              0x00000002L
#define DEVICE_CNTL__NO_SNOOP_EN_MASK                   0x00000800L
#define DEVICE_CNTL__PHANTOM_FUNC_EN_MASK               0x00000200L
#define DEVICE_CNTL__RELAXED_ORD_EN_MASK                0x00000010L
#define DEVICE_CNTL__USR_REPORT_EN_MASK                 0x00000008L
#define DEVICE_ID__DEVICE_ID_MASK                       0x0000ffffL
#define DEVICE_STATUS2__RESERVED_MASK                   0x0000ffffL
#define DEVICE_STATUS__AUX_PWR_MASK                     0x00000010L
#define DEVICE_STATUS__CORR_ERR_MASK                    0x00000001L
#define DEVICE_STATUS__FATAL_ERR_MASK                   0x00000004L
#define DEVICE_STATUS__NON_FATAL_ERR_MASK               0x00000002L
#define DEVICE_STATUS__TRANSACTIONS_PEND_MASK           0x00000020L
#define DEVICE_STATUS__USR_DETECTED_MASK                0x00000008L
#define DH_TEST__DH_TEST_MASK                           0x00000001L
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK__CI__VI        0x00000001L
#define DIDT_DB_CTRL0__DIDT_CTRL_RST_MASK__CI__VI       0x00000010L
#define DIDT_DB_CTRL0__PHASE_OFFSET_MASK__CI__VI        0x0000000cL
#define DIDT_DB_CTRL0__USE_REF_CLOCK_MASK__CI__VI       0x00000002L
#define DIDT_DB_CTRL1__MAX_POWER_MASK__CI__VI           0xffff0000L
#define DIDT_DB_CTRL1__MIN_POWER_MASK__CI__VI           0x0000ffffL
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_DB_CTRL2__MAX_POWER_DELTA_MASK__CI__VI     0x00003fffL
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT0_MASK__CI__VI         0x000000ffL
#define DIDT_DB_WEIGHT0_3__WEIGHT1_MASK__CI__VI         0x0000ff00L
#define DIDT_DB_WEIGHT0_3__WEIGHT2_MASK__CI__VI         0x00ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT3_MASK__CI__VI         0xff000000L
#define DIDT_DB_WEIGHT4_7__WEIGHT4_MASK__CI__VI         0x000000ffL
#define DIDT_DB_WEIGHT4_7__WEIGHT5_MASK__CI__VI         0x0000ff00L
#define DIDT_DB_WEIGHT4_7__WEIGHT6_MASK__CI__VI         0x00ff0000L
#define DIDT_DB_WEIGHT4_7__WEIGHT7_MASK__CI__VI         0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT10_MASK__CI__VI       0x00ff0000L
#define DIDT_DB_WEIGHT8_11__WEIGHT11_MASK__CI__VI       0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT8_MASK__CI__VI        0x000000ffL
#define DIDT_DB_WEIGHT8_11__WEIGHT9_MASK__CI__VI        0x0000ff00L
#define DIDT_IND_DATA__DIDT_IND_DATA_MASK__CI__VI       0xffffffffL
#define DIDT_IND_INDEX__DIDT_IND_INDEX_MASK__CI__VI     0xffffffffL
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK__CI__VI        0x00000001L
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK__CI__VI       0x00000010L
#define DIDT_SQ_CTRL0__PHASE_OFFSET_MASK__CI__VI        0x0000000cL
#define DIDT_SQ_CTRL0__USE_REF_CLOCK_MASK__CI__VI       0x00000002L
#define DIDT_SQ_CTRL1__MAX_POWER_MASK__CI__VI           0xffff0000L
#define DIDT_SQ_CTRL1__MIN_POWER_MASK__CI__VI           0x0000ffffL
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA_MASK__CI__VI     0x00003fffL
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT0_MASK__CI__VI         0x000000ffL
#define DIDT_SQ_WEIGHT0_3__WEIGHT1_MASK__CI__VI         0x0000ff00L
#define DIDT_SQ_WEIGHT0_3__WEIGHT2_MASK__CI__VI         0x00ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT3_MASK__CI__VI         0xff000000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT4_MASK__CI__VI         0x000000ffL
#define DIDT_SQ_WEIGHT4_7__WEIGHT5_MASK__CI__VI         0x0000ff00L
#define DIDT_SQ_WEIGHT4_7__WEIGHT6_MASK__CI__VI         0x00ff0000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT7_MASK__CI__VI         0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT10_MASK__CI__VI       0x00ff0000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT11_MASK__CI__VI       0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT8_MASK__CI__VI        0x000000ffL
#define DIDT_SQ_WEIGHT8_11__WEIGHT9_MASK__CI__VI        0x0000ff00L
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK__CI__VI       0x00000001L
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST_MASK__CI__VI      0x00000010L
#define DIDT_TCP_CTRL0__PHASE_OFFSET_MASK__CI__VI       0x0000000cL
#define DIDT_TCP_CTRL0__USE_REF_CLOCK_MASK__CI__VI      0x00000002L
#define DIDT_TCP_CTRL1__MAX_POWER_MASK__CI__VI          0xffff0000L
#define DIDT_TCP_CTRL1__MIN_POWER_MASK__CI__VI          0x0000ffffL
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA_MASK__CI__VI    0x00003fffL
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT0_MASK__CI__VI        0x000000ffL
#define DIDT_TCP_WEIGHT0_3__WEIGHT1_MASK__CI__VI        0x0000ff00L
#define DIDT_TCP_WEIGHT0_3__WEIGHT2_MASK__CI__VI        0x00ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT3_MASK__CI__VI        0xff000000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT4_MASK__CI__VI        0x000000ffL
#define DIDT_TCP_WEIGHT4_7__WEIGHT5_MASK__CI__VI        0x0000ff00L
#define DIDT_TCP_WEIGHT4_7__WEIGHT6_MASK__CI__VI        0x00ff0000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT7_MASK__CI__VI        0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT10_MASK__CI__VI      0x00ff0000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT11_MASK__CI__VI      0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT8_MASK__CI__VI       0x000000ffL
#define DIDT_TCP_WEIGHT8_11__WEIGHT9_MASK__CI__VI       0x0000ff00L
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK__CI__VI        0x00000001L
#define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK__CI__VI       0x00000010L
#define DIDT_TD_CTRL0__PHASE_OFFSET_MASK__CI__VI        0x0000000cL
#define DIDT_TD_CTRL0__USE_REF_CLOCK_MASK__CI__VI       0x00000002L
#define DIDT_TD_CTRL1__MAX_POWER_MASK__CI__VI           0xffff0000L
#define DIDT_TD_CTRL1__MIN_POWER_MASK__CI__VI           0x0000ffffL
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_TD_CTRL2__MAX_POWER_DELTA_MASK__CI__VI     0x00003fffL
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT0_MASK__CI__VI         0x000000ffL
#define DIDT_TD_WEIGHT0_3__WEIGHT1_MASK__CI__VI         0x0000ff00L
#define DIDT_TD_WEIGHT0_3__WEIGHT2_MASK__CI__VI         0x00ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT3_MASK__CI__VI         0xff000000L
#define DIDT_TD_WEIGHT4_7__WEIGHT4_MASK__CI__VI         0x000000ffL
#define DIDT_TD_WEIGHT4_7__WEIGHT5_MASK__CI__VI         0x0000ff00L
#define DIDT_TD_WEIGHT4_7__WEIGHT6_MASK__CI__VI         0x00ff0000L
#define DIDT_TD_WEIGHT4_7__WEIGHT7_MASK__CI__VI         0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT10_MASK__CI__VI       0x00ff0000L
#define DIDT_TD_WEIGHT8_11__WEIGHT11_MASK__CI__VI       0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT8_MASK__CI__VI        0x000000ffL
#define DIDT_TD_WEIGHT8_11__WEIGHT9_MASK__CI__VI        0x0000ff00L
#define DIG_CLOCK_PATTERN__DIG_CLOCK_PATTERN_MASK__SI__VI 0x000003ffL
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_DATA_SEL_MASK__SI__VI 0x00000300L
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_EN_MASK__SI__VI 0x00000001L
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_LINK_SEL_MASK__SI__VI 0x00000010L
#define DIG_OUTPUT_CRC_RESULT__DIG_OUTPUT_CRC_RESULT_MASK__SI__VI 0x3fffffffL
#define DIG_RANDOM_PATTERN_SEED__DIG_RANDOM_PATTERN_SEED_MASK__SI__VI 0x00ffffffL
#define DIG_RANDOM_PATTERN_SEED__DIG_RAN_PAT_DURING_DE_ONLY_MASK__SI__VI 0x01000000L
#define DIG_TEST_PATTERN__DIG_HALF_CLOCK_PATTERN_SEL_MASK__SI__VI 0x00000002L
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_OUT_EN_MASK__SI__VI 0x00000010L
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_RESET_MASK__SI__VI 0x00000020L
#define DIG_TEST_PATTERN__DIG_STATIC_TEST_PATTERN_MASK__SI__VI 0x03ff0000L
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_EXTERNAL_RESET_EN_MASK__SI__VI 0x00000040L
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_OUT_EN_MASK__SI__VI 0x00000001L
#define DIG_TEST_PATTERN__LVDS_EYE_PATTERN_MASK__SI__VI 0x00000100L
#define DIG_TEST_PATTERN__LVDS_TEST_CLOCK_DATA_MASK__SI__VI 0x00000004L
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_OFF_DELAY_MASK__SI__VI 0x00000ff0L
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_ON_DELAY_MASK__SI__VI 0x0000000fL
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT_MASK__SI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT_MASK__SI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT_MASK__SI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT_MASK__SI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_INTERRUPT_STATUS_CONTINUE2_MASK__SI__VI 0x80000000L
#define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK__SI__VI 0x40000000L
#define DISP_INTERRUPT_STATUS__ABM1_HG_READY_INT_MASK__SI__VI 0x10000000L
#define DISP_INTERRUPT_STATUS__ABM1_LS_READY_INT_MASK__SI__VI 0x20000000L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT_MASK__SI 0x00000100L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__SI 0x00000080L
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__SI 0x02000000L
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT_MASK__SI 0x00000040L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT_MASK__SI 0x00000200L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT_MASK__SI 0x00000400L
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT_MASK__SI 0x00800000L
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT_MASK__SI 0x00010000L
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT_MASK__SI 0x00020000L
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK__SI 0x00040000L
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT_MASK__SI 0x00200000L
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT_MASK__SI 0x00100000L
#define DISP_INTERRUPT_STATUS__DISP_INTERRUPT_STATUS_CONTINUE_MASK__SI__VI 0x80000000L
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT_MASK__SI 0x08000000L
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK__SI 0x00000010L
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK__SI__VI 0x00000004L
#define DISP_INTERRUPT_STATUS__SCL_DISP1_MODE_CHANGE_INTERRUPT_MASK__SI__VI 0x00000001L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK__SI 0x01ffffffL
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK__SI 0x02000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK__SI     0x40000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MSK_MASK__SI 0x08000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_RUNNING_MASK__SI 0x04000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK__SI 0x20000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_MASK__SI 0x10000000L
#define DLL_CNTL__DLL_LOCK_TIME_MASK__SI__CI            0x003ff000L
#define DLL_CNTL__DLL_RESET_TIME_MASK__SI__CI           0x000003ffL
#define DLL_CNTL__MRDCK0_BYPASS_MASK__SI__CI            0x01000000L
#define DLL_CNTL__MRDCK1_BYPASS_MASK__SI__CI            0x02000000L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_BUFFER_ENABLE_MASK__SI__VI 0x00000001L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_ADDRESS_MASK__SI__VI 0xffffff80L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI__VI 0x0000007eL
#define DMA_POSITION_UPPER_BASE_ADDRESS__DMA_POSITION_UPPER_BASE_ADDRESS_MASK__SI__VI 0xffffffffL
#define DMCU_CTRL__DISABLE_IRQ_TO_UC_MASK__SI__VI       0x00000004L
#define DMCU_CTRL__DISABLE_XIRQ_TO_UC_MASK__SI__VI      0x00000008L
#define DMCU_CTRL__IGNORE_PWRMGT_MASK__SI__VI           0x00000002L
#define DMCU_CTRL__RESET_UC_MASK__SI__VI                0x00000001L
#define DMCU_CTRL__UC_REG_RD_TIMEOUT_MASK__SI           0xffc00000L
#define DMCU_ERAM_RD_CTRL__ERAM_RD_ADDR_MASK__SI__VI    0x0000ffffL
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BE_MASK__SI__VI      0x000f0000L
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BYTE_MODE_MASK__SI__VI 0x00100000L
#define DMCU_ERAM_RD_DATA__ERAM_RD_DATA_MASK__SI__VI    0xffffffffL
#define DMCU_ERAM_WR_CTRL__ERAM_WR_ADDR_MASK__SI__VI    0x0000ffffL
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BE_MASK__SI__VI      0x000f0000L
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BYTE_MODE_MASK__SI__VI 0x00100000L
#define DMCU_ERAM_WR_DATA__ERAM_WR_DATA_MASK__SI__VI    0xffffffffL
#define DMCU_EVENT_TRIGGER__GEN_SW_INT_TO_UC_MASK__SI__VI 0x00000001L
#define DMCU_EVENT_TRIGGER__GEN_UC_INTERNAL_INT_TO_HOST_MASK__SI__VI 0x00800000L
#define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK__SI__VI 0x007f0000L
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_HI_SMPL_BYTE_POS_MASK__SI__VI 0x0000000cL
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_LO_SMPL_BYTE_POS_MASK__SI__VI 0x00000003L
#define DMCU_FW_CS_HI__FW_CHECKSUM_HI_MASK__SI__VI      0xffffffffL
#define DMCU_FW_CS_LO__FW_CHECKSUM_LO_MASK__SI__VI      0xffffffffL
#define DMCU_FW_END_ADDR__FW_END_ADDR_LSB_MASK__SI__VI  0x000000ffL
#define DMCU_FW_END_ADDR__FW_END_ADDR_MSB_MASK__SI__VI  0x0000ff00L
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_LSB_MASK__SI__VI 0x000000ffL
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_MSB_MASK__SI__VI 0x0000ff00L
#define DMCU_FW_START_ADDR__FW_START_ADDR_LSB_MASK__SI__VI 0x000000ffL
#define DMCU_FW_START_ADDR__FW_START_ADDR_MSB_MASK__SI__VI 0x0000ff00L
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_CLEAR_MASK__SI__VI 0x00000004L
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_OCCURRED_MASK__SI__VI 0x00000004L
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_CLEAR_MASK__SI__VI 0x00000001L
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_OCCURRED_MASK__SI__VI 0x00000001L
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_CLEAR_MASK__SI__VI 0x00000002L
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_OCCURRED_MASK__SI__VI 0x00000002L
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK__SI__VI 0x00000100L
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_OCCURRED_MASK__SI__VI 0x00000100L
#define DMCU_INTERRUPT_STATUS__MCP_INT_OCCURRED_MASK__SI__VI 0x00000008L
#define DMCU_INTERRUPT_STATUS__SCP_INT_OCCURRED_MASK__SI__VI 0x00000200L
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK__SI__VI 0x00000400L
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_OCCURRED_MASK__SI__VI 0x00000400L
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_CLEAR_MASK__SI__VI 0x00000800L
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_OCCURRED_MASK__SI__VI 0x00000800L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_BL_UPDATE_INT_MASK_MASK__SI__VI 0x00000004L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_HG_READY_INT_MASK_MASK__SI__VI 0x00000001L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_LS_READY_INT_MASK_MASK__SI__VI 0x00000002L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__SCP_INT_MASK_MASK__SI__VI 0x00000200L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_INTERNAL_INT_MASK_MASK__SI__VI 0x00000400L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_REG_RD_TIMEOUT_INT_MASK_MASK__SI__VI 0x00000800L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_BL_UPDATE_INT_TO_UC_EN_MASK__SI__VI 0x00000004L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_HG_READY_INT_TO_UC_EN_MASK__SI__VI 0x00000001L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_LS_READY_INT_TO_UC_EN_MASK__SI__VI 0x00000002L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__EXTERNAL_SW_INT_TO_UC_EN_MASK__SI__VI 0x00000100L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__MCP_INT_TO_UC_EN_MASK__SI__VI 0x00000008L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_BL_UPDATE_INT_XIRQ_IRQ_SEL_MASK__SI__VI 0x00000004L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_HG_READY_INT_XIRQ_IRQ_SEL_MASK__SI__VI 0x00000001L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_LS_READY_INT_XIRQ_IRQ_SEL_MASK__SI__VI 0x00000002L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__EXTERNAL_SW_INT_XIRQ_IRQ_SEL_MASK__SI__VI 0x00000100L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__MCP_INT_XIRQ_IRQ_SEL_MASK__SI__VI 0x00000008L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000080L
#define DMCU_INT_CNT__DMCU_ABM1_BL_UPDATE_INT_CNT_MASK__SI__VI 0x00ff0000L
#define DMCU_INT_CNT__DMCU_ABM1_HG_READY_INT_CNT_MASK__SI__VI 0x000000ffL
#define DMCU_INT_CNT__DMCU_ABM1_LS_READY_INT_CNT_MASK__SI__VI 0x0000ff00L
#define DMCU_IRAM_RD_CTRL__IRAM_RD_ADDR_MASK__SI__VI    0x000003ffL
#define DMCU_IRAM_RD_DATA__IRAM_RD_DATA_MASK__SI__VI    0x000000ffL
#define DMCU_IRAM_WR_CTRL__IRAM_WR_ADDR_MASK__SI__VI    0x000003ffL
#define DMCU_IRAM_WR_DATA__IRAM_WR_DATA_MASK__SI__VI    0x000000ffL
#define DMCU_PC_START_ADDR__PC_START_ADDR_LSB_MASK__SI__VI 0x000000ffL
#define DMCU_PC_START_ADDR__PC_START_ADDR_MSB_MASK__SI__VI 0x0000ff00L
#define DMCU_RAM_ACCESS_CTRL__ERAM_RD_ADDR_AUTO_INC_MASK__SI__VI 0x00000002L
#define DMCU_RAM_ACCESS_CTRL__ERAM_WR_ADDR_AUTO_INC_MASK__SI__VI 0x00000001L
#define DMCU_RAM_ACCESS_CTRL__IRAM_RD_ADDR_AUTO_INC_MASK__SI__VI 0x00000008L
#define DMCU_RAM_ACCESS_CTRL__IRAM_WR_ADDR_AUTO_INC_MASK__SI__VI 0x00000004L
#define DMCU_STATUS__UC_IN_RESET_MASK__SI__VI           0x00000001L
#define DMCU_STATUS__UC_IN_STOP_MODE_MASK__SI__VI       0x00000004L
#define DMCU_STATUS__UC_IN_WAIT_MODE_MASK__SI__VI       0x00000002L
#define DMCU_TEST_DEBUG_DATA__DMCU_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_ILLEGAL_OPCODE_TRAP_MASK__SI__VI 0x00000008L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_IRQ_N_PIN_MASK__SI__VI 0x00000001L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_INPUT_EDGE_MASK__SI__VI 0x00004000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_OVERFLOW_MASK__SI__VI 0x00008000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_REAL_TIME_INTERRUPT_MASK__SI__VI 0x00000200L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_SOFTWARE_INTERRUPT_MASK__SI__VI 0x00000004L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_1_MASK__SI__VI 0x00002000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_2_MASK__SI__VI 0x00001000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_3_MASK__SI__VI 0x00000800L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_4_OUTPUT_COMPARE_5_MASK__SI__VI 0x00000400L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_1_MASK__SI__VI 0x00000080L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_2_MASK__SI__VI 0x00000040L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_3_MASK__SI__VI 0x00000020L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_4_MASK__SI__VI 0x00000010L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OVERFLOW_MASK__SI__VI 0x00000100L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_XIRQ_N_PIN_MASK__SI__VI 0x00000002L
#define DMIF_ARBITRATION_CONTROL__DMIF_ARBITRATION_REFERENCE_CLOCK_PERIOD_MASK__SI__VI 0x0000ffffL
#define DMIF_CONTROL__DMIF_BUFF_SIZE_MASK__SI__VI       0x00000003L
#define DMIF_CONTROL__DMIF_REQ_BURST_SIZE_MASK__SI__VI  0x00000700L
#define DMIF_HW_DEBUG__DMIF_HW_DEBUG_MASK__SI__VI       0xffffffffL
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE_MASK__SI 0x00003f00L
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_ENABLE_MASK__SI__VI 0x00010000L
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK__SI__VI 0x00020000L
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE_MASK__SI      0x0000003fL
#define DMIF_TEST_DEBUG_DATA__DMIF_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET_MASK__SI 0x00200000L
#define DOUT_SCRATCH0__DOUT_SCRATCH0_MASK__SI           0xffffffffL
#define DOUT_SCRATCH1__DOUT_SCRATCH1_MASK__SI           0xffffffffL
#define DOUT_SCRATCH2__DOUT_SCRATCH2_MASK__SI           0xffffffffL
#define DOUT_SCRATCH3__DOUT_SCRATCH3_MASK__SI           0xffffffffL
#define DOUT_SCRATCH4__DOUT_SCRATCH4_MASK__SI           0xffffffffL
#define DOUT_SCRATCH5__DOUT_SCRATCH5_MASK__SI           0xffffffffL
#define DOUT_SCRATCH6__DOUT_SCRATCH6_MASK__SI           0xffffffffL
#define DOUT_SCRATCH7__DOUT_SCRATCH7_MASK__SI           0xffffffffL
#define DOUT_TEST_DEBUG_DATA__DOUT_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DP_AUX1_DEBUG_A__DP_AUX1_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_B__DP_AUX1_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_C__DP_AUX1_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_D__DP_AUX1_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_E__DP_AUX1_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_F__DP_AUX1_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_G__DP_AUX1_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_H__DP_AUX1_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX1_DEBUG_I__DP_AUX1_DEBUG_I_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_A__DP_AUX2_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_B__DP_AUX2_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_C__DP_AUX2_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_D__DP_AUX2_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_E__DP_AUX2_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_F__DP_AUX2_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_G__DP_AUX2_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_H__DP_AUX2_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX2_DEBUG_I__DP_AUX2_DEBUG_I_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_A__DP_AUX3_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_B__DP_AUX3_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_C__DP_AUX3_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_D__DP_AUX3_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_E__DP_AUX3_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_F__DP_AUX3_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_G__DP_AUX3_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_H__DP_AUX3_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX3_DEBUG_I__DP_AUX3_DEBUG_I_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_A__DP_AUX4_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_B__DP_AUX4_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_C__DP_AUX4_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_D__DP_AUX4_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_E__DP_AUX4_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_F__DP_AUX4_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_G__DP_AUX4_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_H__DP_AUX4_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX4_DEBUG_I__DP_AUX4_DEBUG_I_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_A__DP_AUX5_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_B__DP_AUX5_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_C__DP_AUX5_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_D__DP_AUX5_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_E__DP_AUX5_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_F__DP_AUX5_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_G__DP_AUX5_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_H__DP_AUX5_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX5_DEBUG_I__DP_AUX5_DEBUG_I_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_A__DP_AUX6_DEBUG_A_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_B__DP_AUX6_DEBUG_B_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_C__DP_AUX6_DEBUG_C_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_D__DP_AUX6_DEBUG_D_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_E__DP_AUX6_DEBUG_E_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_F__DP_AUX6_DEBUG_F_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_G__DP_AUX6_DEBUG_G_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_H__DP_AUX6_DEBUG_H_MASK__SI       0xffffffffL
#define DP_AUX6_DEBUG_I__DP_AUX6_DEBUG_I_MASK__SI       0xffffffffL
#define DP_CONFIG__DP_UDI_LANES_MASK__SI__VI            0x00000003L
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_EXT_DISP_MASK__SI__VI 0x00010000L
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_RESET_MASK__SI__VI 0x00000100L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE0_MASK__SI__VI 0x00000001L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE1_MASK__SI__VI 0x00000002L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE2_MASK__SI__VI 0x00000004L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE3_MASK__SI__VI 0x00000008L
#define DP_DPHY_CNTL__DPHY_BYPASS_MASK__SI__VI          0x00010000L
#define DP_DPHY_CNTL__DPHY_SKEW_BYPASS_MASK__SI__VI     0x01000000L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_FIELD_MASK__SI__VI   0x00000001L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_MASK_MASK__SI__VI    0x00ff0000L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_SEL_MASK__SI__VI     0x00000030L
#define DP_DPHY_CRC_EN__DPHY_CRC_CONT_EN_MASK__SI__VI   0x00000010L
#define DP_DPHY_CRC_EN__DPHY_CRC_EN_MASK__SI__VI        0x00000001L
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT_MASK__SI__VI 0x000000ffL
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME_MASK__SI__VI 0x000fff00L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME_MASK__SI__VI 0xfff00000L
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE_MASK__SI__VI 0x00000001L
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START_MASK__SI__VI 0x00000002L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_EN_MASK__SI__VI    0x00000001L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEED_MASK__SI__VI  0x7fffff00L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL_MASK__SI       0x00000010L
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL_MASK__SI 0x00000001L
#define DP_DTO0_MODULO__DP_DTO0_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO0_PHASE__DP_DTO0_PHASE_MASK__SI__VI       0xffffffffL
#define DP_DTO1_MODULO__DP_DTO1_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO1_PHASE__DP_DTO1_PHASE_MASK__SI__VI       0xffffffffL
#define DP_DTO2_MODULO__DP_DTO2_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO2_PHASE__DP_DTO2_PHASE_MASK__SI__VI       0xffffffffL
#define DP_DTO3_MODULO__DP_DTO3_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO3_PHASE__DP_DTO3_PHASE_MASK__SI__VI       0xffffffffL
#define DP_DTO4_MODULO__DP_DTO4_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO4_PHASE__DP_DTO4_PHASE_MASK__SI__VI       0xffffffffL
#define DP_DTO5_MODULO__DP_DTO5_MODULO_MASK__SI__VI     0xffffffffL
#define DP_DTO5_PHASE__DP_DTO5_PHASE_MASK__SI__VI       0xffffffffL
#define DP_LINK_CNTL__DP_EMBEDDED_PANEL_MODE_MASK__SI__VI 0x00020000L
#define DP_LINK_CNTL__DP_LINK_STATUS_MASK__SI__VI       0x00000100L
#define DP_LINK_CNTL__DP_LINK_TRAINING_COMPLETE_MASK__SI__VI 0x00000010L
#define DP_PIXEL_FORMAT__DP_COMPONENT_DEPTH_MASK__SI__VI 0x07000000L
#define DP_PIXEL_FORMAT__DP_DYN_RANGE_MASK__SI__VI      0x00000100L
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING_MASK__SI     0x00000003L
#define DP_PIXEL_FORMAT__DP_YCBCR_RANGE_MASK__SI__VI    0x00010000L
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK_MASK__SI__VI 0x00ffffffL
#define DP_SEC_AUD_M__DP_SEC_AUD_M_MASK__SI__VI         0x00ffffffL
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK_MASK__SI__VI 0x00ffffffL
#define DP_SEC_AUD_N__DP_SEC_AUD_N_MASK__SI__VI         0x00ffffffL
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE_MASK__SI__VI     0x00001000L
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE_MASK__SI__VI     0x00000010L
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE_MASK__SI__VI     0x00000100L
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE_MASK__SI__VI     0x01000000L
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE_MASK__SI__VI     0x10000000L
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE_MASK__SI__VI  0x00000001L
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION_MASK__SI__VI 0x00000fffL
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH_MASK__SI__VI 0xffff0000L
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH_MASK__SI__VI 0xffff0000L
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION_MASK__SI__VI 0x0000ffffL
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE_MASK__SI__VI 0x00003fffL
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH_MASK__SI__VI 0xffff0000L
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_MASK__SI__VI 0x10000000L
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS_MASK__SI__VI 0x20000000L
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK_MASK__SI__VI 0x01000000L
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS_MASK__SI__VI 0x00100000L
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE_MASK__SI 0x0000000fL
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY_MASK__SI__VI 0x00000010L
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION_MASK__SI__VI 0x00003f00L
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE_MASK__SI 0x00000003L
#define DP_STEER_FIFO__DP_STEER_FIFO_RESET_MASK__SI__VI 0x00000001L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_ACK_MASK__SI__VI 0x00000040L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_FLAG_MASK__SI__VI 0x00000010L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_INT_MASK__SI__VI 0x00000020L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_MASK_MASK__SI__VI 0x00000080L
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_ACK_MASK__SI__VI 0x00000002L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_INT_MASK__SI__VI 0x00000001L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_MASK_MASK__SI__VI 0x00000004L
#define DP_VID_MSA_VBID__DP_VID_MSA_LOCATION_MASK__SI__VI 0x00000fffL
#define DP_VID_MSA_VBID__DP_VID_MSA_TOP_FIELD_MODE_MASK__SI__VI 0x00010000L
#define DP_VID_MSA_VBID__DP_VID_VBID_FIELD_POL_MASK__SI__VI 0x01000000L
#define DP_VID_M__DP_VID_M_MASK__SI__VI                 0x00ffffffL
#define DP_VID_N__DP_VID_N_MASK__SI__VI                 0x00ffffffL
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_CHANGE_KEEPOUT_MASK__SI__VI 0x00100000L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_DIS_DEFER_MASK__SI__VI 0x00000300L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_ENABLE_MASK__SI__VI 0x00000001L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_STATUS_MASK__SI__VI 0x00010000L
#define DP_VID_TIMING__DP_VID_M_N_GEN_EN_MASK__SI__VI   0x00000100L
#define DP_VID_TIMING__DP_VID_N_DIV_MASK__SI__VI        0xff000000L
#define DP_VID_TIMING__DP_VID_TIMING_MODE_MASK__SI__VI  0x00000001L
#define DVOACLKC_CNTL__DVOACLKC_COARSE_ADJUST_EN_MASK__SI__VI 0x00020000L
#define DVOACLKC_CNTL__DVOACLKC_COARSE_SKEW_CNTL_MASK__SI__VI 0x00001f00L
#define DVOACLKC_CNTL__DVOACLKC_FINE_ADJUST_EN_MASK__SI__VI 0x00010000L
#define DVOACLKC_CNTL__DVOACLKC_FINE_SKEW_CNTL_MASK__SI__VI 0x00000007L
#define DVOACLKC_CNTL__DVOACLKC_IN_PHASE_MASK__SI__VI   0x00040000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_ADJUST_EN_MASK__SI__VI 0x00020000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_SKEW_CNTL_MASK__SI__VI 0x00001f00L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_ADJUST_EN_MASK__SI__VI 0x00010000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_SKEW_CNTL_MASK__SI__VI 0x00000007L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_IN_PHASE_MASK__SI__VI 0x00040000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_SKEW_PHASE_OVERRIDE_MASK__SI__VI 0x00100000L
#define DVOACLKC_MVP_CNTL__MVP_CLK_A_SRC_SEL_MASK__SI__VI 0x03000000L
#define DVOACLKC_MVP_CNTL__MVP_CLK_B_SRC_SEL_MASK__SI__VI 0x30000000L
#define DVOACLKD_CNTL__DVOACLKD_COARSE_ADJUST_EN_MASK__SI__VI 0x00020000L
#define DVOACLKD_CNTL__DVOACLKD_COARSE_SKEW_CNTL_MASK__SI__VI 0x00001f00L
#define DVOACLKD_CNTL__DVOACLKD_FINE_ADJUST_EN_MASK__SI__VI 0x00010000L
#define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL_MASK__SI__VI 0x00000007L
#define DVOACLKD_CNTL__DVOACLKD_IN_PHASE_MASK__SI__VI   0x00040000L
#define DVO_CONTROL__DVO_COLOR_FORMAT_MASK__SI__VI      0x03000000L
#define DVO_CONTROL__DVO_CTL3_MASK__SI__VI              0x80000000L
#define DVO_CONTROL__DVO_DUAL_CHANNEL_EN_MASK__SI__VI   0x00000100L
#define DVO_CONTROL__DVO_INVERT_DVOCLK_MASK__SI__VI     0x00040000L
#define DVO_CONTROL__DVO_RATE_SELECT_MASK__SI__VI       0x00000001L
#define DVO_CONTROL__DVO_RESET_FIFO_MASK__SI__VI        0x00010000L
#define DVO_CONTROL__DVO_SDRCLK_SEL_MASK__SI__VI        0x00000002L
#define DVO_CONTROL__DVO_SYNC_PHASE_MASK__SI__VI        0x00020000L
#define DVO_CRC2_SIG_MASK__DVO_CRC2_SIG_MASK_MASK__SI__VI 0x07ffffffL
#define DVO_CRC2_SIG_RESULT__DVO_CRC2_SIG_RESULT_MASK__SI__VI 0x07ffffffL
#define DVO_CRC_EN__DVO_CRC2_EN_MASK__SI__VI            0x00010000L
#define DVO_ENABLE__DVO_ENABLE_MASK__SI__VI             0x00000001L
#define DVO_OUTPUT__DVO_CLOCK_MODE_MASK__SI__VI         0x00000100L
#define DVO_OUTPUT__DVO_OUTPUT_ENABLE_MODE_MASK__SI__VI 0x00000003L
#define DVO_SOURCE_SELECT__DVO_SOURCE_SELECT_MASK__SI__VI 0x00000007L
#define DVO_SOURCE_SELECT__DVO_STEREOSYNC_SELECT_MASK__SI__VI 0x00070000L
#define DVO_STRENGTH_CONTROL__DVOCLK_SN_MASK__SI__VI    0x0000f000L
#define DVO_STRENGTH_CONTROL__DVOCLK_SP_MASK__SI__VI    0x00000f00L
#define DVO_STRENGTH_CONTROL__DVO_LSB_VMODE_MASK__SI__VI 0x10000000L
#define DVO_STRENGTH_CONTROL__DVO_MSB_VMODE_MASK__SI__VI 0x20000000L
#define DVO_STRENGTH_CONTROL__DVO_SN_MASK__SI__VI       0x000000f0L
#define DVO_STRENGTH_CONTROL__DVO_SP_MASK__SI__VI       0x0000000fL
#define EXP0__RESERVED_MASK                             0xffffffffL
#define EXP1__RESERVED_MASK                             0xffffffffL
#define EXP2__RESERVED_MASK                             0xffffffffL
#define EXP3__RESERVED_MASK                             0xffffffffL
#define EXP4__RESERVED_MASK                             0xffffffffL
#define EXP5__RESERVED_MASK                             0xffffffffL
#define EXP6__RESERVED_MASK                             0xffffffffL
#define EXP7__RESERVED_MASK                             0xffffffffL
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT_MASK__SI 0x0fff0000L
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT_MASK__SI 0x00000fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM_MASK__SI 0x00000fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP_MASK__SI 0x0fff0000L
#define FBC_CLIENT_REGION_MASK__FBC_MEMORY_REGION_MASK_MASK__SI__VI 0x000f0000L
#define FBC_CNTL__FBC_COHERENCY_MODE_MASK__SI__VI       0x00030000L
#define FBC_CNTL__FBC_EN_MASK__SI__VI                   0x80000000L
#define FBC_CNTL__FBC_GRPH_COMP_EN_MASK__SI__VI         0x00000001L
#define FBC_CNTL__FBC_SOFT_COMPRESS_EN_MASK__SI__VI     0x02000000L
#define FBC_CNTL__FBC_SRC_SEL_MASK__SI__VI              0x0000000eL
#define FBC_COMP_CNTL__FBC_DEPTH_MONO08_EN_MASK__SI__VI 0x00010000L
#define FBC_COMP_CNTL__FBC_DEPTH_MONO16_EN_MASK__SI__VI 0x00020000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB04_EN_MASK__SI__VI  0x00040000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB08_EN_MASK__SI__VI  0x00080000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB16_EN_MASK__SI__VI  0x00100000L
#define FBC_COMP_CNTL__FBC_MIN_COMPRESSION_MASK__SI__VI 0x0000000fL
#define FBC_COMP_MODE__FBC_DPCM4_RGB_EN_MASK__SI__VI    0x00000100L
#define FBC_COMP_MODE__FBC_DPCM4_YUV_EN_MASK__SI__VI    0x00000400L
#define FBC_COMP_MODE__FBC_DPCM8_RGB_EN_MASK__SI__VI    0x00000200L
#define FBC_COMP_MODE__FBC_DPCM8_YUV_EN_MASK__SI__VI    0x00000800L
#define FBC_COMP_MODE__FBC_IND_EN_MASK__SI__VI          0x00010000L
#define FBC_COMP_MODE__FBC_RLE_EN_MASK__SI__VI          0x00000001L
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_0_MASK__SI__VI 0x000003ffL
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_1_MASK__SI__VI 0x03ff0000L
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_2_MASK__SI__VI 0x000003ffL
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_3_MASK__SI__VI 0x03ff0000L
#define FBC_DEBUG0__FBC_COMP_WAKE_DIS_MASK__SI__VI      0x00010000L
#define FBC_DEBUG0__FBC_DEBUG0_MASK__SI__VI             0x00fe0000L
#define FBC_DEBUG0__FBC_DEBUG_MUX_MASK__SI__VI          0xff000000L
#define FBC_DEBUG0__FBC_PERF_MUX0_MASK__SI__VI          0x000000ffL
#define FBC_DEBUG0__FBC_PERF_MUX1_MASK__SI__VI          0x0000ff00L
#define FBC_DEBUG1__FBC_DEBUG1_MASK__SI__VI             0xffffffffL
#define FBC_DEBUG2__FBC_DEBUG2_MASK__SI__VI             0xffffffffL
#define FBC_DEBUG_COMP__FBC_COMP_BUSY_HYSTERESIS_MASK__SI__VI 0x000000f0L
#define FBC_DEBUG_COMP__FBC_COMP_CLK_CNTL_MASK__SI__VI  0x00000300L
#define FBC_DEBUG_COMP__FBC_COMP_RSIZE_MASK__SI__VI     0x00000008L
#define FBC_DEBUG_COMP__FBC_COMP_SWAP_MASK__SI__VI      0x00000003L
#define FBC_DEBUG_CSR_RDATA__FBC_DEBUG_CSR_RDATA_MASK__SI__VI 0xffffffffL
#define FBC_DEBUG_CSR_WDATA__FBC_DEBUG_CSR_WDATA_MASK__SI__VI 0xffffffffL
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_ADDR_MASK__SI__VI  0x000003ffL
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_EN_MASK__SI__VI    0x80000000L
#define FBC_IDLE_FORCE_CLEAR_MASK__FBC_IDLE_FORCE_CLEAR_MASK_MASK__SI__VI 0xffffffffL
#define FBC_IDLE_MASK__FBC_IDLE_MASK_MASK__SI__VI       0xffffffffL
#define FBC_IND_LUT0__FBC_IND_LUT0_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT10__FBC_IND_LUT10_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT11__FBC_IND_LUT11_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT12__FBC_IND_LUT12_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT13__FBC_IND_LUT13_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT14__FBC_IND_LUT14_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT15__FBC_IND_LUT15_MASK__SI__VI       0x00ffffffL
#define FBC_IND_LUT1__FBC_IND_LUT1_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT2__FBC_IND_LUT2_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT3__FBC_IND_LUT3_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT4__FBC_IND_LUT4_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT5__FBC_IND_LUT5_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT6__FBC_IND_LUT6_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT7__FBC_IND_LUT7_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT8__FBC_IND_LUT8_MASK__SI__VI         0x00ffffffL
#define FBC_IND_LUT9__FBC_IND_LUT9_MASK__SI__VI         0x00ffffffL
#define FBC_MISC__FBC_DECOMPRESS_ERROR_CLEAR_MASK__SI__VI 0x00010000L
#define FBC_MISC__FBC_DECOMPRESS_ERROR_MASK__SI__VI     0x00000003L
#define FBC_MISC__FBC_DIVIDE_X_MASK__SI__VI             0x00000300L
#define FBC_MISC__FBC_DIVIDE_Y_MASK__SI__VI             0x00000400L
#define FBC_MISC__FBC_ERROR_PIXEL_MASK__SI__VI          0x000000f0L
#define FBC_MISC__FBC_INVALIDATE_ON_ERROR_MASK__SI__VI  0x00000008L
#define FBC_MISC__FBC_RSM_UNCOMP_DATA_IMMEDIATELY_MASK__SI__VI 0x00001000L
#define FBC_MISC__FBC_RSM_WRITE_VALUE_MASK__SI__VI      0x00000800L
#define FBC_MISC__FBC_STOP_ON_ERROR_MASK__SI__VI        0x00000004L
#define FBC_START_STOP_DELAY__FBC_COMP_START_DELAY_MASK__SI__VI 0x00001f00L
#define FBC_START_STOP_DELAY__FBC_DECOMP_START_DELAY_MASK__SI__VI 0x0000001fL
#define FBC_START_STOP_DELAY__FBC_DECOMP_STOP_DELAY_MASK__SI__VI 0x00000080L
#define FBC_TEST_DEBUG_DATA__FBC_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK__CI__VI 0x00000001L
#define FIRMWARE_FLAGS__RESERVED_MASK__CI__VI           0x00fffffeL
#define FIRMWARE_FLAGS__TEST_COUNT_MASK__CI__VI         0xff000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_25FRC_SEL_MASK__SI__VI 0x0c000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_50FRC_SEL_MASK__SI__VI 0x30000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_75FRC_SEL_MASK__SI__VI 0xc0000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK__SI__VI 0x00002000L
#define FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK__SI__VI 0x00008000L
#define FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE_MASK__SI__VI 0x00004000L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH_MASK__SI 0x00001000L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK__SI__VI 0x00000100L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_MODE_MASK__SI__VI 0x00000600L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH_MASK__SI 0x00100000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_EN_MASK__SI__VI 0x00010000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_OFFSET_MASK__SI__VI 0x00600000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_RESET_MASK__SI__VI 0x02000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_LEVEL_MASK__SI__VI 0x01000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH_MASK__SI 0x00000010L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK__SI__VI 0x00000001L
#define FMT_CLAMP_CNTL__FMT_CLAMP_COLOR_FORMAT_MASK__SI__VI 0x00070000L
#define FMT_CLAMP_CNTL__FMT_CLAMP_DATA_EN_MASK__SI__VI  0x00000001L
#define FMT_CONTROL__FMT_PIXEL_ENCODING_MASK__SI__VI    0x00010000L
#define FMT_CRC_CNTL__FMT_CRC_CONT_EN_MASK__SI__VI      0x00000010L
#define FMT_CRC_CNTL__FMT_CRC_EN_MASK__SI__VI           0x00000001L
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_ENABLE_MASK__SI__VI 0x00100000L
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_SELECT_MASK__SI__VI 0x01000000L
#define FMT_CRC_CNTL__FMT_CRC_INTERLACE_MODE_MASK__SI__VI 0x00003000L
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKb_MASK__SI      0x00000100L
#define FMT_CRC_CNTL__FMT_CRC_USE_NEW_AND_REPEATED_PIXELS_MASK__SI__VI 0x00010000L
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_BLUE_MASK_MASK__SI__VI 0x0000ffffL
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_CONTROL_MASK_MASK__SI__VI 0xffff0000L
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_BLUE_MASK__SI__VI 0x0000ffffL
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_CONTROL_MASK__SI__VI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_GREEN_MASK_MASK__SI__VI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_RED_MASK_MASK__SI__VI 0x0000ffffL
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_GREEN_MASK__SI__VI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_RED_MASK__SI__VI 0x0000ffffL
#define FMT_DEBUG_CNTL__FMT_DEBUG_COLOR_SELECT_MASK__SI__VI 0x00000003L
#define FMT_DITHER_RAND_B_SEED__FMT_RAND_B_SEED_MASK__SI__VI 0x000000ffL
#define FMT_DITHER_RAND_G_SEED__FMT_RAND_G_SEED_MASK__SI__VI 0x000000ffL
#define FMT_DITHER_RAND_R_SEED__FMT_RAND_R_SEED_MASK__SI__VI 0x000000ffL
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_EN_MASK__SI__VI 0x00000001L
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_MODE_MASK__SI__VI 0x00000010L
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA0_MASK__SI__VI 0x0000ffffL
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA1_MASK__SI__VI 0xffff0000L
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA2_MASK__SI__VI 0x0000ffffL
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA3_MASK__SI__VI 0xffff0000L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_EN_MASK__SI__VI 0x00000001L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKb_ONLY_MASK__SI 0x00010000L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_COLOR_MASK__SI__VI 0x00000700L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_SLOT_MASK__SI__VI 0x0000f000L
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_RGB1_BGR0_MASK__SI__VI 0x00000010L
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_SELECT_MASK__SI__VI 0x00000001L
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX_MASK__SI__VI 0xffffffffL
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX_MASK__SI__VI 0xffffffffL
#define GARLIC_FLUSH_ADDR_END_0__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_1__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_2__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_3__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_4__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_5__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_6__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_7__ADDR_END_MASK__CI__VI  0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_0__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_0__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_0__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_1__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_1__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_1__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_2__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_2__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_2__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_3__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_3__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_3__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_4__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_4__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_4__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_5__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_5__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_5__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_6__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_6__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_6__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_ADDR_START_7__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_7__ENABLE_MASK__CI__VI  0x00000001L
#define GARLIC_FLUSH_ADDR_START_7__MODE_MASK__CI__VI    0x00000002L
#define GARLIC_FLUSH_CNTL__CP_DMA_ME_COMMAND_MASK__CI__VI 0x00000040L
#define GARLIC_FLUSH_CNTL__CP_DMA_PFP_COMMAND_MASK__CI__VI 0x00000080L
#define GARLIC_FLUSH_CNTL__CP_RB0_WPTR_MASK__CI__VI     0x00000001L
#define GARLIC_FLUSH_CNTL__CP_RB1_WPTR_MASK__CI__VI     0x00000002L
#define GARLIC_FLUSH_CNTL__CP_RB2_WPTR_MASK__CI__VI     0x00000004L
#define GARLIC_FLUSH_CNTL__DISABLE_ALL_MASK__CI__VI     0x80000000L
#define GARLIC_FLUSH_CNTL__DISPLAY_MASK__CI__VI         0x00010000L
#define GARLIC_FLUSH_CNTL__UVD_RBC_RB_WPTR_MASK__CI__VI 0x00000008L
#define GARLIC_FLUSH_CNTL__VCE_OUT_RB_WPTR_MASK__CI__VI 0x00000400L
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR2_MASK__CI__VI    0x00000800L
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR_MASK__CI__VI     0x00001000L
#define GARLIC_FLUSH_REQ__FLUSH_REQ_MASK__CI__VI        0x00000001L
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK       0x00000700L
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK        0x03000000L
#define GB_ADDR_CONFIG__NUM_GPUS_MASK                   0x00700000L
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK            0x40000000L
#define GB_ADDR_CONFIG__NUM_PIPES_MASK                  0x00000007L
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK         0x00003000L
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK       0x00000070L
#define GB_ADDR_CONFIG__ROW_SIZE_MASK                   0x30000000L
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK    0x00070000L
#define GB_BACKEND_MAP__BACKEND_MAP_MASK                0xffffffffL
#define GB_EDC_MODE__BYPASS_MASK                        0x80000000L
#define GB_EDC_MODE__DED_MODE_MASK                      0x00300000L
#define GB_EDC_MODE__FORCE_SEC_ON_DED_MASK              0x00010000L
#define GB_EDC_MODE__PROP_FED_MASK                      0x20000000L
#define GB_GPU_ID__GPU_ID_MASK                          0x0000000fL
#define GB_MACROTILE_MODE0__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE0__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE0__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE10__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE10__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE10__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE11__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE11__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE11__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE12__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE12__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE12__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE13__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE13__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE13__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE14__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE14__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE14__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE15__BANK_HEIGHT_MASK__CI__VI   0x0000000cL
#define GB_MACROTILE_MODE15__BANK_WIDTH_MASK__CI__VI    0x00000003L
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE15__NUM_BANKS_MASK__CI__VI     0x000000c0L
#define GB_MACROTILE_MODE1__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE1__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE1__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE2__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE2__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE2__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE3__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE3__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE3__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE4__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE4__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE4__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE5__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE5__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE5__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE6__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE6__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE6__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE7__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE7__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE7__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE8__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE8__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE8__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_MACROTILE_MODE9__BANK_HEIGHT_MASK__CI__VI    0x0000000cL
#define GB_MACROTILE_MODE9__BANK_WIDTH_MASK__CI__VI     0x00000003L
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE9__NUM_BANKS_MASK__CI__VI      0x000000c0L
#define GB_TILE_MODE0__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE0__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE0__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE0__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE10__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE10__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE10__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE10__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE11__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE11__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE11__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE11__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE12__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE12__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE12__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE12__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE13__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE13__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE13__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE13__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE14__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE14__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE14__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE14__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE15__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE15__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE15__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE15__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE16__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE16__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE16__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE16__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE17__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE17__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE17__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE17__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE18__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE18__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE18__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE18__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE19__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE19__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE19__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE19__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE1__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE1__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE1__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE1__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE20__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE20__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE20__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE20__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE21__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE21__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE21__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE21__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE22__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE22__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE22__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE22__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE23__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE23__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE23__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE23__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE24__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE24__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE24__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE24__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE25__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE25__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE25__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE25__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE26__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE26__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE26__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE26__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE27__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE27__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE27__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE27__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE28__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE28__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE28__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE28__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE29__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE29__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE29__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE29__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE2__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE2__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE2__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE2__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE30__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE30__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE30__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE30__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE31__ARRAY_MODE_MASK                 0x0000003cL
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE31__PIPE_CONFIG_MASK                0x000007c0L
#define GB_TILE_MODE31__SAMPLE_SPLIT_MASK__CI__VI       0x06000000L
#define GB_TILE_MODE31__TILE_SPLIT_MASK                 0x00003800L
#define GB_TILE_MODE3__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE3__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE3__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE3__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE4__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE4__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE4__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE4__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE5__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE5__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE5__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE5__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE6__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE6__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE6__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE6__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE7__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE7__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE7__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE7__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE8__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE8__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE8__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE8__TILE_SPLIT_MASK                  0x00003800L
#define GB_TILE_MODE9__ARRAY_MODE_MASK                  0x0000003cL
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE9__PIPE_CONFIG_MASK                 0x000007c0L
#define GB_TILE_MODE9__SAMPLE_SPLIT_MASK__CI__VI        0x06000000L
#define GB_TILE_MODE9__TILE_SPLIT_MASK                  0x00003800L
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT_MASK__CI      0x00007f00L
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE_MASK__CI    0x00010000L
#define GCK_PLL_TEST_CNTL__TST_REF_SEL_MASK__CI         0x000000f0L
#define GCK_PLL_TEST_CNTL__TST_RESET_MASK__CI           0x00008000L
#define GCK_PLL_TEST_CNTL__TST_SRC_SEL_MASK__CI         0x0000000fL
#define GCK_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI     0xffffffffL
#define GCK_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI    0xffffffffL
#define GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK__CI__VI   0x00030000L
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK__CI__VI 0x0f000000L
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__CI__VI 0x00001000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__CI__VI 0x00100000L
#define GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK__CI__VI  0x00000f00L
#define GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK__CI__VI  0x000f0000L
#define GC_USER_SHADER_ARRAY_CONFIG__DPFP_RATE_MASK__CI 0x00000006L
#define GC_USER_SHADER_ARRAY_CONFIG__HALF_LDS_MASK__CI  0x00000010L
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK  0xffff0000L
#define GC_USER_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE_MASK__CI 0x00000008L
#define GC_USER_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define GDS_ATOM_BASE__BASE_MASK                        0x0000ffffL
#define GDS_ATOM_BASE__UNUSED_MASK                      0xffff0000L
#define GDS_ATOM_CNTL__AINC_MASK                        0x0000003fL
#define GDS_ATOM_CNTL__UNUSED1_MASK                     0x000000c0L
#define GDS_ATOM_COMPLETE__COMPLETE_MASK                0x00000001L
#define GDS_ATOM_COMPLETE__UNUSED_MASK                  0xfffffffeL
#define GDS_ATOM_DST__DST_MASK                          0xffffffffL
#define GDS_ATOM_OFFSET0__OFFSET0_MASK                  0x000000ffL
#define GDS_ATOM_OFFSET0__UNUSED_MASK                   0xffffff00L
#define GDS_ATOM_OFFSET1__OFFSET1_MASK                  0x000000ffL
#define GDS_ATOM_OFFSET1__UNUSED_MASK                   0xffffff00L
#define GDS_ATOM_OP__OP_MASK                            0x000000ffL
#define GDS_ATOM_OP__UNUSED_MASK                        0xffffff00L
#define GDS_ATOM_READ0_U__DATA_MASK                     0xffffffffL
#define GDS_ATOM_READ0__DATA_MASK                       0xffffffffL
#define GDS_ATOM_READ1_U__DATA_MASK                     0xffffffffL
#define GDS_ATOM_READ1__DATA_MASK                       0xffffffffL
#define GDS_ATOM_SIZE__SIZE_MASK                        0x0000ffffL
#define GDS_ATOM_SIZE__UNUSED_MASK                      0xffff0000L
#define GDS_ATOM_SRC0_U__DATA_MASK                      0xffffffffL
#define GDS_ATOM_SRC0__DATA_MASK                        0xffffffffL
#define GDS_ATOM_SRC1_U__DATA_MASK                      0xffffffffL
#define GDS_ATOM_SRC1__DATA_MASK                        0xffffffffL
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK          0x00000010L
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK          0x00000008L
#define GDS_CNTL_STATUS__DS_RD_CLAMP_MASK               0x00000040L
#define GDS_CNTL_STATUS__DS_WR_CLAMP_MASK               0x00000020L
#define GDS_CNTL_STATUS__GDS_BUSY_MASK                  0x00000001L
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK            0x00000002L
#define GDS_CNTL_STATUS__ORD_APP_BUSY_MASK              0x00000004L
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK__CI__VI 0x00000fffL
#define GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK              0x00000006L
#define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK              0x00000018L
#define GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK              0x00000060L
#define GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK              0x00000180L
#define GDS_DEBUG_CNTL__GDS_DEBUG_INDX_MASK             0x0000001fL
#define GDS_DEBUG_CNTL__UNUSED_MASK                     0xffffffe0L
#define GDS_DEBUG_DATA__DATA_MASK                       0xffffffffL
#define GDS_DEBUG_REG0__buff_write_MASK__CI__VI         0x00020000L
#define GDS_DEBUG_REG0__cstate_MASK__CI__VI             0x0001e000L
#define GDS_DEBUG_REG0__flush_request_MASK__CI__VI      0x00040000L
#define GDS_DEBUG_REG0__last_pixel_ptr_MASK__CI__VI     0x00001000L
#define GDS_DEBUG_REG0__spare1_MASK__CI__VI             0x0000003fL
#define GDS_DEBUG_REG0__spare1_MASK__SI                 0x00000001L
#define GDS_DEBUG_REG0__spare_MASK__CI__VI              0xffc00000L
#define GDS_DEBUG_REG0__spare_MASK__SI                  0xff000000L
#define GDS_DEBUG_REG0__wbuf_fifo_empty_MASK__CI__VI    0x00100000L
#define GDS_DEBUG_REG0__wbuf_fifo_full_MASK__CI__VI     0x00200000L
#define GDS_DEBUG_REG0__wr_buffer_wr_complete_MASK__CI__VI 0x00080000L
#define GDS_DEBUG_REG0__wr_pixel_nxt_ptr_MASK__CI__VI   0x00000f80L
#define GDS_DEBUG_REG0__write_buff_valid_MASK__CI__VI   0x00000040L
#define GDS_DEBUG_REG1__addr_fifo_empty_MASK__CI__VI    0x00200000L
#define GDS_DEBUG_REG1__addr_fifo_full_MASK__CI__VI     0x00100000L
#define GDS_DEBUG_REG1__awaiting_data_MASK__CI__VI      0x00080000L
#define GDS_DEBUG_REG1__buffer_invalid_MASK__CI__VI     0x00800000L
#define GDS_DEBUG_REG1__buffer_loaded_MASK__CI__VI      0x00400000L
#define GDS_DEBUG_REG1__data_ready_MASK__CI__VI         0x00040000L
#define GDS_DEBUG_REG1__pixel_addr_MASK__CI__VI         0x0001fffcL
#define GDS_DEBUG_REG1__pixel_vld_MASK__CI__VI          0x00020000L
#define GDS_DEBUG_REG1__spare_MASK                      0xff000000L
#define GDS_DEBUG_REG1__tag_hit_MASK__CI__VI            0x00000001L
#define GDS_DEBUG_REG1__tag_miss_MASK__CI__VI           0x00000002L
#define GDS_DEBUG_REG2__app_sel_MASK__CI__VI            0x000000f0L
#define GDS_DEBUG_REG2__cmd_write_MASK__CI__VI          0x00000008L
#define GDS_DEBUG_REG2__ds_credit_avail_MASK__CI__VI    0x00000002L
#define GDS_DEBUG_REG2__ds_full_MASK__CI__VI            0x00000001L
#define GDS_DEBUG_REG2__ord_idx_free_MASK__CI__VI       0x00000004L
#define GDS_DEBUG_REG2__req_MASK__CI__VI                0x007fff00L
#define GDS_DEBUG_REG2__spare_MASK__CI__VI              0xff800000L
#define GDS_DEBUG_REG2__spare_MASK__SI                  0xff000000L
#define GDS_DEBUG_REG3__pipe0_busy_num_MASK__CI__VI     0x00007800L
#define GDS_DEBUG_REG3__pipe_num_busy_MASK__CI__VI      0x000007ffL
#define GDS_DEBUG_REG3__spare_MASK__CI__VI              0xffff8000L
#define GDS_DEBUG_REG3__spare_MASK__SI                  0xff000000L
#define GDS_DEBUG_REG4__cmd_write_MASK__CI__VI          0x00020000L
#define GDS_DEBUG_REG4__credit_cnt_gt0_MASK__CI__VI     0x00010000L
#define GDS_DEBUG_REG4__cur_reso_MASK__CI__VI           0x000001f8L
#define GDS_DEBUG_REG4__cur_reso_barrier_MASK__CI__VI   0x00002000L
#define GDS_DEBUG_REG4__cur_reso_cnt_gt0_MASK__CI__VI   0x00008000L
#define GDS_DEBUG_REG4__cur_reso_fed_MASK__CI__VI       0x00001000L
#define GDS_DEBUG_REG4__cur_reso_flag_MASK__CI__VI      0x00004000L
#define GDS_DEBUG_REG4__cur_reso_head_dirty_MASK__CI__VI 0x00000400L
#define GDS_DEBUG_REG4__cur_reso_head_flag_MASK__CI__VI 0x00000800L
#define GDS_DEBUG_REG4__cur_reso_head_valid_MASK__CI__VI 0x00000200L
#define GDS_DEBUG_REG4__grbm_gws_reso_rd_MASK__CI__VI   0x00080000L
#define GDS_DEBUG_REG4__grbm_gws_reso_wr_MASK__CI__VI   0x00040000L
#define GDS_DEBUG_REG4__gws_bulkfree_MASK__CI__VI       0x00200000L
#define GDS_DEBUG_REG4__gws_busy_MASK__CI__VI           0x00000001L
#define GDS_DEBUG_REG4__gws_out_stall_MASK__CI__VI      0x00000004L
#define GDS_DEBUG_REG4__gws_req_MASK__CI__VI            0x00000002L
#define GDS_DEBUG_REG4__ram_gws_re_MASK__CI__VI         0x00400000L
#define GDS_DEBUG_REG4__ram_gws_we_MASK__CI__VI         0x00800000L
#define GDS_DEBUG_REG4__ram_read_busy_MASK__CI__VI      0x00100000L
#define GDS_DEBUG_REG4__spare_MASK                      0xff000000L
#define GDS_DEBUG_REG5__alloc_opco_error_MASK__CI__VI   0x00000004L
#define GDS_DEBUG_REG5__dealloc_opco_error_MASK__CI__VI 0x00000008L
#define GDS_DEBUG_REG5__dec_error_MASK__CI__VI          0x00000002L
#define GDS_DEBUG_REG5__error_ds_address_MASK__CI__VI   0x003fff00L
#define GDS_DEBUG_REG5__spare1_MASK__CI__VI             0xffc00000L
#define GDS_DEBUG_REG5__spare_MASK__CI__VI              0x000000e0L
#define GDS_DEBUG_REG5__spare_MASK__SI                  0xff000000L
#define GDS_DEBUG_REG5__wrap_opco_error_MASK__CI__VI    0x00000010L
#define GDS_DEBUG_REG5__write_dis_MASK__CI__VI          0x00000001L
#define GDS_DEBUG_REG6__counters_busy_MASK__CI__VI      0x001fffe0L
#define GDS_DEBUG_REG6__counters_enabled_MASK__CI__VI   0x0000001eL
#define GDS_DEBUG_REG6__oa_busy_MASK__CI__VI            0x00000001L
#define GDS_DEBUG_REG6__spare_MASK__CI__VI              0xffe00000L
#define GDS_DEBUG_REG6__spare_MASK__SI                  0xff000000L
#define GDS_ENHANCE2__MISC_MASK__CI__VI                 0x0000ffffL
#define GDS_ENHANCE2__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_ENHANCE__AUTO_INC_INDEX_MASK__CI__VI        0x00010000L
#define GDS_ENHANCE__CGPG_RESTORE_MASK__CI__VI          0x00020000L
#define GDS_ENHANCE__MISC_MASK                          0x0000ffffL
#define GDS_ENHANCE__UNUSED_MASK__CI__VI                0xfffc0000L
#define GDS_ENHANCE__UNUSED_MASK__SI                    0xffff0000L
#define GDS_GRBM_SECDED_CNT__DED_MASK__CI               0x0000ffffL
#define GDS_GRBM_SECDED_CNT__DED_MASK__SI               0xffff0000L
#define GDS_GRBM_SECDED_CNT__SEC_MASK__CI               0xffff0000L
#define GDS_GRBM_SECDED_CNT__SEC_MASK__SI               0x0000ffffL
#define GDS_GWS_RESET0__RESOURCE0_RESET_MASK__CI__VI    0x00000001L
#define GDS_GWS_RESET0__RESOURCE10_RESET_MASK__CI__VI   0x00000400L
#define GDS_GWS_RESET0__RESOURCE11_RESET_MASK__CI__VI   0x00000800L
#define GDS_GWS_RESET0__RESOURCE12_RESET_MASK__CI__VI   0x00001000L
#define GDS_GWS_RESET0__RESOURCE13_RESET_MASK__CI__VI   0x00002000L
#define GDS_GWS_RESET0__RESOURCE14_RESET_MASK__CI__VI   0x00004000L
#define GDS_GWS_RESET0__RESOURCE15_RESET_MASK__CI__VI   0x00008000L
#define GDS_GWS_RESET0__RESOURCE16_RESET_MASK__CI__VI   0x00010000L
#define GDS_GWS_RESET0__RESOURCE17_RESET_MASK__CI__VI   0x00020000L
#define GDS_GWS_RESET0__RESOURCE18_RESET_MASK__CI__VI   0x00040000L
#define GDS_GWS_RESET0__RESOURCE19_RESET_MASK__CI__VI   0x00080000L
#define GDS_GWS_RESET0__RESOURCE1_RESET_MASK__CI__VI    0x00000002L
#define GDS_GWS_RESET0__RESOURCE20_RESET_MASK__CI__VI   0x00100000L
#define GDS_GWS_RESET0__RESOURCE21_RESET_MASK__CI__VI   0x00200000L
#define GDS_GWS_RESET0__RESOURCE22_RESET_MASK__CI__VI   0x00400000L
#define GDS_GWS_RESET0__RESOURCE23_RESET_MASK__CI__VI   0x00800000L
#define GDS_GWS_RESET0__RESOURCE24_RESET_MASK__CI__VI   0x01000000L
#define GDS_GWS_RESET0__RESOURCE25_RESET_MASK__CI__VI   0x02000000L
#define GDS_GWS_RESET0__RESOURCE26_RESET_MASK__CI__VI   0x04000000L
#define GDS_GWS_RESET0__RESOURCE27_RESET_MASK__CI__VI   0x08000000L
#define GDS_GWS_RESET0__RESOURCE28_RESET_MASK__CI__VI   0x10000000L
#define GDS_GWS_RESET0__RESOURCE29_RESET_MASK__CI__VI   0x20000000L
#define GDS_GWS_RESET0__RESOURCE2_RESET_MASK__CI__VI    0x00000004L
#define GDS_GWS_RESET0__RESOURCE30_RESET_MASK__CI__VI   0x40000000L
#define GDS_GWS_RESET0__RESOURCE31_RESET_MASK__CI__VI   0x80000000L
#define GDS_GWS_RESET0__RESOURCE3_RESET_MASK__CI__VI    0x00000008L
#define GDS_GWS_RESET0__RESOURCE4_RESET_MASK__CI__VI    0x00000010L
#define GDS_GWS_RESET0__RESOURCE5_RESET_MASK__CI__VI    0x00000020L
#define GDS_GWS_RESET0__RESOURCE6_RESET_MASK__CI__VI    0x00000040L
#define GDS_GWS_RESET0__RESOURCE7_RESET_MASK__CI__VI    0x00000080L
#define GDS_GWS_RESET0__RESOURCE8_RESET_MASK__CI__VI    0x00000100L
#define GDS_GWS_RESET0__RESOURCE9_RESET_MASK__CI__VI    0x00000200L
#define GDS_GWS_RESET1__RESOURCE32_RESET_MASK__CI__VI   0x00000001L
#define GDS_GWS_RESET1__RESOURCE33_RESET_MASK__CI__VI   0x00000002L
#define GDS_GWS_RESET1__RESOURCE34_RESET_MASK__CI__VI   0x00000004L
#define GDS_GWS_RESET1__RESOURCE35_RESET_MASK__CI__VI   0x00000008L
#define GDS_GWS_RESET1__RESOURCE36_RESET_MASK__CI__VI   0x00000010L
#define GDS_GWS_RESET1__RESOURCE37_RESET_MASK__CI__VI   0x00000020L
#define GDS_GWS_RESET1__RESOURCE38_RESET_MASK__CI__VI   0x00000040L
#define GDS_GWS_RESET1__RESOURCE39_RESET_MASK__CI__VI   0x00000080L
#define GDS_GWS_RESET1__RESOURCE40_RESET_MASK__CI__VI   0x00000100L
#define GDS_GWS_RESET1__RESOURCE41_RESET_MASK__CI__VI   0x00000200L
#define GDS_GWS_RESET1__RESOURCE42_RESET_MASK__CI__VI   0x00000400L
#define GDS_GWS_RESET1__RESOURCE43_RESET_MASK__CI__VI   0x00000800L
#define GDS_GWS_RESET1__RESOURCE44_RESET_MASK__CI__VI   0x00001000L
#define GDS_GWS_RESET1__RESOURCE45_RESET_MASK__CI__VI   0x00002000L
#define GDS_GWS_RESET1__RESOURCE46_RESET_MASK__CI__VI   0x00004000L
#define GDS_GWS_RESET1__RESOURCE47_RESET_MASK__CI__VI   0x00008000L
#define GDS_GWS_RESET1__RESOURCE48_RESET_MASK__CI__VI   0x00010000L
#define GDS_GWS_RESET1__RESOURCE49_RESET_MASK__CI__VI   0x00020000L
#define GDS_GWS_RESET1__RESOURCE50_RESET_MASK__CI__VI   0x00040000L
#define GDS_GWS_RESET1__RESOURCE51_RESET_MASK__CI__VI   0x00080000L
#define GDS_GWS_RESET1__RESOURCE52_RESET_MASK__CI__VI   0x00100000L
#define GDS_GWS_RESET1__RESOURCE53_RESET_MASK__CI__VI   0x00200000L
#define GDS_GWS_RESET1__RESOURCE54_RESET_MASK__CI__VI   0x00400000L
#define GDS_GWS_RESET1__RESOURCE55_RESET_MASK__CI__VI   0x00800000L
#define GDS_GWS_RESET1__RESOURCE56_RESET_MASK__CI__VI   0x01000000L
#define GDS_GWS_RESET1__RESOURCE57_RESET_MASK__CI__VI   0x02000000L
#define GDS_GWS_RESET1__RESOURCE58_RESET_MASK__CI__VI   0x04000000L
#define GDS_GWS_RESET1__RESOURCE59_RESET_MASK__CI__VI   0x08000000L
#define GDS_GWS_RESET1__RESOURCE60_RESET_MASK__CI__VI   0x10000000L
#define GDS_GWS_RESET1__RESOURCE61_RESET_MASK__CI__VI   0x20000000L
#define GDS_GWS_RESET1__RESOURCE62_RESET_MASK__CI__VI   0x40000000L
#define GDS_GWS_RESET1__RESOURCE63_RESET_MASK__CI__VI   0x80000000L
#define GDS_GWS_RESOURCE_CNTL__INDEX_MASK               0x0000003fL
#define GDS_GWS_RESOURCE_CNTL__UNUSED_MASK              0xffffffc0L
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK__CI__VI 0x0000ffffL
#define GDS_GWS_RESOURCE_CNT__UNUSED_MASK__CI__VI       0xffff0000L
#define GDS_GWS_RESOURCE_RESET__RESET_MASK__CI__VI      0x00000001L
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK__CI__VI 0x0000ff00L
#define GDS_GWS_RESOURCE__COUNTER_MASK                  0x00001ffeL
#define GDS_GWS_RESOURCE__DED_MASK                      0x00004000L
#define GDS_GWS_RESOURCE__FLAG_MASK                     0x00000001L
#define GDS_GWS_RESOURCE__RELEASE_ALL_MASK__CI__VI      0x00008000L
#define GDS_GWS_RESOURCE__TYPE_MASK                     0x00002000L
#define GDS_GWS_VMID0__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID0__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID10__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID10__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID11__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID11__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID12__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID12__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID13__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID13__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID14__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID14__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID15__BASE_MASK__CI__VI               0x0000003fL
#define GDS_GWS_VMID15__SIZE_MASK__CI__VI               0x007f0000L
#define GDS_GWS_VMID1__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID1__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID2__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID2__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID3__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID3__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID4__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID4__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID5__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID5__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID6__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID6__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID7__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID7__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID8__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID8__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_GWS_VMID9__BASE_MASK__CI__VI                0x0000003fL
#define GDS_GWS_VMID9__SIZE_MASK__CI__VI                0x007f0000L
#define GDS_OA_ADDRESS__CRAWLER_MASK__CI                0x00f00000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK__CI           0x000f0000L
#define GDS_OA_ADDRESS__DS_ADDRESS_MASK__CI__VI         0x0000ffffL
#define GDS_OA_ADDRESS__ENABLE_MASK__CI__VI             0x80000000L
#define GDS_OA_ADDRESS__NO_ALLOC_MASK__CI__VI           0x40000000L
#define GDS_OA_ADDRESS__UNUSED_MASK__CI                 0x3f000000L
#define GDS_OA_CGPG_RESTORE__MEID_MASK__CI__VI          0x00000f00L
#define GDS_OA_CGPG_RESTORE__PIPEID_MASK__CI__VI        0x0000f000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK__CI            0xffff0000L
#define GDS_OA_CGPG_RESTORE__VMID_MASK__CI__VI          0x000000ffL
#define GDS_OA_CNTL__INDEX_MASK__CI__VI                 0x0000000fL
#define GDS_OA_CNTL__UNUSED_MASK__CI__VI                0xfffffff0L
#define GDS_OA_COUNTER__SPACE_AVAILABLE_MASK__CI__VI    0xffffffffL
#define GDS_OA_DED__ME0_CS_DED_MASK__CI                 0x00000004L
#define GDS_OA_DED__ME0_GFXHP3D_PIX_DED_MASK__CI        0x00000001L
#define GDS_OA_DED__ME0_GFXHP3D_VTX_DED_MASK__CI        0x00000002L
#define GDS_OA_DED__ME1_PIPE0_DED_MASK__CI              0x00000010L
#define GDS_OA_DED__ME1_PIPE1_DED_MASK__CI              0x00000020L
#define GDS_OA_DED__ME1_PIPE2_DED_MASK__CI              0x00000040L
#define GDS_OA_DED__ME1_PIPE3_DED_MASK__CI              0x00000080L
#define GDS_OA_DED__ME2_PIPE0_DED_MASK__CI              0x00000100L
#define GDS_OA_DED__ME2_PIPE1_DED_MASK__CI              0x00000200L
#define GDS_OA_DED__ME2_PIPE2_DED_MASK__CI              0x00000400L
#define GDS_OA_DED__ME2_PIPE3_DED_MASK__CI              0x00000800L
#define GDS_OA_DED__UNUSED0_MASK__CI                    0x00000008L
#define GDS_OA_DED__UNUSED1_MASK__CI                    0xfffff000L
#define GDS_OA_INCDEC__INCDEC_MASK__CI__VI              0x80000000L
#define GDS_OA_INCDEC__VALUE_MASK__CI__VI               0x7fffffffL
#define GDS_OA_RESET_MASK__ME0_CS_RESET_MASK__CI__VI    0x00000004L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK__CI__VI 0x00000001L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK__CI__VI 0x00000002L
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK__CI__VI 0x00000010L
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK__CI__VI 0x00000020L
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK__CI__VI 0x00000040L
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK__CI__VI 0x00000080L
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK__CI__VI 0x00000100L
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK__CI__VI 0x00000200L
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK__CI__VI 0x00000400L
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK__CI__VI 0x00000800L
#define GDS_OA_RESET_MASK__UNUSED0_MASK__CI__VI         0x00000008L
#define GDS_OA_RESET_MASK__UNUSED1_MASK__CI__VI         0xfffff000L
#define GDS_OA_RESET__PIPE_ID_MASK__CI__VI              0x0000ff00L
#define GDS_OA_RESET__RESET_MASK__CI__VI                0x00000001L
#define GDS_OA_RING_SIZE__RING_SIZE_MASK__CI__VI        0xffffffffL
#define GDS_OA_VMID0__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID0__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID10__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID10__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID11__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID11__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID12__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID12__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID13__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID13__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID14__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID14__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID15__MASK_MASK__CI__VI                0x0000ffffL
#define GDS_OA_VMID15__UNUSED_MASK__CI__VI              0xffff0000L
#define GDS_OA_VMID1__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID1__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID2__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID2__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID3__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID3__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID4__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID4__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID5__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID5__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID6__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID6__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID7__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID7__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID8__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID8__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_OA_VMID9__MASK_MASK__CI__VI                 0x0000ffffL
#define GDS_OA_VMID9__UNUSED_MASK__CI__VI               0xffff0000L
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PROTECTION_FAULT__ADDRESS_MASK__CI__VI      0xffff0000L
#define GDS_PROTECTION_FAULT__CU_ID_MASK__CI__VI        0x000003c0L
#define GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK__CI__VI 0x00000002L
#define GDS_PROTECTION_FAULT__GRBM_MASK__CI__VI         0x00000004L
#define GDS_PROTECTION_FAULT__SH_ID_MASK__CI__VI        0x00000038L
#define GDS_PROTECTION_FAULT__SIMD_ID_MASK__CI__VI      0x00000c00L
#define GDS_PROTECTION_FAULT__WAVE_ID_MASK__CI__VI      0x0000f000L
#define GDS_PROTECTION_FAULT__WRITE_DIS_MASK__CI__VI    0x00000001L
#define GDS_RD_ADDR__READ_ADDR_MASK                     0xffffffffL
#define GDS_RD_BURST_ADDR__BURST_ADDR_MASK              0xffffffffL
#define GDS_RD_BURST_COUNT__BURST_COUNT_MASK            0xffffffffL
#define GDS_RD_BURST_DATA__BURST_DATA_MASK              0xffffffffL
#define GDS_RD_DATA__READ_DATA_MASK                     0xffffffffL
#define GDS_SECDED_CNT__DED_MASK__CI                    0x0000ffffL
#define GDS_SECDED_CNT__DED_MASK__SI                    0xffff0000L
#define GDS_SECDED_CNT__SEC_MASK__CI                    0xffff0000L
#define GDS_SECDED_CNT__SEC_MASK__SI                    0x0000ffffL
#define GDS_VMID0_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID0_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID10_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID10_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID11_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID11_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID12_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID12_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID13_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID13_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID14_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID14_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID15_BASE__BASE_MASK__CI__VI              0x0000ffffL
#define GDS_VMID15_SIZE__SIZE_MASK__CI__VI              0x0001ffffL
#define GDS_VMID1_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID1_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID2_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID2_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID3_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID3_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID4_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID4_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID5_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID5_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID6_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID6_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID7_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID7_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID8_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID8_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VMID9_BASE__BASE_MASK__CI__VI               0x0000ffffL
#define GDS_VMID9_SIZE__SIZE_MASK__CI__VI               0x0001ffffL
#define GDS_VM_PROTECTION_FAULT__ADDRESS_MASK__CI__VI   0xffff0000L
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK__CI__VI 0x00000002L
#define GDS_VM_PROTECTION_FAULT__GRBM_MASK__CI__VI      0x00000010L
#define GDS_VM_PROTECTION_FAULT__GWS_MASK__CI__VI       0x00000004L
#define GDS_VM_PROTECTION_FAULT__OA_MASK__CI__VI        0x00000008L
#define GDS_VM_PROTECTION_FAULT__VMID_MASK__CI__VI      0x00000f00L
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK__CI__VI 0x00000001L
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK         0xffffffffL
#define GDS_WR_ADDR__WRITE_ADDR_MASK                    0xffffffffL
#define GDS_WR_BURST_ADDR__WRITE_ADDR_MASK              0xffffffffL
#define GDS_WR_BURST_DATA__WRITE_DATA_MASK              0xffffffffL
#define GDS_WR_DATA__WRITE_DATA_MASK                    0xffffffffL
#define GENENB__BLK_IO_BASE_MASK__SI__VI                0x000000ffL
#define GENERAL_PWRMGT__ACPI_D3_VID_MASK__CI__VI        0x00180000L
#define GENERAL_PWRMGT__DYN_SPREAD_SPECTRUM_EN_MASK     0x00800000L
#define GENERAL_PWRMGT__GLOBAL_PWRMGT_EN_MASK           0x00000001L
#define GENERAL_PWRMGT__GPU_COUNTER_ACPI_MASK__CI__VI   0x00004000L
#define GENERAL_PWRMGT__GPU_COUNTER_CLK_MASK__CI__VI    0x00008000L
#define GENERAL_PWRMGT__GPU_COUNTER_INTF_OFF_MASK__CI__VI 0x00020000L
#define GENERAL_PWRMGT__GPU_COUNTER_OFF_MASK__CI__VI    0x00010000L
#define GENERAL_PWRMGT__LOW_VOLT_D2_ACPI_MASK__CI__VI   0x00000100L
#define GENERAL_PWRMGT__LOW_VOLT_D3_ACPI_MASK__CI__VI   0x00000200L
#define GENERAL_PWRMGT__SPARE11_MASK                    0x00000800L
#define GENERAL_PWRMGT__SPARE18_MASK                    0x00040000L
#define GENERAL_PWRMGT__SPARE27_MASK__CI__VI            0x08000000L
#define GENERAL_PWRMGT__SPARE_MASK__CI__VI              0xf0000000L
#define GENERAL_PWRMGT__SPARE_MASK__SI                  0x08000000L
#define GENERAL_PWRMGT__STATIC_PM_EN_MASK               0x00000002L
#define GENERAL_PWRMGT__SW_SMIO_INDEX_MASK              0x00000040L
#define GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK     0x00000004L
#define GENERAL_PWRMGT__THERMAL_PROTECTION_TYPE_MASK    0x00000008L
#define GENERAL_PWRMGT__VOLT_PWRMGT_EN_MASK             0x00000400L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_DBG_REF_SEL_MASK__SI__VI 0x80000000L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_GO_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SEND_RESET_MASK__SI__VI 0x00000004L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SOFT_RESET_MASK__SI__VI 0x00000002L
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_MASK__SI__VI 0x0000ff00L
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_RW_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_MASK__SI__VI 0x000f0000L
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_WRITE_MASK__SI__VI 0x80000000L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_ACK_MASK__SI__VI 0x00000002L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_INT_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_MASK_MASK__SI__VI 0x00000004L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_EN_MASK__SI__VI 0x00000004L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_INPUT_MASK__SI__VI 0x00000002L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_OUTPUT_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_EN_MASK__SI__VI 0x00000040L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_INPUT_MASK__SI__VI 0x00000020L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_OUTPUT_MASK__SI__VI 0x00000010L
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SCL_PIN_SEL_MASK__SI__VI 0x0000007fL
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SDA_PIN_SEL_MASK__SI__VI 0x00007f00L
#define GENERIC_I2C_SETUP__GENERIC_I2C_CLK_DRIVE_EN_MASK__SI__VI 0x00000080L
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_EN_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_SEL_MASK__SI__VI 0x00000002L
#define GENERIC_I2C_SETUP__GENERIC_I2C_INTRA_BYTE_DELAY_MASK__SI__VI 0x0000ff00L
#define GENERIC_I2C_SETUP__GENERIC_I2C_TIME_LIMIT_MASK__SI__VI 0xff000000L
#define GENERIC_I2C_SPEED__GENERIC_I2C_DISABLE_FILTER_DURING_STALL_MASK__SI__VI 0x00000010L
#define GENERIC_I2C_SPEED__GENERIC_I2C_PRESCALE_MASK__SI__VI 0xffff0000L
#define GENERIC_I2C_SPEED__GENERIC_I2C_THRESHOLD_MASK__SI__VI 0x00000003L
#define GENERIC_I2C_STATUS__GENERIC_I2C_ABORTED_MASK__SI__VI 0x00000020L
#define GENERIC_I2C_STATUS__GENERIC_I2C_DONE_MASK__SI__VI 0x00000010L
#define GENERIC_I2C_STATUS__GENERIC_I2C_NACK_MASK__SI__VI 0x00000400L
#define GENERIC_I2C_STATUS__GENERIC_I2C_STATUS_MASK__SI__VI 0x0000000fL
#define GENERIC_I2C_STATUS__GENERIC_I2C_STOPPED_ON_NACK_MASK__SI__VI 0x00000200L
#define GENERIC_I2C_STATUS__GENERIC_I2C_TIMEOUT_MASK__SI__VI 0x00000040L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_ACK_ON_READ_MASK__SI__VI 0x00000200L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_COUNT_MASK__SI__VI 0x000f0000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_RW_MASK__SI__VI 0x00000001L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_START_MASK__SI__VI 0x00001000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_MASK__SI__VI 0x00002000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_ON_NACK_MASK__SI__VI 0x00000100L
#define GENFC_RD__VSYNC_SEL_R_MASK__SI__VI              0x00000008L
#define GENFC_WT__VSYNC_SEL_W_MASK__SI__VI              0x00000008L
#define GENMO_RD__GENMO_MONO_ADDRESS_B_MASK__SI__VI     0x00000001L
#define GENMO_RD__ODD_EVEN_MD_PGSEL_MASK__SI__VI        0x00000020L
#define GENMO_RD__VGA_CKSEL_MASK__SI__VI                0x0000000cL
#define GENMO_RD__VGA_HSYNC_POL_MASK__SI__VI            0x00000040L
#define GENMO_RD__VGA_RAM_EN_MASK__SI__VI               0x00000002L
#define GENMO_RD__VGA_VSYNC_POL_MASK__SI__VI            0x00000080L
#define GENMO_WT__GENMO_MONO_ADDRESS_B_MASK__SI__VI     0x00000001L
#define GENMO_WT__ODD_EVEN_MD_PGSEL_MASK__SI__VI        0x00000020L
#define GENMO_WT__VGA_CKSEL_MASK__SI__VI                0x0000000cL
#define GENMO_WT__VGA_HSYNC_POL_MASK__SI__VI            0x00000040L
#define GENMO_WT__VGA_RAM_EN_MASK__SI__VI               0x00000002L
#define GENMO_WT__VGA_VSYNC_POL_MASK__SI__VI            0x00000080L
#define GENS0__CRT_INTR_MASK__SI__VI                    0x00000080L
#define GENS0__SENSE_SWITCH_MASK__SI__VI                0x00000010L
#define GENS1__NO_DISPLAY_MASK__SI__VI                  0x00000001L
#define GENS1__PIXEL_READ_BACK_MASK__SI__VI             0x00000030L
#define GENS1__VGA_VSTATUS_MASK__SI__VI                 0x00000008L
#define GFX_COPY_STATE__SRC_STATE_ID_MASK               0x00000007L
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK__CI__VI 0x00010000L
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK__CI__VI   0x00001fffL
#define GFX_PIPE_CONTROL__RESERVED_MASK__CI__VI         0x0000e000L
#define GFX_PIPE_PRIORITY__HP_PIPE_SELECT_MASK__CI__VI  0x00000001L
#define GLOBAL_CAPABILITIES__NUMBER_OF_BIDIRECTIONAL_STREAMS_SUPPORTED_MASK__SI__VI 0x000000f8L
#define GLOBAL_CAPABILITIES__NUMBER_OF_INPUT_STREAMS_SUPPORTED_MASK__SI__VI 0x00000f00L
#define GLOBAL_CAPABILITIES__NUMBER_OF_OUTPUT_STREAMS_SUPPORTED_MASK__SI__VI 0x0000f000L
#define GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS_MASK__SI 0x00000002L
#define GLOBAL_CAPABILITIES__SIXTY_FOUR_BIT_ADDRESS_SUPPORTED_MASK__SI__VI 0x00000001L
#define GLOBAL_CONTROL__ACCEPT_UNSOLICITED_RESPONSE_ENABLE_MASK__SI__VI 0x00000100L
#define GLOBAL_CONTROL__CONTROLLER_RESET_MASK__SI__VI   0x00000001L
#define GLOBAL_CONTROL__FLUSH_CONTROL_MASK__SI__VI      0x00000002L
#define GLOBAL_STATUS__FLUSH_STATUS_MASK__SI__VI        0x00000002L
#define GMCON_DEBUG__GFX_CLEAR_MASK__CI__VI             0x00000002L
#define GMCON_DEBUG__GFX_STALL_MASK__CI__VI             0x00000001L
#define GMCON_DEBUG__MISC_FLAGS_MASK__CI                0x3ffffffcL
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_RD_MASK__CI__VI 0x00000001L
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_WR_MASK__CI__VI 0x00000002L
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_RD_MASK__CI__VI 0x00000004L
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_WR_MASK__CI__VI 0x00000008L
#define GMCON_MASK__STCTRL_SR_HANDSHAKE_MASK_MASK__CI   0x000003f0L
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE0_MASK__CI 0x00000007L
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE1_MASK__CI 0x00000038L
#define GMCON_MISC2__RENG_SR_HOLD_THRESHOLD_MASK__CI__VI 0x0001f800L
#define GMCON_MISC2__STCTRL_EXTEND_GMC_OFFLINE_MASK__CI__VI 0x40000000L
#define GMCON_MISC2__STCTRL_IGNORE_ARB_BUSY_MASK__CI__VI 0x20000000L
#define GMCON_MISC2__STCTRL_LPT_TARGET_MASK__CI         0x1ffe0000L
#define GMCON_MISC2__STCTRL_NONDISP_IDLE_THRESHOLD_MASK__CI__VI 0x000007c0L
#define GMCON_MISC2__STCTRL_TIMER_PULSE_OVERRIDE_MASK__CI__VI 0x80000000L
#define GMCON_MISC3__RENG_DISABLE_MCC_MASK__CI          0x0000003fL
#define GMCON_MISC3__RENG_DISABLE_MCD_MASK__CI          0x00000fc0L
#define GMCON_MISC3__RENG_MEM_LS_ENABLE_MASK__CI        0x02000000L
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS_MASK__CI 0x04000000L
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE_MASK__CI 0x00fff000L
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER_MASK__CI 0x01000000L
#define GMCON_MISC__ALLOW_DEEP_SLEEP_MODE_MASK__CI__VI  0x70000000L
#define GMCON_MISC__CRITICAL_REGS_LOCK_MASK__CI__VI     0x08000000L
#define GMCON_MISC__RENG_EXECUTE_NOW_MODE_MASK__CI__VI  0x00000400L
#define GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE_MASK__CI__VI 0x00000800L
#define GMCON_MISC__RENG_SRBM_CREDITS_MCD_MASK__CI__VI  0x0000f000L
#define GMCON_MISC__STCTRL_DISABLE_ALLOW_SR_MASK__CI__VI 0x02000000L
#define GMCON_MISC__STCTRL_DISABLE_GMC_OFFLINE_MASK__CI__VI 0x04000000L
#define GMCON_MISC__STCTRL_FORCE_ALLOW_SR_MASK__CI__VI  0x80000000L
#define GMCON_MISC__STCTRL_GMC_IDLE_THRESHOLD_MASK__CI__VI 0x00060000L
#define GMCON_MISC__STCTRL_IGNORE_ALLOW_STOP_MASK__CI__VI 0x00400000L
#define GMCON_MISC__STCTRL_IGNORE_PRE_SR_MASK__CI__VI   0x00200000L
#define GMCON_MISC__STCTRL_IGNORE_PROTECTION_FAULT_MASK__CI__VI 0x01000000L
#define GMCON_MISC__STCTRL_IGNORE_SR_COMMIT_MASK__CI__VI 0x00800000L
#define GMCON_MISC__STCTRL_SRBM_IDLE_THRESHOLD_MASK__CI__VI 0x00180000L
#define GMCON_MISC__STCTRL_STUTTER_EN_MASK__CI__VI      0x00010000L
#define GMCON_PERF_MON_CNTL0__ALLOW_WRAP_MASK__CI__VI   0x10000000L
#define GMCON_PERF_MON_CNTL0__START_MODE_MASK__CI__VI   0x03000000L
#define GMCON_PERF_MON_CNTL0__START_THRESH_MASK__CI__VI 0x00000fffL
#define GMCON_PERF_MON_CNTL0__STOP_MODE_MASK__CI__VI    0x0c000000L
#define GMCON_PERF_MON_CNTL0__STOP_THRESH_MASK__CI__VI  0x00fff000L
#define GMCON_PERF_MON_CNTL1__MON0_ID_MASK__CI          0x00fc0000L
#define GMCON_PERF_MON_CNTL1__MON1_ID_MASK__CI          0x3f000000L
#define GMCON_PERF_MON_CNTL1__START_TRIG_ID_MASK__CI__VI 0x00000fc0L
#define GMCON_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__CI__VI 0x0003f000L
#define GMCON_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__CI__VI 0x0000003fL
#define GMCON_PERF_MON_RSLT0__COUNT_MASK__CI__VI        0xffffffffL
#define GMCON_PERF_MON_RSLT1__COUNT_MASK__CI__VI        0xffffffffL
#define GMCON_PGFSM_CONFIG__FSM_ADDR_MASK__CI__VI       0x000000ffL
#define GMCON_PGFSM_CONFIG__P1_SELECT_MASK__CI__VI      0x00000400L
#define GMCON_PGFSM_CONFIG__P2_SELECT_MASK__CI__VI      0x00000800L
#define GMCON_PGFSM_CONFIG__POWER_DOWN_MASK__CI__VI     0x00000100L
#define GMCON_PGFSM_CONFIG__POWER_UP_MASK__CI__VI       0x00000200L
#define GMCON_PGFSM_CONFIG__READ_MASK__CI__VI           0x00002000L
#define GMCON_PGFSM_CONFIG__REG_ADDR_MASK__CI__VI       0xf0000000L
#define GMCON_PGFSM_CONFIG__RSRVD_MASK__CI__VI          0x07ffc000L
#define GMCON_PGFSM_CONFIG__SRBM_OVERRIDE_MASK__CI__VI  0x08000000L
#define GMCON_PGFSM_CONFIG__WRITE_MASK__CI__VI          0x00001000L
#define GMCON_PGFSM_READ__PGFSM_SELECT_MASK__CI__VI     0x0f000000L
#define GMCON_PGFSM_READ__READ_VALUE_MASK__CI__VI       0x00ffffffL
#define GMCON_PGFSM_READ__SERDES_MASTER_BUSY_MASK__CI__VI 0x10000000L
#define GMCON_PGFSM_WRITE__WRITE_VALUE_MASK__CI__VI     0xffffffffL
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_DSP_END_PTR_MASK__CI__VI 0x003ff000L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_END_PTR_MASK__CI__VI 0xffc00000L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_MASK__CI__VI 0x00000002L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_START_PTR_MASK__CI__VI 0x00000ffcL
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP_MASK__CI__VI 0x00000001L
#define GMCON_RENG_RAM_DATA__RENG_RAM_DATA_MASK__CI__VI 0xffffffffL
#define GMCON_RENG_RAM_INDEX__RENG_RAM_INDEX_MASK__CI__VI 0x000003ffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL0_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL1_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL2_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL3_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_BASE0_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_LIMIT0_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_BASE1_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_LIMIT1_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_BASE2_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_LIMIT2_MASK__CI__VI 0xffff0000L
#define GPIOPAD_A__GPIO_A_MASK                          0x7fffffffL
#define GPIOPAD_EN__GPIO_EN_MASK                        0x7fffffffL
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK  0x00000020L
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_READ_MASK 0x00000040L
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL_MASK  0x0000001fL
#define GPIOPAD_INT_EN__GPIO_INT_EN_MASK                0x1fffffffL
#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK        0x80000000L
#define GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK    0x1fffffffL
#define GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK 0x80000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK    0x00000001L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK   0x00000400L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK   0x00000800L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK   0x00001000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK   0x00002000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK   0x00004000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK   0x00008000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK   0x00010000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK   0x00020000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK   0x00040000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK   0x00080000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK    0x00000002L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK   0x00100000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK   0x00200000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK   0x00400000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK   0x00800000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK   0x01000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK   0x02000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK   0x04000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK   0x08000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK   0x10000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK    0x00000004L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK    0x00000008L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK    0x00000010L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK    0x00000020L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK    0x00000040L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK    0x00000080L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK    0x00000100L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK    0x00000200L
#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK 0x80000000L
#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK      0x1fffffffL
#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK 0x80000000L
#define GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK            0x1fffffffL
#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK    0x80000000L
#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK            0x1fffffffL
#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK    0x80000000L
#define GPIOPAD_MASK__GPIO_MASK_MASK                    0x7fffffffL
#define GPIOPAD_PD_EN__GPIO_PD_EN_MASK                  0x7fffffffL
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK         0x00000001L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK        0x00000400L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK        0x00000800L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK        0x00001000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK        0x00002000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK        0x00004000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK        0x00008000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK        0x00010000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK        0x00020000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK        0x00040000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK        0x00080000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK         0x00000002L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK        0x00100000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK        0x00200000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK        0x00400000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK        0x00800000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK        0x01000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK        0x02000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK        0x04000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK        0x08000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK        0x10000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK        0x20000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK         0x00000004L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK        0x40000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK         0x00000008L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK         0x00000010L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK         0x00000020L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK         0x00000040L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK         0x00000080L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK         0x00000100L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK         0x00000200L
#define GPIOPAD_PU_EN__GPIO_PU_EN_MASK                  0x7fffffffL
#define GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL_MASK            0x7fffffffL
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SN_MASK         0x0000000fL
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SP_MASK         0x000000f0L
#define GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK           0x00000001L
#define GPIOPAD_Y__GPIO_Y_MASK                          0x7fffffffL
#define GPU_GARLIC_FLUSH_DONE__CP0_MASK__CI__VI         0x00000001L
#define GPU_GARLIC_FLUSH_DONE__CP1_MASK__CI__VI         0x00000002L
#define GPU_GARLIC_FLUSH_DONE__CP2_MASK__CI__VI         0x00000004L
#define GPU_GARLIC_FLUSH_DONE__CP3_MASK__CI__VI         0x00000008L
#define GPU_GARLIC_FLUSH_DONE__CP4_MASK__CI__VI         0x00000010L
#define GPU_GARLIC_FLUSH_DONE__CP5_MASK__CI__VI         0x00000020L
#define GPU_GARLIC_FLUSH_DONE__CP6_MASK__CI__VI         0x00000040L
#define GPU_GARLIC_FLUSH_DONE__CP7_MASK__CI__VI         0x00000080L
#define GPU_GARLIC_FLUSH_DONE__CP8_MASK__CI__VI         0x00000100L
#define GPU_GARLIC_FLUSH_DONE__CP9_MASK__CI__VI         0x00000200L
#define GPU_GARLIC_FLUSH_DONE__SDMA0_MASK__CI__VI       0x00000400L
#define GPU_GARLIC_FLUSH_DONE__SDMA1_MASK__CI__VI       0x00000800L
#define GPU_GARLIC_FLUSH_REQ__CP0_MASK__CI__VI          0x00000001L
#define GPU_GARLIC_FLUSH_REQ__CP1_MASK__CI__VI          0x00000002L
#define GPU_GARLIC_FLUSH_REQ__CP2_MASK__CI__VI          0x00000004L
#define GPU_GARLIC_FLUSH_REQ__CP3_MASK__CI__VI          0x00000008L
#define GPU_GARLIC_FLUSH_REQ__CP4_MASK__CI__VI          0x00000010L
#define GPU_GARLIC_FLUSH_REQ__CP5_MASK__CI__VI          0x00000020L
#define GPU_GARLIC_FLUSH_REQ__CP6_MASK__CI__VI          0x00000040L
#define GPU_GARLIC_FLUSH_REQ__CP7_MASK__CI__VI          0x00000080L
#define GPU_GARLIC_FLUSH_REQ__CP8_MASK__CI__VI          0x00000100L
#define GPU_GARLIC_FLUSH_REQ__CP9_MASK__CI__VI          0x00000200L
#define GPU_GARLIC_FLUSH_REQ__SDMA0_MASK__CI__VI        0x00000400L
#define GPU_GARLIC_FLUSH_REQ__SDMA1_MASK__CI__VI        0x00000800L
#define GPU_HDP_FLUSH_DONE__CP0_MASK__CI__VI            0x00000001L
#define GPU_HDP_FLUSH_DONE__CP1_MASK__CI__VI            0x00000002L
#define GPU_HDP_FLUSH_DONE__CP2_MASK__CI__VI            0x00000004L
#define GPU_HDP_FLUSH_DONE__CP3_MASK__CI__VI            0x00000008L
#define GPU_HDP_FLUSH_DONE__CP4_MASK__CI__VI            0x00000010L
#define GPU_HDP_FLUSH_DONE__CP5_MASK__CI__VI            0x00000020L
#define GPU_HDP_FLUSH_DONE__CP6_MASK__CI__VI            0x00000040L
#define GPU_HDP_FLUSH_DONE__CP7_MASK__CI__VI            0x00000080L
#define GPU_HDP_FLUSH_DONE__CP8_MASK__CI__VI            0x00000100L
#define GPU_HDP_FLUSH_DONE__CP9_MASK__CI__VI            0x00000200L
#define GPU_HDP_FLUSH_DONE__SDMA0_MASK__CI__VI          0x00000400L
#define GPU_HDP_FLUSH_DONE__SDMA1_MASK__CI__VI          0x00000800L
#define GPU_HDP_FLUSH_REQ__CP0_MASK__CI__VI             0x00000001L
#define GPU_HDP_FLUSH_REQ__CP1_MASK__CI__VI             0x00000002L
#define GPU_HDP_FLUSH_REQ__CP2_MASK__CI__VI             0x00000004L
#define GPU_HDP_FLUSH_REQ__CP3_MASK__CI__VI             0x00000008L
#define GPU_HDP_FLUSH_REQ__CP4_MASK__CI__VI             0x00000010L
#define GPU_HDP_FLUSH_REQ__CP5_MASK__CI__VI             0x00000020L
#define GPU_HDP_FLUSH_REQ__CP6_MASK__CI__VI             0x00000040L
#define GPU_HDP_FLUSH_REQ__CP7_MASK__CI__VI             0x00000080L
#define GPU_HDP_FLUSH_REQ__CP8_MASK__CI__VI             0x00000100L
#define GPU_HDP_FLUSH_REQ__CP9_MASK__CI__VI             0x00000200L
#define GPU_HDP_FLUSH_REQ__SDMA0_MASK__CI__VI           0x00000400L
#define GPU_HDP_FLUSH_REQ__SDMA1_MASK__CI__VI           0x00000800L
#define GRA00__GRPH_SET_RESET0_MASK__SI__VI             0x00000001L
#define GRA00__GRPH_SET_RESET1_MASK__SI__VI             0x00000002L
#define GRA00__GRPH_SET_RESET2_MASK__SI__VI             0x00000004L
#define GRA00__GRPH_SET_RESET3_MASK__SI__VI             0x00000008L
#define GRA01__GRPH_SET_RESET_ENA0_MASK__SI__VI         0x00000001L
#define GRA01__GRPH_SET_RESET_ENA1_MASK__SI__VI         0x00000002L
#define GRA01__GRPH_SET_RESET_ENA2_MASK__SI__VI         0x00000004L
#define GRA01__GRPH_SET_RESET_ENA3_MASK__SI__VI         0x00000008L
#define GRA02__GRPH_CCOMP_MASK__SI__VI                  0x0000000fL
#define GRA03__GRPH_FN_SEL_MASK__SI__VI                 0x00000018L
#define GRA03__GRPH_ROTATE_MASK__SI__VI                 0x00000007L
#define GRA04__GRPH_RMAP_MASK__SI__VI                   0x00000003L
#define GRA05__CGA_ODDEVEN_MASK__SI__VI                 0x00000010L
#define GRA05__GRPH_OES_MASK__SI__VI                    0x00000020L
#define GRA05__GRPH_PACK_MASK__SI__VI                   0x00000040L
#define GRA05__GRPH_READ1_MASK__SI__VI                  0x00000008L
#define GRA05__GRPH_WRITE_MODE_MASK__SI__VI             0x00000003L
#define GRA06__GRPH_ADRSEL_MASK__SI__VI                 0x0000000cL
#define GRA06__GRPH_GRAPHICS_MASK__SI__VI               0x00000001L
#define GRA06__GRPH_ODDEVEN_MASK__SI__VI                0x00000002L
#define GRA07__GRPH_XCARE0_MASK__SI__VI                 0x00000001L
#define GRA07__GRPH_XCARE1_MASK__SI__VI                 0x00000002L
#define GRA07__GRPH_XCARE2_MASK__SI__VI                 0x00000004L
#define GRA07__GRPH_XCARE3_MASK__SI__VI                 0x00000008L
#define GRA08__GRPH_BMSK_MASK__SI__VI                   0x000000ffL
#define GRBM_CAM_DATA__CAM_ADDR_MASK                    0x0000ffffL
#define GRBM_CAM_DATA__CAM_REMAPADDR_MASK               0xffff0000L
#define GRBM_CAM_INDEX__CAM_INDEX_MASK                  0x00000007L
#define GRBM_CNTL__READ_TIMEOUT_MASK                    0x000000ffL
#define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX_MASK          0x0000003fL
#define GRBM_DEBUG_DATA__DATA_MASK                      0xffffffffL
#define GRBM_DEBUG_SNAPSHOT__CPF_RDY_MASK__CI__VI       0x00000001L
#define GRBM_DEBUG_SNAPSHOT__CPG_RDY_MASK__CI__VI       0x00000002L
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK__CI__VI       0x00000020L
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK__SI           0x00000200L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000040L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00004000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000080L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00008000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000100L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00010000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000200L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00020000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000400L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00040000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000800L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00080000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00001000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00100000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00002000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00200000L
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY_MASK__CI__VI      0x00000004L
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY_MASK__SI          0x00000002L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY_MASK__CI__VI 0x00000008L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY_MASK__CI__VI 0x00000010L
#define GRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK           0x00000040L
#define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE_MASK      0x00001000L
#define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE_MASK          0x00000f00L
#define GRBM_DEBUG__IGNORE_FAO_MASK                     0x00000020L
#define GRBM_DEBUG__IGNORE_RDY_MASK                     0x00000002L
#define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK            0x00000080L
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK        0x00001f00L
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK      0x0000000fL
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK  0x40000000L
#define GRBM_GFX_INDEX__INSTANCE_INDEX_MASK             0x000000ffL
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK        0x80000000L
#define GRBM_GFX_INDEX__SE_INDEX_MASK                   0x00ff0000L
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK        0x20000000L
#define GRBM_GFX_INDEX__SH_INDEX_MASK                   0x0000ff00L
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK         0x00080000L
#define GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK            0x00000001L
#define GRBM_NOWHERE__DATA_MASK                         0xffffffffL
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK       0xffffffffL
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK       0xffffffffL
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK         0x0000003fL
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x10000000L
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK       0xffffffffL
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK       0xffffffffL
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK         0x0000003fL
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x10000000L
#define GRBM_PWR_CNTL__REQ_TYPE_MASK__SI__CI            0x0000000fL
#define GRBM_PWR_CNTL__RSP_TYPE_MASK__SI__CI            0x000000f0L
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK__CI__VI 0x00080000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK__CI__VI 0x00100000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK__CI__VI 0x00200000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK__CI__VI 0x00400000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK__CI__VI 0x00800000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK__CI__VI 0x01000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK__CI__VI 0x02000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK__CI__VI 0x04000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK__CI__VI 0x08000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK__CI__VI 0x10000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK__CI__VI 0x20000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK__CI__VI 0x40000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK__CI__VI 0x80000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK__CI__VI 0x00040000L
#define GRBM_READ_ERROR2__READ_REQUESTER_SRBM_MASK__CI__VI 0x00020000L
#define GRBM_READ_ERROR__READ_ADDRESS_MASK              0x0003fffcL
#define GRBM_READ_ERROR__READ_ERROR_MASK                0x80000000L
#define GRBM_READ_ERROR__READ_MEID_MASK__CI__VI         0x00c00000L
#define GRBM_READ_ERROR__READ_PIPEID_MASK__CI__VI       0x00300000L
#define GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK            0xffffffffL
#define GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK            0xffffffffL
#define GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK            0xffffffffL
#define GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK            0xffffffffL
#define GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK            0xffffffffL
#define GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK            0xffffffffL
#define GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK            0xffffffffL
#define GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK            0xffffffffL
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK    0xffffffffL
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK    0xffffffffL
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK      0x0000003fL
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00200000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00040000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000800L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00020000L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000400L
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00100000L
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00010000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00008000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00002000L
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00001000L
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00080000L
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00200000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00040000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000800L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00020000L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000400L
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00100000L
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00010000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00008000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00002000L
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00001000L
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00080000L
#define GRBM_SKEW_CNTL__SKEW_COUNT_MASK                 0x00000fc0L
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK         0x0000003fL
#define GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK__CI__VI    0x00040000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK__CI__VI    0x00020000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK__CI__VI    0x00080000L
#define GRBM_SOFT_RESET__SOFT_RESET_CP_MASK             0x00000001L
#define GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK__CI__VI    0x00010000L
#define GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK            0x00000004L
#define GRBM_STATUS2__CPC_BUSY_MASK__CI__VI             0x20000000L
#define GRBM_STATUS2__CPF_BUSY_MASK__CI__VI             0x10000000L
#define GRBM_STATUS2__CPG_BUSY_MASK__CI__VI             0x40000000L
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK__CI__VI 0x00000010L
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK__CI__VI 0x0000000fL
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK__CI__VI 0x00000020L
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK__CI__VI  0x00000040L
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK__CI__VI  0x00000080L
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK__CI__VI  0x00000100L
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK__CI__VI  0x00000200L
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK__CI__VI  0x00000400L
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK__CI__VI  0x00000800L
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK__CI__VI  0x00001000L
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK__CI__VI  0x00002000L
#define GRBM_STATUS2__RLC_BUSY_MASK__CI__VI             0x01000000L
#define GRBM_STATUS2__RLC_BUSY_MASK__SI                 0x00000100L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK__CI__VI       0x00004000L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK__SI           0x00000001L
#define GRBM_STATUS2__TC_BUSY_MASK__CI__VI              0x02000000L
#define GRBM_STATUS2__TC_BUSY_MASK__SI                  0x00000200L
#define GRBM_STATUS_SE0__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE0__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE0__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE0__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE0__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE0__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE0__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE0__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE0__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE0__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE0__VGT_BUSY_MASK                  0x00800000L
#define GRBM_STATUS_SE1__BCI_BUSY_MASK                  0x00400000L
#define GRBM_STATUS_SE1__CB_BUSY_MASK                   0x80000000L
#define GRBM_STATUS_SE1__CB_CLEAN_MASK                  0x00000004L
#define GRBM_STATUS_SE1__DB_BUSY_MASK                   0x40000000L
#define GRBM_STATUS_SE1__DB_CLEAN_MASK                  0x00000002L
#define GRBM_STATUS_SE1__PA_BUSY_MASK                   0x01000000L
#define GRBM_STATUS_SE1__SC_BUSY_MASK                   0x20000000L
#define GRBM_STATUS_SE1__SPI_BUSY_MASK                  0x08000000L
#define GRBM_STATUS_SE1__SX_BUSY_MASK                   0x04000000L
#define GRBM_STATUS_SE1__TA_BUSY_MASK                   0x02000000L
#define GRBM_STATUS_SE1__VGT_BUSY_MASK                  0x00800000L
#define GRBM_STATUS_SE2__BCI_BUSY_MASK__CI__VI          0x00400000L
#define GRBM_STATUS_SE2__CB_BUSY_MASK__CI__VI           0x80000000L
#define GRBM_STATUS_SE2__CB_CLEAN_MASK__CI__VI          0x00000004L
#define GRBM_STATUS_SE2__DB_BUSY_MASK__CI__VI           0x40000000L
#define GRBM_STATUS_SE2__DB_CLEAN_MASK__CI__VI          0x00000002L
#define GRBM_STATUS_SE2__PA_BUSY_MASK__CI__VI           0x01000000L
#define GRBM_STATUS_SE2__SC_BUSY_MASK__CI__VI           0x20000000L
#define GRBM_STATUS_SE2__SPI_BUSY_MASK__CI__VI          0x08000000L
#define GRBM_STATUS_SE2__SX_BUSY_MASK__CI__VI           0x04000000L
#define GRBM_STATUS_SE2__TA_BUSY_MASK__CI__VI           0x02000000L
#define GRBM_STATUS_SE2__VGT_BUSY_MASK__CI__VI          0x00800000L
#define GRBM_STATUS_SE3__BCI_BUSY_MASK__CI__VI          0x00400000L
#define GRBM_STATUS_SE3__CB_BUSY_MASK__CI__VI           0x80000000L
#define GRBM_STATUS_SE3__CB_CLEAN_MASK__CI__VI          0x00000004L
#define GRBM_STATUS_SE3__DB_BUSY_MASK__CI__VI           0x40000000L
#define GRBM_STATUS_SE3__DB_CLEAN_MASK__CI__VI          0x00000002L
#define GRBM_STATUS_SE3__PA_BUSY_MASK__CI__VI           0x01000000L
#define GRBM_STATUS_SE3__SC_BUSY_MASK__CI__VI           0x20000000L
#define GRBM_STATUS_SE3__SPI_BUSY_MASK__CI__VI          0x08000000L
#define GRBM_STATUS_SE3__SX_BUSY_MASK__CI__VI           0x04000000L
#define GRBM_STATUS_SE3__TA_BUSY_MASK__CI__VI           0x02000000L
#define GRBM_STATUS_SE3__VGT_BUSY_MASK__CI__VI          0x00800000L
#define GRBM_STATUS__BCI_BUSY_MASK                      0x00800000L
#define GRBM_STATUS__CB_BUSY_MASK                       0x40000000L
#define GRBM_STATUS__CB_CLEAN_MASK                      0x00002000L
#define GRBM_STATUS__CP_BUSY_MASK                       0x20000000L
#define GRBM_STATUS__CP_COHERENCY_BUSY_MASK             0x10000000L
#define GRBM_STATUS__DB_BUSY_MASK                       0x04000000L
#define GRBM_STATUS__DB_CLEAN_MASK                      0x00001000L
#define GRBM_STATUS__GDS_BUSY_MASK                      0x00008000L
#define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK            0x00000200L
#define GRBM_STATUS__GUI_ACTIVE_MASK                    0x80000000L
#define GRBM_STATUS__IA_BUSY_MASK                       0x00080000L
#define GRBM_STATUS__IA_BUSY_NO_DMA_MASK                0x00040000L
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK__CI__VI 0x00000080L
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK__CI__VI 0x0000000fL
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK__CI__VI 0x00000100L
#define GRBM_STATUS__PA_BUSY_MASK                       0x02000000L
#define GRBM_STATUS__SC_BUSY_MASK                       0x01000000L
#define GRBM_STATUS__SPI_BUSY_MASK                      0x00400000L
#define GRBM_STATUS__SRBM_RQ_PENDING_MASK               0x00000020L
#define GRBM_STATUS__SX_BUSY_MASK                       0x00100000L
#define GRBM_STATUS__TA_BUSY_MASK                       0x00004000L
#define GRBM_STATUS__VGT_BUSY_MASK                      0x00020000L
#define GRBM_STATUS__WD_BUSY_MASK__CI__VI               0x00200000L
#define GRBM_STATUS__WD_BUSY_NO_DMA_MASK__CI__VI        0x00010000L
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK    0x000000ffL
#define GRPH8_DATA__GRPH_DATA_MASK__SI__VI              0x000000ffL
#define GRPH8_IDX__GRPH_IDX_MASK__SI__VI                0x0000000fL
#define GRPH_COMPRESS_PITCH__GRPH_COMPRESS_PITCH_MASK__SI__VI 0x0001ffc0L
#define GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define GRPH_COMPRESS_SURFACE_ADDRESS__GRPH_COMPRESS_SURFACE_ADDRESS_MASK__SI__VI 0xffffff00L
#define GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE_MASK__SI__VI 0x00010000L
#define GRPH_CONTROL__GRPH_ARRAY_MODE_MASK__SI__VI      0x00f00000L
#define GRPH_CONTROL__GRPH_DEPTH_MASK__SI__VI           0x00000003L
#define GRPH_CONTROL__GRPH_FORMAT_MASK__SI__VI          0x00000700L
#define GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE_MASK__SI__VI 0x00020000L
#define GRPH_CONTROL__GRPH_Z_MASK__SI__VI               0x00000030L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES_MASK__SI__VI 0x00000700L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_RESET_MASK__SI__VI   0x00000001L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE_MASK__SI__VI    0x00000070L
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK_MASK__SI__VI 0x00000200L
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG_MASK__SI__VI 0x00000100L
#define GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES_MASK__SI__VI 0x0000000fL
#define GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES_MASK__SI__VI 0x000000f0L
#define GRPH_ENABLE__GRPH_ENABLE_MASK__SI__VI           0x00000001L
#define GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN_MASK__SI__VI 0x00000001L
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK__SI__VI 0x00000001L
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE_MASK__SI__VI 0x00000100L
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK__SI__VI 0x00000100L
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK__SI__VI 0x00000001L
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_MASK__SI__VI 0x00010000L
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_EN_MASK__SI__VI 0x00000100L
#define GRPH_PITCH__GRPH_PITCH_MASK__SI                 0x00003fffL
#define GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_DFQ_ENABLE_MASK__SI__VI 0x00000001L
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK__SI__VI 0xffffff00L
#define GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_DFQ_ENABLE_MASK__SI__VI 0x00000001L
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK__SI__VI 0xffffff00L
#define GRPH_SURFACE_ADDRESS_HIGH_INUSE__GRPH_SURFACE_ADDRESS_HIGH_INUSE_MASK__SI__VI 0x000000ffL
#define GRPH_SURFACE_ADDRESS_INUSE__GRPH_SURFACE_ADDRESS_INUSE_MASK__SI__VI 0xffffff00L
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X_MASK__SI 0x00001fffL
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y_MASK__SI 0x00001fffL
#define GRPH_SWAP_CNTL__GRPH_ALPHA_CROSSBAR_MASK__SI__VI 0x00000c00L
#define GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR_MASK__SI__VI 0x00000300L
#define GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP_MASK__SI__VI   0x00000003L
#define GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR_MASK__SI__VI 0x000000c0L
#define GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR_MASK__SI__VI  0x00000030L
#define GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE_MASK__SI__VI 0x01000000L
#define GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING_MASK__SI__VI 0x00000001L
#define GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN_MASK__SI__VI 0x00000002L
#define GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_MASK__SI__VI 0x10000000L
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING_MASK__SI__VI 0x00000004L
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN_MASK__SI__VI 0x00000008L
#define GRPH_UPDATE__GRPH_UPDATE_LOCK_MASK__SI__VI      0x00010000L
#define GRPH_X_END__GRPH_X_END_MASK__SI                 0x00003fffL
#define GRPH_X_START__GRPH_X_START_MASK__SI             0x00001fffL
#define GRPH_Y_END__GRPH_Y_END_MASK__SI                 0x00003fffL
#define GRPH_Y_START__GRPH_Y_START_MASK__SI             0x00001fffL
#define HDMI_ACR_32_0__HDMI_ACR_CTS_32_MASK__SI__VI     0xfffff000L
#define HDMI_ACR_32_1__HDMI_ACR_N_32_MASK__SI__VI       0x000fffffL
#define HDMI_ACR_44_0__HDMI_ACR_CTS_44_MASK__SI__VI     0xfffff000L
#define HDMI_ACR_44_1__HDMI_ACR_N_44_MASK__SI__VI       0x000fffffL
#define HDMI_ACR_48_0__HDMI_ACR_CTS_48_MASK__SI__VI     0xfffff000L
#define HDMI_ACR_48_1__HDMI_ACR_N_48_MASK__SI__VI       0x000fffffL
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUDIO_PRIORITY_MASK__SI__VI 0x80000000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK__SI__VI 0x00001000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_CONT_MASK__SI__VI 0x00000002L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE_MASK__SI__VI 0x00070000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SELECT_MASK__SI__VI 0x00000030L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SEND_MASK__SI__VI 0x00000001L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE_MASK__SI__VI 0x00000100L
#define HDMI_ACR_STATUS_0__HDMI_ACR_CTS_MASK__SI__VI    0xfffff000L
#define HDMI_ACR_STATUS_1__HDMI_ACR_N_MASK__SI__VI      0x000fffffL
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN_MASK__SI__VI 0x00000030L
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE_MASK__SI__VI 0x001f0000L
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_SEND_MAX_PACKETS_MASK__SI__VI 0x00000100L
#define HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH_MASK__SI__VI 0x30000000L
#define HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK__SI__VI 0x01000000L
#define HDMI_CONTROL__HDMI_ERROR_ACK_MASK__SI__VI       0x00000100L
#define HDMI_CONTROL__HDMI_ERROR_MASK_MASK__SI__VI      0x00000200L
#define HDMI_CONTROL__HDMI_KEEPOUT_MODE_MASK__SI__VI    0x00000001L
#define HDMI_CONTROL__HDMI_PACKET_GEN_VERSION_MASK__SI__VI 0x00000010L
#define HDMI_GC__HDMI_DEFAULT_PHASE_MASK__SI__VI        0x00000010L
#define HDMI_GC__HDMI_GC_AVMUTE_CONT_MASK__SI__VI       0x00000004L
#define HDMI_GC__HDMI_GC_AVMUTE_MASK__SI__VI            0x00000001L
#define HDMI_GC__HDMI_PACKING_PHASE_MASK__SI__VI        0x00000f00L
#define HDMI_GC__HDMI_PACKING_PHASE_OVERRIDE_MASK__SI__VI 0x00001000L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT_MASK__SI__VI 0x00000020L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND_MASK__SI__VI 0x00000010L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT_MASK__SI__VI 0x00000002L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK__SI__VI 0x00000001L
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_CONT_MASK__SI__VI 0x00000200L
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_SEND_MASK__SI__VI 0x00000100L
#define HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE_MASK__SI__VI 0x00003f00L
#define HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE_MASK__SI__VI 0x0000003fL
#define HDMI_INFOFRAME_CONTROL1__HDMI_MPEG_INFO_LINE_MASK__SI__VI 0x003f0000L
#define HDMI_STATUS__HDMI_ACTIVE_AVMUTE_MASK__SI__VI    0x00000001L
#define HDMI_STATUS__HDMI_AUDIO_PACKET_ERROR_MASK__SI__VI 0x00010000L
#define HDMI_STATUS__HDMI_ERROR_INT_MASK__SI__VI        0x08000000L
#define HDMI_STATUS__HDMI_VBI_PACKET_ERROR_MASK__SI__VI 0x00100000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT_MASK__SI__VI 0x00000020L
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND_MASK__SI__VI 0x00000010L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_CONT_MASK__SI__VI 0x00000200L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_LINE_MASK__SI__VI 0x003f0000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_SEND_MASK__SI__VI 0x00000100L
#define HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK__SI__VI 0x00000001L
#define HDP_HOST_PATH_CNTL__ALL_SURFACES_DIS_MASK       0x20000000L
#define HDP_HOST_PATH_CNTL__BIF_RDRET_CREDIT_MASK       0x00000007L
#define HDP_HOST_PATH_CNTL__CACHE_INVALIDATE_MASK       0x00400000L
#define HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK       0x00800000L
#define HDP_HOST_PATH_CNTL__LIN_RD_CACHE_DIS_MASK       0x80000000L
#define HDP_HOST_PATH_CNTL__MC_WRREQ_CREDIT_MASK        0x000001f8L
#define HDP_HOST_PATH_CNTL__RD_STALL_TIMER_MASK         0x00001800L
#define HDP_HOST_PATH_CNTL__REG_CLK_ENABLE_COUNT_MASK   0x0f000000L
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_EN_MASK       0x00200000L
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER_MASK    0x00180000L
#define HDP_HOST_PATH_CNTL__WRITE_THROUGH_CACHE_DIS_MASK 0x40000000L
#define HDP_HOST_PATH_CNTL__WR_STALL_TIMER_MASK         0x00000600L
#define HDP_LAST_SURFACE_HIT__LAST_SURFACE_HIT_MASK     0x0000003fL
#define HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR_MASK 0x00000001L
#define HDP_NONSURFACE_BASE__NONSURF_BASE_MASK          0x0fffffffL
#define HDP_NONSURFACE_INFO__NONSURF_ADDR_TYPE_MASK     0x00000001L
#define HDP_NONSURFACE_INFO__NONSURF_ARRAY_MODE_MASK    0x0000001eL
#define HDP_NONSURFACE_INFO__NONSURF_ENDIAN_MASK        0x00000060L
#define HDP_NONSURFACE_INFO__NONSURF_PIXEL_SIZE_MASK    0x00000380L
#define HDP_NONSURFACE_INFO__NONSURF_PRIV_MASK          0x00008000L
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_NUM_MASK    0x00001c00L
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_SIZE_MASK   0x00006000L
#define HDP_NONSURFACE_INFO__NONSURF_TILE_COMPACT_MASK  0x00010000L
#define HDP_NONSURFACE_SIZE__NONSURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_NONSURFACE_SIZE__NONSURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_NONSURF_FLAGS_CLR__NONSURF_READ_FLAG_CLR_MASK 0x00000002L
#define HDP_NONSURF_FLAGS_CLR__NONSURF_WRITE_FLAG_CLR_MASK 0x00000001L
#define HDP_NONSURF_FLAGS__NONSURF_READ_FLAG_MASK       0x00000002L
#define HDP_NONSURF_FLAGS__NONSURF_WRITE_FLAG_MASK      0x00000001L
#define HDP_OUTSTANDING_REQ__READ_REQ_MASK              0x0000ff00L
#define HDP_OUTSTANDING_REQ__WRITE_REQ_MASK             0x000000ffL
#define HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR_MASK 0x00000001L
#define HDP_SC_MULTI_CHIP_CNTL__LOG2_NUM_CHIPS_MASK     0x00000007L
#define HDP_SC_MULTI_CHIP_CNTL__MULTI_CHIP_TILE_SIZE_MASK 0x00000018L
#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK             0xffffffffL
#define HDP_TILING_CONFIG__BANK_SWAPS_MASK              0x00003800L
#define HDP_TILING_CONFIG__BANK_TILING_MASK             0x00000030L
#define HDP_TILING_CONFIG__GROUP_SIZE_MASK              0x000000c0L
#define HDP_TILING_CONFIG__PIPE_TILING_MASK             0x0000000eL
#define HDP_TILING_CONFIG__ROW_TILING_MASK              0x00000700L
#define HDP_TILING_CONFIG__SAMPLE_SPLIT_MASK            0x0000c000L
#define HDP_XDP_BUSY_STS__BUSY_BITS_MASK                0x0000ffffL
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_0_ON_DELAY_MASK 0x0000000fL
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_1_OFF_DELAY_MASK 0x00000ff0L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_2_RSVD_MASK 0x3ffff000L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_3_SOFT_CORE_OVERRIDE_MASK 0x40000000L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_4_SOFT_REG_OVERRIDE_MASK 0x80000000L
#define HDP_XDP_CHKN__CHKN_0_RSVD_MASK                  0x000000ffL
#define HDP_XDP_CHKN__CHKN_1_RSVD_MASK                  0x0000ff00L
#define HDP_XDP_CHKN__CHKN_2_RSVD_MASK                  0x00ff0000L
#define HDP_XDP_CHKN__CHKN_3_RSVD_MASK                  0xff000000L
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_ADDR_MASK 0x0000ffffL
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_BAR_NUM_MASK 0x00700000L
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_FLUSH_NUM_MASK 0x000f0000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_ALTER_FLUSH_NUM_MASK 0x00040000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_FLUSH_NUM_MASK     0x0000000fL
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ADDR_SEL_MASK  0x00000700L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ENC_DATA_MASK  0x000000f0L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_0_MASK        0x00080000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_1_MASK        0x00100000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_HOST_MASK     0x00010000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_SIDE_MASK     0x00020000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_XPB_CLG_MASK       0x0000f800L
#define HDP_XDP_D2H_RSVD_10__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_11__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_12__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_13__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_14__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_15__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_16__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_17__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_18__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_19__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_20__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_21__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_22__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_23__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_24__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_25__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_26__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_27__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_28__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_29__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_30__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_31__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_32__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_33__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_34__RESERVED_MASK              0xffffffffL
#define HDP_XDP_D2H_RSVD_3__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_4__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_5__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_6__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_7__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_8__RESERVED_MASK               0xffffffffL
#define HDP_XDP_D2H_RSVD_9__RESERVED_MASK               0xffffffffL
#define HDP_XDP_DBG_ADDR__CTRL_MASK                     0xffff0000L
#define HDP_XDP_DBG_ADDR__STS_MASK                      0x0000ffffL
#define HDP_XDP_DBG_DATA__CTRL_MASK                     0xffff0000L
#define HDP_XDP_DBG_DATA__STS_MASK                      0x0000ffffL
#define HDP_XDP_DBG_MASK__CTRL_MASK                     0xffff0000L
#define HDP_XDP_DBG_MASK__STS_MASK                      0x0000ffffL
#define HDP_XDP_DIRECT2HDP_FIRST__RESERVED_MASK         0xffffffffL
#define HDP_XDP_DIRECT2HDP_LAST__RESERVED_MASK          0xffffffffL
#define HDP_XDP_FLUSH_ARMED_STS__FLUSH_ARMED_STS_MASK   0xffffffffL
#define HDP_XDP_FLUSH_CNTR0_STS__FLUSH_CNTR0_STS_MASK   0x03ffffffL
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_INVERSE_PEER_TAG_MATCHING_MASK 0x00001000L
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_SYS_FIFO_DEPTH_OVERRIDE_MASK 0x0000003fL
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_XDP_FIFO_DEPTH_OVERRIDE_MASK 0x00000fc0L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_PRIV_MASK 0x00000001L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SWAP_MASK 0x00000006L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_TRAN_MASK 0x00000008L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_PRIV_MASK 0x00000001L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_SWAP_MASK 0x00000006L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_TRAN_MASK 0x00000008L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_MC_STALL_ON_BUF_FULL_MASK_MASK 0x00700000L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_PRIV_MASK 0x00000010L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_SWAP_MASK 0x00000060L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_TRAN_MASK 0x00000080L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XDP_HIGHER_PRI_THRESH_MASK 0x000fc000L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XL8R_WRREQ_CRD_OVERRIDE_MASK 0x00003f00L
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_EN_MASK     0x00000001L
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER_MASK  0x00000006L
#define HDP_XDP_P2P_BAR0__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR0__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR0__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR1__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR1__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR1__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR2__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR2__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR2__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR3__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR3__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR3__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR4__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR4__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR4__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR5__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR5__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR5__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR6__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR6__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR6__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR7__ADDR_MASK                     0x0000ffffL
#define HDP_XDP_P2P_BAR7__FLUSH_MASK                    0x000f0000L
#define HDP_XDP_P2P_BAR7__VALID_MASK                    0x00100000L
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_ADDR_SIZE_MASK 0x0000000fL
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_BAR_FROM_MASK  0x00000030L
#define HDP_XDP_P2P_MBX_ADDR0__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR0__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR1__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR1__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR2__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR2__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR3__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR3__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR4__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR4__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR5__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR5__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_ADDR6__ADDR_MASK                0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR6__VALID_MASK               0x00000001L
#define HDP_XDP_P2P_MBX_OFFSET__P2P_MBX_OFFSET_MASK     0x00003fffL
#define HDP_XDP_SID_CFG__SID_CFG_FLNUM_MSB_SEL_MASK     0x00000018L
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_EN_MASK     0x00000001L
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_TIMER_MASK  0x00000006L
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_ENABLE_COUNT_MASK 0x0000003fL
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_GATING_DIS_MASK 0x00000040L
#define HDP_XDP_SRBM_CFG__SRBM_CFG_WAKE_DYN_CLK_MASK    0x00000080L
#define HDP_XDP_STICKY__STICKY_STS_MASK                 0x0000ffffL
#define HDP_XDP_STICKY__STICKY_W1C_MASK                 0xffff0000L
#define HEADER__DEVICE_TYPE_MASK                        0x00000080L
#define HEADER__HEADER_TYPE_MASK                        0x0000007fL
#define HFS_SEED0__RESERVED_MASK                        0xffffffffL
#define HFS_SEED1__RESERVED_MASK                        0xffffffffL
#define HFS_SEED2__RESERVED_MASK                        0xffffffffL
#define HFS_SEED3__RESERVED_MASK                        0xffffffffL
#define HOST_BUSNUM__HOST_ID_MASK__CI__VI               0x0000ffffL
#define HOST_BUSNUM__HOST_ID_MASK__SI                   0x000000ffL
#define HW_DEBUG__HW_00_DEBUG_MASK                      0x00000001L
#define HW_DEBUG__HW_01_DEBUG_MASK                      0x00000002L
#define HW_DEBUG__HW_02_DEBUG_MASK                      0x00000004L
#define HW_DEBUG__HW_03_DEBUG_MASK                      0x00000008L
#define HW_DEBUG__HW_04_DEBUG_MASK                      0x00000010L
#define HW_DEBUG__HW_05_DEBUG_MASK                      0x00000020L
#define HW_DEBUG__HW_06_DEBUG_MASK                      0x00000040L
#define HW_DEBUG__HW_07_DEBUG_MASK                      0x00000080L
#define HW_DEBUG__HW_08_DEBUG_MASK                      0x00000100L
#define HW_DEBUG__HW_09_DEBUG_MASK                      0x00000200L
#define HW_DEBUG__HW_10_DEBUG_MASK                      0x00000400L
#define HW_DEBUG__HW_11_DEBUG_MASK                      0x00000800L
#define HW_DEBUG__HW_12_DEBUG_MASK                      0x00001000L
#define HW_DEBUG__HW_13_DEBUG_MASK                      0x00002000L
#define HW_DEBUG__HW_14_DEBUG_MASK                      0x00004000L
#define HW_DEBUG__HW_15_DEBUG_MASK                      0x00008000L
#define HW_DEBUG__HW_16_DEBUG_MASK                      0x00010000L
#define HW_DEBUG__HW_17_DEBUG_MASK                      0x00020000L
#define HW_DEBUG__HW_18_DEBUG_MASK                      0x00040000L
#define HW_DEBUG__HW_19_DEBUG_MASK                      0x00080000L
#define HW_DEBUG__HW_20_DEBUG_MASK                      0x00100000L
#define HW_DEBUG__HW_21_DEBUG_MASK                      0x00200000L
#define HW_DEBUG__HW_22_DEBUG_MASK                      0x00400000L
#define HW_DEBUG__HW_23_DEBUG_MASK                      0x00800000L
#define HW_DEBUG__HW_24_DEBUG_MASK                      0x01000000L
#define HW_DEBUG__HW_25_DEBUG_MASK                      0x02000000L
#define HW_DEBUG__HW_26_DEBUG_MASK                      0x04000000L
#define HW_DEBUG__HW_27_DEBUG_MASK                      0x08000000L
#define HW_DEBUG__HW_28_DEBUG_MASK                      0x10000000L
#define HW_DEBUG__HW_29_DEBUG_MASK                      0x20000000L
#define HW_DEBUG__HW_30_DEBUG_MASK                      0x40000000L
#define HW_DEBUG__HW_31_DEBUG_MASK                      0x80000000L
#define IA_CNTL_STATUS__IA_ADC_BUSY_MASK                0x00000010L
#define IA_CNTL_STATUS__IA_BUSY_MASK                    0x00000001L
#define IA_CNTL_STATUS__IA_DMA_BUSY_MASK                0x00000002L
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK            0x00000004L
#define IA_CNTL_STATUS__IA_GRP_BUSY_MASK                0x00000008L
#define IA_DEBUG_CNTL__IA_DEBUG_INDX_MASK               0x0000003fL
#define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B_MASK          0x00000040L
#define IA_DEBUG_DATA__DATA_MASK                        0xffffffffL
#define IA_DEBUG_REG0__SPARE0_MASK__CI__VI              0x00000010L
#define IA_DEBUG_REG0__SPARE1_MASK__CI__VI              0x00000200L
#define IA_DEBUG_REG0__SPARE2_MASK__CI__VI              0x00ffc000L
#define IA_DEBUG_REG0__SPARE3_MASK__CI__VI              0x04000000L
#define IA_DEBUG_REG0__SPARE3_MASK__SI                  0x00100000L
#define IA_DEBUG_REG0__SPARE4_MASK__CI__VI              0x08000000L
#define IA_DEBUG_REG0__SPARE5_MASK__CI__VI              0x40000000L
#define IA_DEBUG_REG0__SPARE6_MASK__CI__VI              0x80000000L
#define IA_DEBUG_REG0__core_clk_busy_MASK__CI__VI       0x02000000L
#define IA_DEBUG_REG0__core_clk_busy_MASK__SI           0x04000000L
#define IA_DEBUG_REG0__dma_busy_MASK                    0x00000040L
#define IA_DEBUG_REG0__dma_grp_hp_valid_MASK__CI__VI    0x00001000L
#define IA_DEBUG_REG0__dma_grp_valid_MASK               0x00000400L
#define IA_DEBUG_REG0__dma_req_busy_MASK__CI__VI        0x00000020L
#define IA_DEBUG_REG0__grp_busy_MASK                    0x00000100L
#define IA_DEBUG_REG0__grp_dma_hp_read_MASK__CI__VI     0x00002000L
#define IA_DEBUG_REG0__grp_dma_read_MASK                0x00000800L
#define IA_DEBUG_REG0__ia_busy_MASK                     0x00000004L
#define IA_DEBUG_REG0__ia_busy_extended_MASK            0x00000001L
#define IA_DEBUG_REG0__ia_nodma_busy_MASK               0x00000008L
#define IA_DEBUG_REG0__ia_nodma_busy_extended_MASK      0x00000002L
#define IA_DEBUG_REG0__mc_xl8r_busy_MASK                0x00000080L
#define IA_DEBUG_REG0__reg_clk_busy_MASK                0x01000000L
#define IA_DEBUG_REG0__sclk_core_vld_MASK               0x20000000L
#define IA_DEBUG_REG0__sclk_reg_vld_MASK                0x10000000L
#define IA_DEBUG_REG1__current_data_valid_MASK__CI__VI  0x10000000L
#define IA_DEBUG_REG1__discard_1st_chunk_MASK__CI__VI   0x00000100L
#define IA_DEBUG_REG1__discard_2nd_chunk_MASK__CI__VI   0x00000200L
#define IA_DEBUG_REG1__dma_buf_type_q_MASK__CI__VI      0x00000060L
#define IA_DEBUG_REG1__dma_data_fifo_empty_q_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG1__dma_data_fifo_full_MASK__CI__VI  0x00008000L
#define IA_DEBUG_REG1__dma_grp_valid_MASK__CI__VI       0x04000000L
#define IA_DEBUG_REG1__dma_input_fifo_empty_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG1__dma_input_fifo_full_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG1__dma_mask_fifo_empty_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG1__dma_mask_fifo_we_MASK__CI__VI    0x40000000L
#define IA_DEBUG_REG1__dma_rdreq_dr_q_MASK__CI__VI      0x00000008L
#define IA_DEBUG_REG1__dma_req_fifo_empty_MASK__CI__VI  0x00010000L
#define IA_DEBUG_REG1__dma_req_fifo_full_MASK__CI__VI   0x00020000L
#define IA_DEBUG_REG1__dma_req_path_q_MASK__CI__VI      0x00000080L
#define IA_DEBUG_REG1__dma_ret_data_we_q_MASK__CI__VI   0x80000000L
#define IA_DEBUG_REG1__dma_skid_fifo_empty_MASK__CI__VI 0x01000000L
#define IA_DEBUG_REG1__dma_skid_fifo_full_MASK__CI__VI  0x02000000L
#define IA_DEBUG_REG1__dma_tc_ret_sel_q_MASK__CI__VI    0x00000800L
#define IA_DEBUG_REG1__dma_zero_indices_q_MASK__CI__VI  0x00000010L
#define IA_DEBUG_REG1__grp_dma_read_MASK__CI__VI        0x08000000L
#define IA_DEBUG_REG1__last_rdreq_in_dma_op_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG1__out_of_range_r2_q_MASK__CI__VI   0x20000000L
#define IA_DEBUG_REG1__second_tc_ret_data_q_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG1__stage2_dr_MASK__CI__VI           0x00040000L
#define IA_DEBUG_REG1__stage2_rtr_MASK__CI__VI          0x00080000L
#define IA_DEBUG_REG1__stage3_dr_MASK__CI__VI           0x00100000L
#define IA_DEBUG_REG1__stage3_rtr_MASK__CI__VI          0x00200000L
#define IA_DEBUG_REG1__stage4_dr_MASK__CI__VI           0x00400000L
#define IA_DEBUG_REG1__stage4_rtr_MASK__CI__VI          0x00800000L
#define IA_DEBUG_REG1__start_new_packet_MASK__CI__VI    0x00000004L
#define IA_DEBUG_REG2__hp_current_data_valid_MASK__CI__VI 0x10000000L
#define IA_DEBUG_REG2__hp_discard_1st_chunk_MASK__CI__VI 0x00000100L
#define IA_DEBUG_REG2__hp_discard_2nd_chunk_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG2__hp_dma_buf_type_q_MASK__CI__VI   0x00000060L
#define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG2__hp_dma_data_fifo_full_MASK__CI__VI 0x00008000L
#define IA_DEBUG_REG2__hp_dma_grp_valid_MASK__CI__VI    0x04000000L
#define IA_DEBUG_REG2__hp_dma_input_fifo_empty_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG2__hp_dma_input_fifo_full_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_empty_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG2__hp_dma_rdreq_dr_q_MASK__CI__VI   0x00000008L
#define IA_DEBUG_REG2__hp_dma_req_fifo_empty_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG2__hp_dma_req_fifo_full_MASK__CI__VI 0x00020000L
#define IA_DEBUG_REG2__hp_dma_req_path_q_MASK__CI__VI   0x00000080L
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty_MASK__CI__VI 0x01000000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full_MASK__CI__VI 0x02000000L
#define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q_MASK__CI__VI 0x00000800L
#define IA_DEBUG_REG2__hp_dma_zero_indices_q_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG2__hp_grp_dma_read_MASK__CI__VI     0x08000000L
#define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG2__hp_out_of_range_r2_q_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG2__hp_second_tc_ret_data_q_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG2__hp_stage2_dr_MASK__CI__VI        0x00040000L
#define IA_DEBUG_REG2__hp_stage2_rtr_MASK__CI__VI       0x00080000L
#define IA_DEBUG_REG2__hp_stage3_dr_MASK__CI__VI        0x00100000L
#define IA_DEBUG_REG2__hp_stage3_rtr_MASK__CI__VI       0x00200000L
#define IA_DEBUG_REG2__hp_stage4_dr_MASK__CI__VI        0x00400000L
#define IA_DEBUG_REG2__hp_stage4_rtr_MASK__CI__VI       0x00800000L
#define IA_DEBUG_REG2__hp_start_new_packet_MASK__CI__VI 0x00000004L
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG3__discard_1st_chunk_MASK__CI__VI   0x04000000L
#define IA_DEBUG_REG3__discard_2nd_chunk_MASK__CI__VI   0x08000000L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out_MASK__CI__VI 0x00000008L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out_MASK__CI__VI 0x00000004L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out_MASK__CI__VI 0x00000800L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid_MASK__CI__VI 0x00000100L
#define IA_DEBUG_REG3__dma_rdreq_send_out_MASK__CI__VI  0x00008000L
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0_MASK__CI__VI 0x00000020L
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q_MASK__CI__VI   0x00002000L
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q_MASK__CI__VI   0x00040000L
#define IA_DEBUG_REG3__last_tc_req_p1_MASK__CI__VI      0x10000000L
#define IA_DEBUG_REG3__mc_out_rtr_MASK__CI__VI          0x00004000L
#define IA_DEBUG_REG3__must_service_pipe0_req_MASK__CI__VI 0x00000040L
#define IA_DEBUG_REG3__pair0_valid_p1_MASK__CI__VI      0x00100000L
#define IA_DEBUG_REG3__pair1_valid_p1_MASK__CI__VI      0x00200000L
#define IA_DEBUG_REG3__pair2_valid_p1_MASK__CI__VI      0x00400000L
#define IA_DEBUG_REG3__pair3_valid_p1_MASK__CI__VI      0x00800000L
#define IA_DEBUG_REG3__pipe0_dr_MASK__CI__VI            0x00010000L
#define IA_DEBUG_REG3__pipe0_rtr_MASK__CI__VI           0x00020000L
#define IA_DEBUG_REG3__send_pipe1_req_MASK__CI__VI      0x00000080L
#define IA_DEBUG_REG3__tc_out_rtr_MASK__CI__VI          0x00080000L
#define IA_DEBUG_REG3__tc_req_count_q_MASK__CI__VI      0x03000000L
#define IA_DEBUG_REG4__current_shift_is_vect1_q_MASK    0x80000000L
#define IA_DEBUG_REG4__di_event_flag_p1_q_MASK          0x00100000L
#define IA_DEBUG_REG4__di_first_group_of_draw_q_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG4__di_major_mode_p1_q_MASK__CI__VI  0x00010000L
#define IA_DEBUG_REG4__di_source_select_p1_q_MASK       0x0c000000L
#define IA_DEBUG_REG4__di_state_sel_p1_q_MASK           0x00e00000L
#define IA_DEBUG_REG4__draw_opaq_active_q_MASK          0x02000000L
#define IA_DEBUG_REG4__draw_opaq_en_p1_q_MASK           0x01000000L
#define IA_DEBUG_REG4__grp_se0_fifo_empty_MASK          0x00000040L
#define IA_DEBUG_REG4__grp_se0_fifo_full_MASK           0x00000080L
#define IA_DEBUG_REG4__gs_mode_p1_q_MASK                0x000e0000L
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q_MASK        0x00008000L
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q_MASK           0x00004000L
#define IA_DEBUG_REG4__last_shift_of_draw_MASK__CI__VI  0x40000000L
#define IA_DEBUG_REG4__pipe0_dr_MASK                    0x00000001L
#define IA_DEBUG_REG4__pipe0_rtr_MASK                   0x00000100L
#define IA_DEBUG_REG4__pipe1_dr_MASK                    0x00000002L
#define IA_DEBUG_REG4__pipe1_rtr_MASK                   0x00000200L
#define IA_DEBUG_REG4__pipe2_dr_MASK                    0x00000004L
#define IA_DEBUG_REG4__pipe2_rtr_MASK                   0x00000400L
#define IA_DEBUG_REG4__pipe3_dr_MASK                    0x00000008L
#define IA_DEBUG_REG4__pipe3_rtr_MASK                   0x00000800L
#define IA_DEBUG_REG4__pipe4_dr_MASK                    0x00000010L
#define IA_DEBUG_REG4__pipe4_rtr_MASK                   0x00001000L
#define IA_DEBUG_REG4__pipe5_dr_MASK                    0x00000020L
#define IA_DEBUG_REG4__pipe5_rtr_MASK                   0x00002000L
#define IA_DEBUG_REG4__ready_to_read_di_MASK            0x10000000L
#define IA_DEBUG_REG5__di_index_counter_q_15_0_MASK     0x0000ffffL
#define IA_DEBUG_REG5__draw_input_fifo_empty_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG5__draw_input_fifo_full_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG5__instanceid_13_0_MASK__CI__VI     0x3fff0000L
#define IA_DEBUG_REG6__after_group_partial_MASK__CI__VI 0x00400000L
#define IA_DEBUG_REG6__curr_prim_partial_MASK           0x00008000L
#define IA_DEBUG_REG6__current_shift_q_MASK             0x0000000fL
#define IA_DEBUG_REG6__current_stride_pre_MASK          0x000000f0L
#define IA_DEBUG_REG6__current_stride_q_MASK            0x00001f00L
#define IA_DEBUG_REG6__extract_group_MASK               0x00800000L
#define IA_DEBUG_REG6__first_group_partial_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG6__grp_shift_debug_data_MASK__CI__VI 0xff000000L
#define IA_DEBUG_REG6__next_group_partial_MASK__CI__VI  0x00200000L
#define IA_DEBUG_REG6__next_stride_q_MASK               0x001f0000L
#define IA_DEBUG_REG6__second_group_partial_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG7__indx_shift_is_one_p2_q_MASK      0x02000000L
#define IA_DEBUG_REG7__indx_shift_is_two_p2_q_MASK      0x04000000L
#define IA_DEBUG_REG7__indx_stride_is_four_p2_q_MASK    0x08000000L
#define IA_DEBUG_REG7__last_group_of_draw_p2_q_MASK__CI__VI 0x00800000L
#define IA_DEBUG_REG7__num_indx_in_group_p2_q_MASK      0x00700000L
#define IA_DEBUG_REG7__reset_indx_state_q_MASK          0x0000000fL
#define IA_DEBUG_REG7__shift_event_flag_p2_q_MASK       0x01000000L
#define IA_DEBUG_REG7__shift_prim0_partial_p3_q_MASK    0x80000000L
#define IA_DEBUG_REG7__shift_prim0_reset_p3_q_MASK      0x40000000L
#define IA_DEBUG_REG7__shift_prim1_partial_p3_q_MASK    0x20000000L
#define IA_DEBUG_REG7__shift_prim1_reset_p3_q_MASK      0x10000000L
#define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q_MASK 0x0000f000L
#define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q_MASK 0x000f0000L
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q_MASK__CI__VI 0x00000f00L
#define IA_DEBUG_REG7__shift_vect_valid_p2_q_MASK       0x000000f0L
#define IA_DEBUG_REG8__di_prim_type_p1_q_MASK           0x0000001fL
#define IA_DEBUG_REG8__grp_components_valid_MASK        0xf0000000L
#define IA_DEBUG_REG8__grp_continued_MASK               0x00000800L
#define IA_DEBUG_REG8__grp_eop_MASK                     0x02000000L
#define IA_DEBUG_REG8__grp_eopg_MASK                    0x04000000L
#define IA_DEBUG_REG8__grp_event_flag_MASK              0x08000000L
#define IA_DEBUG_REG8__grp_null_primitive_MASK          0x01000000L
#define IA_DEBUG_REG8__grp_output_path_MASK             0x00e00000L
#define IA_DEBUG_REG8__grp_state_sel_MASK               0x00007000L
#define IA_DEBUG_REG8__grp_sub_prim_type_MASK           0x001f8000L
#define IA_DEBUG_REG8__last_group_of_inst_p5_q_MASK     0x00000100L
#define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q_MASK  0x00000400L
#define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q_MASK  0x00000200L
#define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q_MASK 0x00000080L
#define IA_DEBUG_REG8__two_cycle_xfer_p1_q_MASK         0x00000020L
#define IA_DEBUG_REG8__two_prim_input_p1_q_MASK         0x00000040L
#define IA_DEBUG_REG9__SPARE0_MASK__CI__VI              0x00004000L
#define IA_DEBUG_REG9__SPARE1_MASK__CI__VI              0x00008000L
#define IA_DEBUG_REG9__eopg_between_prims_p6_MASK       0x00000400L
#define IA_DEBUG_REG9__eopg_on_last_prim_p6_MASK        0x00000200L
#define IA_DEBUG_REG9__gfx_se_switch_p6_MASK            0x00000002L
#define IA_DEBUG_REG9__grp_se1_fifo_empty_MASK__CI__VI  0x00040000L
#define IA_DEBUG_REG9__grp_se1_fifo_full_MASK__CI__VI   0x00080000L
#define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6_MASK      0x00000008L
#define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6_MASK      0x00000004L
#define IA_DEBUG_REG9__prim0_eoi_p6_MASK                0x00000020L
#define IA_DEBUG_REG9__prim0_valid_eopg_p6_MASK         0x00000080L
#define IA_DEBUG_REG9__prim1_eoi_p6_MASK                0x00000010L
#define IA_DEBUG_REG9__prim1_to_other_se_p6_MASK        0x00000100L
#define IA_DEBUG_REG9__prim1_valid_eopg_p6_MASK         0x00000040L
#define IA_DEBUG_REG9__prim1_xfer_p6_MASK               0x00020000L
#define IA_DEBUG_REG9__prim_count_eq_group_size_p6_MASK 0x00000800L
#define IA_DEBUG_REG9__prim_count_gt_group_size_p6_MASK 0x00001000L
#define IA_DEBUG_REG9__prim_counter_q_MASK__CI__VI      0xfff00000L
#define IA_DEBUG_REG9__prim_counter_q_MASK__SI          0xfffc0000L
#define IA_DEBUG_REG9__send_to_se1_p6_MASK__CI__VI      0x00000001L
#define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG9__two_prim_output_p5_q_MASK__CI__VI 0x00002000L
#define IA_ENHANCE__MISC_MASK                           0xffffffffL
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK     0x00040000L
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK     0x00010000L
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK         0x0000ffffL
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK          0x00080000L
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK          0x00020000L
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK__CI__VI 0x00100000L
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI  0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI   0x000003ffL
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI       0x000000ffL
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000000ffL
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK          0xf0000000L
#define IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK           0x000000ffL
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK          0xf0000000L
#define IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK           0x000000ffL
#define IA_VMID_OVERRIDE__ENABLE_MASK__SI__CI           0x00000001L
#define IA_VMID_OVERRIDE__VMID_MASK__SI__CI             0x0000001eL
#define IDDCCIF02_DBG_DCCIF_C__DBG_DCCIF_C_MASK__SI__VI 0xffffffffL
#define IDDCCIF04_DBG_DCCIF_E__DBG_DCCIF_E_MASK__SI__VI 0xffffffffL
#define IDDCCIF05_DBG_DCCIF_F__DBG_DCCIF_F_MASK__SI__VI 0xffffffffL
#define IH_ADVFAULT_CNTL__NUM_FAULTS_DROPPED_MASK__SI__CI 0x0000ff00L
#define IH_ADVFAULT_CNTL__WAIT_TIMER_MASK__SI__CI       0x3fff0000L
#define IH_ADVFAULT_CNTL__WATERMARK_ENABLE_MASK__SI__CI 0x00000008L
#define IH_ADVFAULT_CNTL__WATERMARK_MASK__SI__CI        0x00000007L
#define IH_ADVFAULT_CNTL__WATERMARK_REACHED_MASK__SI__CI 0x00000010L
#define IH_CNTL__CLIENT_FIFO_HIGHWATER_MASK             0x00000300L
#define IH_CNTL__ENABLE_INTR_MASK                       0x00000001L
#define IH_CNTL__MC_FIFO_HIGHWATER_MASK                 0x00007c00L
#define IH_CNTL__MC_SWAP_MASK                           0x00000006L
#define IH_CNTL__MC_TRAN_MASK__SI__CI                   0x00000008L
#define IH_CNTL__MC_VMID_MASK__CI__VI                   0x1e000000L
#define IH_CNTL__MC_WRREQ_CREDIT_MASK                   0x000f8000L
#define IH_CNTL__MC_WR_CLEAN_CNT_MASK                   0x01f00000L
#define IH_CNTL__RPTR_REARM_MASK                        0x00000010L
#define IH_LEVEL_STATUS__BIF_STATUS_MASK                0x00000010L
#define IH_LEVEL_STATUS__DC_STATUS_MASK                 0x00000001L
#define IH_LEVEL_STATUS__ROM_STATUS_MASK                0x00000004L
#define IH_LEVEL_STATUS__SRBM_STATUS_MASK               0x00000008L
#define IH_LEVEL_STATUS__XDMA_STATUS_MASK__CI__VI       0x00000020L
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define IH_PERFMON_CNTL__CLEAR0_MASK__CI__VI            0x00000002L
#define IH_PERFMON_CNTL__CLEAR1_MASK__CI__VI            0x00000200L
#define IH_PERFMON_CNTL__ENABLE0_MASK__CI__VI           0x00000001L
#define IH_PERFMON_CNTL__ENABLE1_MASK__CI__VI           0x00000100L
#define IH_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI         0x000000fcL
#define IH_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI         0x0000fc00L
#define IH_RB_BASE__ADDR_MASK                           0xffffffffL
#define IH_RB_CNTL__RB_ENABLE_MASK                      0x00000001L
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE_MASK           0x00000040L
#define IH_RB_CNTL__RB_GPU_TS_ENABLE_MASK               0x00000080L
#define IH_RB_CNTL__RB_SIZE_MASK                        0x0000003eL
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK            0x80000000L
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK           0x00010000L
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK          0x00000100L
#define IH_RB_CNTL__WPTR_WRITEBACK_TIMER_MASK           0x00003e00L
#define IH_RB_RPTR__OFFSET_MASK                         0x0003fffcL
#define IH_RB_WPTR_ADDR_HI__ADDR_MASK                   0x000000ffL
#define IH_RB_WPTR_ADDR_LO__ADDR_MASK                   0xfffffffcL
#define IH_RB_WPTR__OFFSET_MASK                         0x0003fffcL
#define IH_RB_WPTR__RB_OVERFLOW_MASK                    0x00000001L
#define IH_STATUS__BIF_INTERRUPT_LINE_MASK              0x00000400L
#define IH_STATUS__IDLE_MASK                            0x00000001L
#define IH_STATUS__INPUT_IDLE_MASK                      0x00000002L
#define IH_STATUS__MC_WR_CLEAN_PENDING_MASK             0x00000100L
#define IH_STATUS__MC_WR_CLEAN_STALL_MASK               0x00000200L
#define IH_STATUS__MC_WR_IDLE_MASK                      0x00000040L
#define IH_STATUS__MC_WR_STALL_MASK                     0x00000080L
#define IH_STATUS__RB_FULL_DRAIN_MASK                   0x00000010L
#define IH_STATUS__RB_FULL_MASK                         0x00000008L
#define IH_STATUS__RB_IDLE_MASK                         0x00000004L
#define IH_STATUS__RB_OVERFLOW_MASK                     0x00000020L
#define IH_VMID_0_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_10_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_11_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_12_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_13_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_14_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_15_LUT__PASID_MASK__CI__VI              0x0000ffffL
#define IH_VMID_1_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_2_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_3_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_4_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_5_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_6_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_7_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_8_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IH_VMID_9_LUT__PASID_MASK__CI__VI               0x0000ffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE_MASK__SI__VI 0xffffffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE_MASK__SI__VI 0x0000ffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_CODEC_ADDRESS_MASK__SI__VI 0xf0000000L
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_VERB_AND_PAYLOAD_MASK__SI__VI 0x0fffffffL
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_COMMAND_BUSY_MASK__SI__VI 0x00000001L
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_RESULT_VALID_MASK__SI__VI 0x00000002L
#define IMMEDIATE_RESPONSE_INPUT_INTERFACE__IMMEDIATE_RESPONSE_READ_MASK__SI__VI 0xffffffffL
#define IMPCTL_RESET__IMP_SW_RESET_MASK__CI__VI         0x00000001L
#define INPUT_PAYLOAD_CAPABILITY__INPUT_PAYLOAD_CAPABILITY_MASK__SI__VI 0x0000ffffL
#define INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR_MASK          0xffffffffL
#define INTERRUPT_CNTL__GEN_GPIO_INT_EN_MASK            0x00001e00L
#define INTERRUPT_CNTL__GEN_IH_INT_EN_MASK              0x00000100L
#define INTERRUPT_CNTL__IH_DUMMY_RD_EN_MASK             0x00000002L
#define INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK       0x00000001L
#define INTERRUPT_CNTL__IH_INTR_DLY_CNTR_MASK           0x000000f0L
#define INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK         0x00000008L
#define INTERRUPT_CNTL__SELECT_INT_GPIO_OUTPUT_MASK     0x00006000L
#define INTERRUPT_CONTROL__CONTROLLER_INTERRUPT_ENABLE_MASK__SI__VI 0x40000000L
#define INTERRUPT_CONTROL__GLOBAL_INTERRUPT_ENABLE_MASK__SI__VI 0x80000000L
#define INTERRUPT_CONTROL__OUTPUT_STREAM_0_INTERRUPT_ENABLE_MASK__SI 0x00000001L
#define INTERRUPT_LINE__INTERRUPT_LINE_MASK             0x000000ffL
#define INTERRUPT_PIN__INTERRUPT_PIN_MASK               0x000000ffL
#define INTERRUPT_STATUS__CONTROLLER_INTERRUPT_STATUS_MASK__SI__VI 0x40000000L
#define INTERRUPT_STATUS__GLOBAL_INTERRUPT_STATUS_MASK__SI__VI 0x80000000L
#define INTERRUPT_STATUS__OUTPUT_STREAM_0_INTERRUPT_STATUS_MASK__SI 0x00000001L
#define KEFUSE0__RESERVED_MASK                          0xffffffffL
#define KEFUSE1__RESERVED_MASK                          0xffffffffL
#define KEFUSE2__RESERVED_MASK                          0xffffffffL
#define KEFUSE3__RESERVED_MASK                          0xffffffffL
#define KHFS0__RESERVED_MASK                            0xffffffffL
#define KHFS1__RESERVED_MASK                            0xffffffffL
#define KHFS2__RESERVED_MASK                            0xffffffffL
#define KHFS3__RESERVED_MASK                            0xffffffffL
#define KSESSION0__RESERVED_MASK                        0xffffffffL
#define KSESSION1__RESERVED_MASK                        0xffffffffL
#define KSESSION2__RESERVED_MASK                        0xffffffffL
#define KSESSION3__RESERVED_MASK                        0xffffffffL
#define KSIG0__RESERVED_MASK                            0xffffffffL
#define KSIG1__RESERVED_MASK                            0xffffffffL
#define KSIG2__RESERVED_MASK                            0xffffffffL
#define KSIG3__RESERVED_MASK                            0xffffffffL
#define LATENCY__LATENCY_TIMER_MASK                     0x000000ffL
#define LB_DEBUG__LB_DEBUG_MASK__SI__VI                 0xffffffffL
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL_MASK__SI__VI 0x00000003L
#define LB_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define LCAC_CPL_CNTL__CPL_BLOCK_ID_MASK__CI__VI        0x003e0000L
#define LCAC_CPL_CNTL__CPL_ENABLE_MASK__CI__VI          0x00000001L
#define LCAC_CPL_CNTL__CPL_SIGNAL_ID_MASK__CI__VI       0x3fc00000L
#define LCAC_CPL_CNTL__CPL_THRESHOLD_MASK__CI__VI       0x0001fffeL
#define LCAC_CPL_OVR_SEL__CPL_OVR_SEL_MASK__CI__VI      0xffffffffL
#define LCAC_CPL_OVR_VAL__CPL_OVR_VAL_MASK__CI__VI      0xffffffffL
#define LCAC_MC0_CNTL__MC0_BLOCK_ID_MASK__CI__VI        0x003e0000L
#define LCAC_MC0_CNTL__MC0_ENABLE_MASK                  0x00000001L
#define LCAC_MC0_CNTL__MC0_SIGNAL_ID_MASK__CI__VI       0x3fc00000L
#define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK               0x0001fffeL
#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL_MASK              0xffffffffL
#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL_MASK              0xffffffffL
#define LCAC_MC1_CNTL__MC1_BLOCK_ID_MASK__CI__VI        0x003e0000L
#define LCAC_MC1_CNTL__MC1_ENABLE_MASK                  0x00000001L
#define LCAC_MC1_CNTL__MC1_SIGNAL_ID_MASK__CI__VI       0x3fc00000L
#define LCAC_MC1_CNTL__MC1_THRESHOLD_MASK               0x0001fffeL
#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL_MASK              0xffffffffL
#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL_MASK              0xffffffffL
#define LCAC_MC2_CNTL__MC2_BLOCK_ID_MASK__CI__VI        0x003e0000L
#define LCAC_MC2_CNTL__MC2_ENABLE_MASK                  0x00000001L
#define LCAC_MC2_CNTL__MC2_SIGNAL_ID_MASK__CI__VI       0x3fc00000L
#define LCAC_MC2_CNTL__MC2_THRESHOLD_MASK               0x0001fffeL
#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL_MASK              0xffffffffL
#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL_MASK              0xffffffffL
#define LCAC_MC3_CNTL__MC3_BLOCK_ID_MASK__CI__VI        0x003e0000L
#define LCAC_MC3_CNTL__MC3_ENABLE_MASK                  0x00000001L
#define LCAC_MC3_CNTL__MC3_SIGNAL_ID_MASK__CI__VI       0x3fc00000L
#define LCAC_MC3_CNTL__MC3_THRESHOLD_MASK               0x0001fffeL
#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL_MASK              0xffffffffL
#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL_MASK              0xffffffffL
#define LCAC_MC4_CNTL__MC4_ENABLE_MASK__SI__VI          0x00000001L
#define LCAC_MC4_CNTL__MC4_THRESHOLD_MASK__SI__VI       0x0001fffeL
#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL_MASK__SI__VI      0xffffffffL
#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL_MASK__SI__VI      0xffffffffL
#define LCAC_MC5_CNTL__MC5_ENABLE_MASK__SI__VI          0x00000001L
#define LCAC_MC5_CNTL__MC5_THRESHOLD_MASK__SI__VI       0x0001fffeL
#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL_MASK__SI__VI      0xffffffffL
#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL_MASK__SI__VI      0xffffffffL
#define LCAC_SX0_CNTL__SX0_BLOCK_ID_MASK__CI            0x003e0000L
#define LCAC_SX0_CNTL__SX0_ENABLE_MASK__CI              0x00000001L
#define LCAC_SX0_CNTL__SX0_SIGNAL_ID_MASK__CI           0x3fc00000L
#define LCAC_SX0_CNTL__SX0_THRESHOLD_MASK__CI           0x0001fffeL
#define LCAC_SX0_OVR_SEL__SX0_OVR_SEL_MASK__CI          0xffffffffL
#define LCAC_SX0_OVR_VAL__SX0_OVR_VAL_MASK__CI          0xffffffffL
#define LCLK_DEEP_SLEEP_CNTL2__BIF_CG_LCLK_BUSY_MASK_MASK__CI__VI 0x00000002L
#define LCLK_DEEP_SLEEP_CNTL2__DMAACTIVE_MASK_MASK__CI__VI 0x00100000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUBIF_IDLE_MASK_MASK__CI__VI 0x00001000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPPSB_IDLE_MASK_MASK__CI__VI 0x00000800L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPP_IDLE_MASK_MASK__CI__VI 0x00000400L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUINTGEN_IDLE_MASK_MASK__CI__VI 0x00002000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMU_SMU_IDLE_MASK_MASK__CI__VI 0x00000004L
#define LCLK_DEEP_SLEEP_CNTL2__L2IMU_IDLE_MASK_MASK__CI__VI 0x00004000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_ACK_MASK_MASK__CI__VI 0x00020000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_MASK_MASK__CI__VI 0x00010000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_ACK_MASK_MASK__CI__VI 0x00080000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_MASK_MASK__CI__VI 0x00040000L
#define LCLK_DEEP_SLEEP_CNTL2__ORB_IDLE_MASK_MASK__CI__VI 0x00008000L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE1_MASK_MASK__CI__VI 0x00000040L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE2_MASK_MASK__CI__VI 0x00000080L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE3_MASK_MASK__CI__VI 0x00000100L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE4_MASK_MASK__CI__VI 0x00000200L
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_MASK__CI        0xffe00000L
#define LCLK_DEEP_SLEEP_CNTL2__RFE_BUSY_MASK_MASK__CI__VI 0x00000001L
#define LCLK_DEEP_SLEEP_CNTL2__SCLK_RUNNING_MASK_MASK__CI__VI 0x00000010L
#define LCLK_DEEP_SLEEP_CNTL2__SMU_BUSY_MASK_MASK__CI__VI 0x00000020L
#define LCLK_DEEP_SLEEP_CNTL__DIV_ID_MASK__CI__VI       0x00000007L
#define LCLK_DEEP_SLEEP_CNTL__ENABLE_DS_MASK__CI__VI    0x80000000L
#define LCLK_DEEP_SLEEP_CNTL__HYSTERESIS_MASK__CI__VI   0x0000fff0L
#define LCLK_DEEP_SLEEP_CNTL__RAMP_DIS_MASK__CI__VI     0x00000008L
#define LINK_CAP2__CROSSLINK_SUPPORTED_MASK__CI__VI     0x00000100L
#define LINK_CAP2__RESERVED_MASK__CI__VI                0xfffffe00L
#define LINK_CAP2__RESERVED_MASK__SI                    0xffffffffL
#define LINK_CAP2__SUPPORTED_LINK_SPEED_MASK__CI__VI    0x000000feL
#define LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE_MASK__CI__VI 0x00400000L
#define LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK           0x00040000L
#define LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE_MASK      0x00100000L
#define LINK_CAP__L0S_EXIT_LATENCY_MASK                 0x00007000L
#define LINK_CAP__L1_EXIT_LATENCY_MASK                  0x00038000L
#define LINK_CAP__LINK_BW_NOTIFICATION_CAP_MASK         0x00200000L
#define LINK_CAP__LINK_SPEED_MASK                       0x0000000fL
#define LINK_CAP__LINK_WIDTH_MASK                       0x000003f0L
#define LINK_CAP__PM_SUPPORT_MASK                       0x00000c00L
#define LINK_CAP__PORT_NUMBER_MASK                      0xff000000L
#define LINK_CAP__SURPRISE_DOWN_ERR_REPORTING_MASK      0x00080000L
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK__CI__VI  0x0000f000L
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK__SI      0x00001000L
#define LINK_CNTL2__COMPLIANCE_SOS_MASK                 0x00000800L
#define LINK_CNTL2__ENTER_COMPLIANCE_MASK               0x00000010L
#define LINK_CNTL2__ENTER_MOD_COMPLIANCE_MASK           0x00000400L
#define LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK    0x00000020L
#define LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK          0x00000040L
#define LINK_CNTL2__TARGET_LINK_SPEED_MASK              0x0000000fL
#define LINK_CNTL2__XMIT_MARGIN_MASK                    0x00000380L
#define LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN_MASK       0x00000100L
#define LINK_CNTL__COMMON_CLOCK_CFG_MASK                0x00000040L
#define LINK_CNTL__EXTENDED_SYNC_MASK                   0x00000080L
#define LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE_MASK     0x00000200L
#define LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN_MASK       0x00000800L
#define LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN_MASK       0x00000400L
#define LINK_CNTL__LINK_DIS_MASK                        0x00000010L
#define LINK_CNTL__PM_CONTROL_MASK                      0x00000003L
#define LINK_CNTL__READ_CPL_BOUNDARY_MASK               0x00000008L
#define LINK_CNTL__RETRAIN_LINK_MASK                    0x00000020L
#define LINK_STATUS2__CUR_DEEMPHASIS_LEVEL_MASK         0x00000001L
#define LINK_STATUS2__EQUALIZATION_COMPLETE_MASK__CI__VI 0x00000002L
#define LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS_MASK__CI__VI 0x00000004L
#define LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS_MASK__CI__VI 0x00000008L
#define LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS_MASK__CI__VI 0x00000010L
#define LINK_STATUS2__LINK_EQUALIZATION_REQUEST_MASK__CI__VI 0x00000020L
#define LINK_STATUS__CURRENT_LINK_SPEED_MASK            0x0000000fL
#define LINK_STATUS__DL_ACTIVE_MASK                     0x00002000L
#define LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS_MASK     0x00008000L
#define LINK_STATUS__LINK_BW_MANAGEMENT_STATUS_MASK     0x00004000L
#define LINK_STATUS__LINK_TRAINING_MASK                 0x00000800L
#define LINK_STATUS__NEGOTIATED_LINK_WIDTH_MASK         0x000003f0L
#define LINK_STATUS__SLOT_CLOCK_CFG_MASK                0x00001000L
#define LNCNT_CONTROL__LNCNT_ACC_MODE_MASK__CI          0x00000001L
#define LNCNT_CONTROL__LNCNT_REF_TIMEBASE_MASK__CI      0x00000006L
#define LVDS_DATA_CNTL__LVDS_24BIT_ENABLE_MASK__SI__VI  0x00000001L
#define LVDS_DATA_CNTL__LVDS_24BIT_FORMAT_MASK__SI__VI  0x00000010L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_DE_MASK__SI__VI   0x00000100L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_HS_MASK__SI__VI   0x00000400L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_VS_MASK__SI__VI   0x00000200L
#define LVDS_DATA_CNTL__LVDS_2ND_LINK_CNTL_BITS_MASK__SI__VI 0x00007000L
#define LVDS_DATA_CNTL__LVDS_DTMG_POL_MASK__SI__VI      0x00040000L
#define LVDS_DATA_CNTL__LVDS_FP_POL_MASK__SI__VI        0x00010000L
#define LVDS_DATA_CNTL__LVDS_LP_POL_MASK__SI__VI        0x00020000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_MASK__SI__VI      0x01000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_OVRD_MASK__SI__VI 0x02000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_POL_MASK__SI__VI  0x04000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK__SI__VI     0x00010000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_OVRD_MASK__SI__VI 0x00020000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL_MASK__SI__VI 0x00040000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_EN_MASK__SI__VI 0x00000002L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_EN_MASK__SI__VI 0x00000001L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_TARGET_STATE_MASK__SI__VI 0x00000010L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_MASK__SI__VI    0x00000100L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_OVRD_MASK__SI__VI 0x00000200L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL_MASK__SI__VI 0x00000400L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY1_MASK__SI__VI 0x00ff0000L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK__SI__VI 0xff000000L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY1_MASK__SI__VI 0x000000ffL
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY2_MASK__SI__VI 0x0000ff00L
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_MIN_LENGTH_MASK__SI__VI 0x000000ffL
#define LVTMA_PWRSEQ_REF_DIV__BL_PWM_REF_DIV_MASK__SI__VI 0xffff0000L
#define LVTMA_PWRSEQ_REF_DIV__LVTMA_PWRSEQ_REF_DIV_MASK__SI__VI 0x00000fffL
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON_MASK__SI__VI 0x00000008L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK__SI__VI 0x00000002L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DONE_MASK__SI__VI 0x00000010L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_STATE_MASK__SI__VI 0x00000f00L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_SYNCEN_MASK__SI__VI 0x00000004L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_TARGET_STATE_R_MASK__SI__VI 0x00000001L
#define LX0__RESERVED_MASK                              0xffffffffL
#define LX1__RESERVED_MASK                              0xffffffffL
#define LX2__RESERVED_MASK                              0xffffffffL
#define LX3__RESERVED_MASK                              0xffffffffL
#define MAJOR_VERSION__MAJOR_VERSION_MASK__SI__VI       0x000000ffL
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE0_MASK__SI__VI 0x000000ffL
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE1_MASK__SI__VI 0x0000ff00L
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE2_MASK__SI__VI 0x00ff0000L
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE3_MASK__SI__VI 0xff000000L
#define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK__SI__VI 0x00000001L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE0_MASK__SI__VI 0x000000ffL
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE1_MASK__SI__VI 0x0000ff00L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE2_MASK__SI__VI 0x00ff0000L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE3_MASK__SI__VI 0xff000000L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE0_MASK__SI__VI 0x000000ffL
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE1_MASK__SI__VI 0x0000ff00L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE2_MASK__SI__VI 0x00ff0000L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE3_MASK__SI__VI 0xff000000L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE0_MASK__SI__VI 0x000000ffL
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE1_MASK__SI__VI 0x0000ff00L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE2_MASK__SI__VI 0x00ff0000L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE3_MASK__SI__VI 0xff000000L
#define MASTER_CREDIT_CNTL__BIF_AZ_RDRET_CREDIT_MASK    0x003f0000L
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT_MASK__CI__VI 0x0000007fL
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT_MASK__SI 0x0000003fL
#define MASTER_UPDATE_LOCK__MASTER_UPDATE_LOCK_MASK__SI__VI 0x00000001L
#define MASTER_UPDATE_MODE__MASTER_UPDATE_INTERLACED_MODE_MASK__SI__VI 0x00030000L
#define MASTER_UPDATE_MODE__MASTER_UPDATE_MODE_MASK__SI__VI 0x00000007L
#define MAX_LATENCY__MAX_LAT_MASK                       0x000000ffL
#define MCIF_CONTROL__ADDRESS_TRANSLATION_ENABLE_MASK__SI__VI 0x00000010L
#define MCIF_CONTROL__LOW_READ_URG_LEVEL_MASK__SI__VI   0x00ff0000L
#define MCIF_CONTROL__MCIF_BUFF_SIZE_MASK__SI__VI       0x00000003L
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_ENABLE_MASK__SI__VI 0x40000000L
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK__SI__VI 0x80000000L
#define MCIF_CONTROL__MC_CLEAN_DEASSERT_LATENCY_MASK__SI__VI 0x3f000000L
#define MCIF_CONTROL__PRIVILEGED_ACCESS_ENABLE_MASK__SI__VI 0x00000100L
#define MCIF_TEST_DEBUG_DATA__MCIF_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define MCIF_WRITE_COMBINE_CONTROL__MCIF_WRITE_COMBINE_TIMEOUT_MASK__SI__VI 0x000000ffL
#define MCIF_WRITE_COMBINE_CONTROL__VIP_WRITE_COMBINE_TIMEOUT_MASK__SI__VI 0x0000ff00L
#define MCLK_PWRMGT_CNTL__DLL_READY_MASK__SI__CI        0x00000040L
#define MCLK_PWRMGT_CNTL__DLL_READY_READ_MASK__SI__CI   0x01000000L
#define MCLK_PWRMGT_CNTL__DLL_SPEED_MASK__SI__CI        0x0000001fL
#define MCLK_PWRMGT_CNTL__MC_INT_CNTL_MASK__SI__CI      0x00000080L
#define MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK__SI__CI      0x00000100L
#define MCLK_PWRMGT_CNTL__MRDCK0_RESET_MASK__SI__CI     0x00010000L
#define MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK__SI__CI      0x00000200L
#define MCLK_PWRMGT_CNTL__MRDCK1_RESET_MASK__SI__CI     0x00020000L
#define MC_ARB_ADDR_HASH__BANK_XOR_ENABLE_MASK          0x0000000fL
#define MC_ARB_ADDR_HASH__COL_XOR_MASK                  0x00000ff0L
#define MC_ARB_ADDR_HASH__ROW_XOR_MASK                  0x0ffff000L
#define MC_ARB_ADDR_SWIZ0__A10_MASK__CI__VI             0x00000f00L
#define MC_ARB_ADDR_SWIZ0__A11_MASK__CI__VI             0x0000f000L
#define MC_ARB_ADDR_SWIZ0__A12_MASK__CI__VI             0x000f0000L
#define MC_ARB_ADDR_SWIZ0__A13_MASK__CI__VI             0x00f00000L
#define MC_ARB_ADDR_SWIZ0__A14_MASK__CI__VI             0x0f000000L
#define MC_ARB_ADDR_SWIZ0__A15_MASK__CI__VI             0xf0000000L
#define MC_ARB_ADDR_SWIZ0__A8_MASK__CI__VI              0x0000000fL
#define MC_ARB_ADDR_SWIZ0__A9_MASK__CI__VI              0x000000f0L
#define MC_ARB_ADDR_SWIZ1__A16_MASK__CI__VI             0x0000000fL
#define MC_ARB_ADDR_SWIZ1__A17_MASK__CI__VI             0x000000f0L
#define MC_ARB_ADDR_SWIZ1__A18_MASK__CI__VI             0x00000f00L
#define MC_ARB_ADDR_SWIZ1__A19_MASK__CI__VI             0x0000f000L
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_RD_MASK__CI__VI   0x00070000L
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_WR_MASK__CI__VI   0x00380000L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP0_MASK__CI__VI   0x00000001L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP1_MASK__CI__VI   0x00000002L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP2_MASK__CI__VI   0x00000004L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP3_MASK__CI__VI   0x00000008L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP4_MASK__CI__VI   0x00000010L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP5_MASK__CI__VI   0x00000020L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP6_MASK__CI__VI   0x00000040L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP7_MASK__CI__VI   0x00000080L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP0_MASK__CI__VI   0x00000100L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK__CI__VI   0x00000200L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP2_MASK__CI__VI   0x00000400L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP3_MASK__CI__VI   0x00000800L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP4_MASK__CI__VI   0x00001000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP5_MASK__CI__VI   0x00002000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP6_MASK__CI__VI   0x00004000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP7_MASK__CI__VI   0x00008000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP0_MASK               0x01000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP1_MASK               0x02000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP2_MASK               0x04000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP3_MASK               0x08000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP4_MASK               0x10000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP5_MASK               0x20000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP6_MASK               0x40000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP7_MASK               0x80000000L
#define MC_ARB_AGE_RD__ENABLE_GROUP0_MASK               0x00010000L
#define MC_ARB_AGE_RD__ENABLE_GROUP1_MASK               0x00020000L
#define MC_ARB_AGE_RD__ENABLE_GROUP2_MASK               0x00040000L
#define MC_ARB_AGE_RD__ENABLE_GROUP3_MASK               0x00080000L
#define MC_ARB_AGE_RD__ENABLE_GROUP4_MASK               0x00100000L
#define MC_ARB_AGE_RD__ENABLE_GROUP5_MASK               0x00200000L
#define MC_ARB_AGE_RD__ENABLE_GROUP6_MASK               0x00400000L
#define MC_ARB_AGE_RD__ENABLE_GROUP7_MASK               0x00800000L
#define MC_ARB_AGE_RD__RATE_GROUP0_MASK                 0x00000003L
#define MC_ARB_AGE_RD__RATE_GROUP1_MASK                 0x0000000cL
#define MC_ARB_AGE_RD__RATE_GROUP2_MASK                 0x00000030L
#define MC_ARB_AGE_RD__RATE_GROUP3_MASK                 0x000000c0L
#define MC_ARB_AGE_RD__RATE_GROUP4_MASK                 0x00000300L
#define MC_ARB_AGE_RD__RATE_GROUP5_MASK                 0x00000c00L
#define MC_ARB_AGE_RD__RATE_GROUP6_MASK                 0x00003000L
#define MC_ARB_AGE_RD__RATE_GROUP7_MASK                 0x0000c000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP0_MASK               0x01000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP1_MASK               0x02000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP2_MASK               0x04000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP3_MASK               0x08000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP4_MASK               0x10000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP5_MASK               0x20000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP6_MASK               0x40000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP7_MASK               0x80000000L
#define MC_ARB_AGE_WR__ENABLE_GROUP0_MASK               0x00010000L
#define MC_ARB_AGE_WR__ENABLE_GROUP1_MASK               0x00020000L
#define MC_ARB_AGE_WR__ENABLE_GROUP2_MASK               0x00040000L
#define MC_ARB_AGE_WR__ENABLE_GROUP3_MASK               0x00080000L
#define MC_ARB_AGE_WR__ENABLE_GROUP4_MASK               0x00100000L
#define MC_ARB_AGE_WR__ENABLE_GROUP5_MASK               0x00200000L
#define MC_ARB_AGE_WR__ENABLE_GROUP6_MASK               0x00400000L
#define MC_ARB_AGE_WR__ENABLE_GROUP7_MASK               0x00800000L
#define MC_ARB_AGE_WR__RATE_GROUP0_MASK                 0x00000003L
#define MC_ARB_AGE_WR__RATE_GROUP1_MASK                 0x0000000cL
#define MC_ARB_AGE_WR__RATE_GROUP2_MASK                 0x00000030L
#define MC_ARB_AGE_WR__RATE_GROUP3_MASK                 0x000000c0L
#define MC_ARB_AGE_WR__RATE_GROUP4_MASK                 0x00000300L
#define MC_ARB_AGE_WR__RATE_GROUP5_MASK                 0x00000c00L
#define MC_ARB_AGE_WR__RATE_GROUP6_MASK                 0x00003000L
#define MC_ARB_AGE_WR__RATE_GROUP7_MASK                 0x0000c000L
#define MC_ARB_BANKMAP__BANK0_MASK                      0x0000000fL
#define MC_ARB_BANKMAP__BANK1_MASK                      0x000000f0L
#define MC_ARB_BANKMAP__BANK2_MASK                      0x00000f00L
#define MC_ARB_BANKMAP__BANK3_MASK                      0x0000f000L
#define MC_ARB_BANKMAP__RANK_MASK                       0x000f0000L
#define MC_ARB_BURST_TIME__STATE0_MASK                  0x0000001fL
#define MC_ARB_BURST_TIME__STATE1_MASK                  0x000003e0L
#define MC_ARB_BURST_TIME__STATE2_MASK                  0x00007c00L
#define MC_ARB_BURST_TIME__STATE3_MASK                  0x000f8000L
#define MC_ARB_BUSY_STATUS__GECC2_RD0_MASK__CI__VI      0x00100000L
#define MC_ARB_BUSY_STATUS__GECC2_RD1_MASK__CI__VI      0x00200000L
#define MC_ARB_BUSY_STATUS__GECC2_WR0_MASK__CI__VI      0x00400000L
#define MC_ARB_BUSY_STATUS__GECC2_WR1_MASK__CI__VI      0x00800000L
#define MC_ARB_BUSY_STATUS__HM_RD0_MASK__CI__VI         0x00000010L
#define MC_ARB_BUSY_STATUS__HM_RD1_MASK__CI__VI         0x00000020L
#define MC_ARB_BUSY_STATUS__HM_WR0_MASK__CI__VI         0x00000040L
#define MC_ARB_BUSY_STATUS__HM_WR1_MASK__CI__VI         0x00000080L
#define MC_ARB_BUSY_STATUS__LM_RD0_MASK__CI__VI         0x00000001L
#define MC_ARB_BUSY_STATUS__LM_RD1_MASK__CI__VI         0x00000002L
#define MC_ARB_BUSY_STATUS__LM_WR0_MASK__CI__VI         0x00000004L
#define MC_ARB_BUSY_STATUS__LM_WR1_MASK__CI__VI         0x00000008L
#define MC_ARB_BUSY_STATUS__POP0_MASK__CI__VI           0x00001000L
#define MC_ARB_BUSY_STATUS__POP1_MASK__CI__VI           0x00002000L
#define MC_ARB_BUSY_STATUS__RDRET0_MASK__CI__VI         0x00040000L
#define MC_ARB_BUSY_STATUS__RDRET1_MASK__CI__VI         0x00080000L
#define MC_ARB_BUSY_STATUS__REM_RD0_MASK__CI__VI        0x10000000L
#define MC_ARB_BUSY_STATUS__REM_RD1_MASK__CI__VI        0x20000000L
#define MC_ARB_BUSY_STATUS__REM_WR0_MASK__CI__VI        0x40000000L
#define MC_ARB_BUSY_STATUS__REM_WR1_MASK__CI__VI        0x80000000L
#define MC_ARB_BUSY_STATUS__REPLAY0_MASK__CI__VI        0x00010000L
#define MC_ARB_BUSY_STATUS__REPLAY1_MASK__CI__VI        0x00020000L
#define MC_ARB_BUSY_STATUS__RTT0_MASK__CI__VI           0x04000000L
#define MC_ARB_BUSY_STATUS__RTT1_MASK__CI__VI           0x08000000L
#define MC_ARB_BUSY_STATUS__TAGFIFO0_MASK__CI__VI       0x00004000L
#define MC_ARB_BUSY_STATUS__TAGFIFO1_MASK__CI__VI       0x00008000L
#define MC_ARB_BUSY_STATUS__WCDR0_MASK__CI              0x01000000L
#define MC_ARB_BUSY_STATUS__WCDR1_MASK__CI              0x02000000L
#define MC_ARB_BUSY_STATUS__WDE_RD0_MASK__CI__VI        0x00000100L
#define MC_ARB_BUSY_STATUS__WDE_RD1_MASK__CI__VI        0x00000200L
#define MC_ARB_BUSY_STATUS__WDE_WR0_MASK__CI__VI        0x00000400L
#define MC_ARB_BUSY_STATUS__WDE_WR1_MASK__CI__VI        0x00000800L
#define MC_ARB_CAC_CNTL__ALLOW_OVERFLOW_MASK            0x00002000L
#define MC_ARB_CAC_CNTL__ENABLE_MASK                    0x00000001L
#define MC_ARB_CAC_CNTL__READ_WEIGHT_MASK               0x0000007eL
#define MC_ARB_CAC_CNTL__WRITE_WEIGHT_MASK              0x00001f80L
#define MC_ARB_CG__CG_ARB_REQ_MASK                      0x000000ffL
#define MC_ARB_CG__CG_ARB_RESP_MASK                     0x0000ff00L
#define MC_ARB_CG__RSV_0_MASK__CI__VI                   0x00ff0000L
#define MC_ARB_CG__RSV_1_MASK__CI__VI                   0xff000000L
#define MC_ARB_DRAM_TIMING2_1__BUS_TURN_MASK            0x1f000000L
#define MC_ARB_DRAM_TIMING2_1__RAS2RAS_MASK             0x000000ffL
#define MC_ARB_DRAM_TIMING2_1__RP_MASK                  0x0000ff00L
#define MC_ARB_DRAM_TIMING2_1__WRPLUSRP_MASK            0x00ff0000L
#define MC_ARB_DRAM_TIMING2__BUS_TURN_MASK              0x1f000000L
#define MC_ARB_DRAM_TIMING2__RAS2RAS_MASK               0x000000ffL
#define MC_ARB_DRAM_TIMING2__RP_MASK                    0x0000ff00L
#define MC_ARB_DRAM_TIMING2__WRPLUSRP_MASK              0x00ff0000L
#define MC_ARB_DRAM_TIMING_1__ACTRD_MASK                0x000000ffL
#define MC_ARB_DRAM_TIMING_1__ACTWR_MASK                0x0000ff00L
#define MC_ARB_DRAM_TIMING_1__RASMACTRD_MASK            0x00ff0000L
#define MC_ARB_DRAM_TIMING_1__RASMACTWR_MASK            0xff000000L
#define MC_ARB_DRAM_TIMING__ACTRD_MASK                  0x000000ffL
#define MC_ARB_DRAM_TIMING__ACTWR_MASK                  0x0000ff00L
#define MC_ARB_DRAM_TIMING__RASMACTRD_MASK              0x00ff0000L
#define MC_ARB_DRAM_TIMING__RASMACTWR_MASK              0xff000000L
#define MC_ARB_FED_CNTL__DEBUG_RSV_MASK__CI__VI         0xffffff80L
#define MC_ARB_FED_CNTL__KEEP_POISON_IN_PAGE_MASK       0x00000010L
#define MC_ARB_FED_CNTL__MODE_MASK                      0x00000003L
#define MC_ARB_FED_CNTL__RDRET_PARITY_NACK_MASK__CI__VI 0x00000020L
#define MC_ARB_FED_CNTL__USE_LEGACY_NACK_MASK__CI__VI   0x00000040L
#define MC_ARB_FED_CNTL__WR_ERR_MASK                    0x0000000cL
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT0_MASK              0x0000000fL
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT1_MASK              0x000000f0L
#define MC_ARB_GDEC_RD_CNTL__REM_DEFAULT_GRP_MASK       0x00003c00L
#define MC_ARB_GDEC_RD_CNTL__USE_RANK_MASK              0x00000100L
#define MC_ARB_GDEC_RD_CNTL__USE_RSNO_MASK              0x00000200L
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT0_MASK              0x0000000fL
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT1_MASK              0x000000f0L
#define MC_ARB_GDEC_WR_CNTL__REM_DEFAULT_GRP_MASK       0x00003c00L
#define MC_ARB_GDEC_WR_CNTL__USE_RANK_MASK              0x00000100L
#define MC_ARB_GDEC_WR_CNTL__USE_RSNO_MASK              0x00000200L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI0_MASK             0x000000ffL
#define MC_ARB_GECC2_CLI__NO_GECC_CLI1_MASK             0x0000ff00L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI2_MASK             0x00ff0000L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI3_MASK             0xff000000L
#define MC_ARB_GECC2_DEBUG2__ERR0_START_MASK            0x0000ff00L
#define MC_ARB_GECC2_DEBUG2__ERR1_START_MASK            0x00ff0000L
#define MC_ARB_GECC2_DEBUG2__ERR2_START_MASK            0xff000000L
#define MC_ARB_GECC2_DEBUG2__PERIOD_MASK                0x000000ffL
#define MC_ARB_GECC2_DEBUG__DATA_FIELD_MASK             0x00000018L
#define MC_ARB_GECC2_DEBUG__DIRECTION_MASK              0x00000004L
#define MC_ARB_GECC2_DEBUG__NUM_ERR_BITS_MASK           0x00000003L
#define MC_ARB_GECC2_DEBUG__SW_INJECTION_MASK           0x00000020L
#define MC_ARB_GECC2_MISC__COL10_HACK_MASK__CI__VI      0x00000010L
#define MC_ARB_GECC2_MISC__CWRD_IN_REPLAY_MASK__CI__VI  0x00000020L
#define MC_ARB_GECC2_MISC__DEBUG_RSV_MASK__CI           0xffffff80L
#define MC_ARB_GECC2_MISC__NO_EOB_ALL_WR_IN_REPLAY_MASK__CI__VI 0x00000040L
#define MC_ARB_GECC2_MISC__STREAK_BREAK_MASK            0x0000000fL
#define MC_ARB_GECC2_STATUS__CORR_CLEAR0_MASK           0x00000100L
#define MC_ARB_GECC2_STATUS__CORR_CLEAR1_MASK           0x00001000L
#define MC_ARB_GECC2_STATUS__CORR_STS0_MASK             0x00000001L
#define MC_ARB_GECC2_STATUS__CORR_STS1_MASK             0x00000010L
#define MC_ARB_GECC2_STATUS__FED_CLEAR0_MASK            0x00000400L
#define MC_ARB_GECC2_STATUS__FED_CLEAR1_MASK            0x00004000L
#define MC_ARB_GECC2_STATUS__FED_STS0_MASK              0x00000004L
#define MC_ARB_GECC2_STATUS__FED_STS1_MASK              0x00000040L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR0_MASK__CI__VI 0x01000000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR1_MASK__CI__VI 0x10000000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS0_MASK__CI__VI 0x00010000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS1_MASK__CI__VI 0x00100000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR0_MASK__CI__VI 0x02000000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR1_MASK__CI__VI 0x20000000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS0_MASK__CI__VI 0x00020000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS1_MASK__CI__VI 0x00200000L
#define MC_ARB_GECC2_STATUS__RSVD0_MASK                 0x00000008L
#define MC_ARB_GECC2_STATUS__RSVD1_MASK                 0x00000080L
#define MC_ARB_GECC2_STATUS__RSVD2_MASK                 0x00000800L
#define MC_ARB_GECC2_STATUS__RSVD3_MASK__CI__VI         0x00008000L
#define MC_ARB_GECC2_STATUS__RSVD4_MASK__CI__VI         0x000c0000L
#define MC_ARB_GECC2_STATUS__RSVD5_MASK__CI__VI         0x00c00000L
#define MC_ARB_GECC2_STATUS__RSVD6_MASK__CI__VI         0x0c000000L
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK         0x00000200L
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR1_MASK         0x00002000L
#define MC_ARB_GECC2_STATUS__UNCORR_STS0_MASK           0x00000002L
#define MC_ARB_GECC2_STATUS__UNCORR_STS1_MASK           0x00000020L
#define MC_ARB_GECC2__CLOSE_BANK_RMW_MASK               0x00004000L
#define MC_ARB_GECC2__COLFIFO_WATER_MASK                0x001f8000L
#define MC_ARB_GECC2__ECC_MODE_MASK                     0x00000006L
#define MC_ARB_GECC2__ENABLE_MASK                       0x00000001L
#define MC_ARB_GECC2__EXOR_BANK_SEL_MASK                0x00000060L
#define MC_ARB_GECC2__NO_GECC_CLI_MASK                  0x00000780L
#define MC_ARB_GECC2__PAGE_BIT0_MASK                    0x00000018L
#define MC_ARB_GECC2__READ_ERR_MASK                     0x00003800L
#define MC_ARB_GECC2__RMWRD_UNCOR_POISON_MASK__CI__VI   0x00400000L
#define MC_ARB_GECC2__WRADDR_CONV_MASK__CI__VI          0x00200000L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_BWCNT0_RD__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_BWCNT0_WR__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_BWCNT1_RD__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_BWCNT1_WR__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP0_MASK__CI__VI  0x000000ffL
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP1_MASK__CI__VI  0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP2_MASK__CI__VI  0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP3_MASK__CI__VI  0xff000000L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP0_MASK__CI__VI  0x000000ffL
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP1_MASK__CI__VI  0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP2_MASK__CI__VI  0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP3_MASK__CI__VI  0xff000000L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP4_MASK__CI__VI  0x000000ffL
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP5_MASK__CI__VI  0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP6_MASK__CI__VI  0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP7_MASK__CI__VI  0xff000000L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP4_MASK__CI__VI  0x000000ffL
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP5_MASK__CI__VI  0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP6_MASK__CI__VI  0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP7_MASK__CI__VI  0xff000000L
#define MC_ARB_HARSH_CTL_RD__BANK_AGE_ONLY_MASK__CI__VI 0x00000200L
#define MC_ARB_HARSH_CTL_RD__BWCNT_CATCHUP_MASK__CI__VI 0x00000800L
#define MC_ARB_HARSH_CTL_RD__FORCE_HIGHEST_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_CTL_RD__FORCE_STALL_MASK__CI__VI   0x003fc000L
#define MC_ARB_HARSH_CTL_RD__HARSH_RR_MASK__CI__VI      0x00000100L
#define MC_ARB_HARSH_CTL_RD__PERF_MON_SEL_MASK__CI__VI  0x01c00000L
#define MC_ARB_HARSH_CTL_RD__ST_MODE_MASK__CI__VI       0x00003000L
#define MC_ARB_HARSH_CTL_RD__USE_LEGACY_HARSH_MASK__CI__VI 0x00000400L
#define MC_ARB_HARSH_CTL_WR__BANK_AGE_ONLY_MASK__CI__VI 0x00000200L
#define MC_ARB_HARSH_CTL_WR__BWCNT_CATCHUP_MASK__CI__VI 0x00000800L
#define MC_ARB_HARSH_CTL_WR__FORCE_HIGHEST_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_CTL_WR__FORCE_STALL_MASK__CI__VI   0x003fc000L
#define MC_ARB_HARSH_CTL_WR__HARSH_RR_MASK__CI__VI      0x00000100L
#define MC_ARB_HARSH_CTL_WR__PERF_MON_SEL_MASK__CI__VI  0x01c00000L
#define MC_ARB_HARSH_CTL_WR__ST_MODE_MASK__CI__VI       0x00003000L
#define MC_ARB_HARSH_CTL_WR__USE_LEGACY_HARSH_MASK__CI__VI 0x00000400L
#define MC_ARB_HARSH_EN_RD__BW_PRI_MASK__CI__VI         0x0000ff00L
#define MC_ARB_HARSH_EN_RD__FIX_PRI_MASK__CI__VI        0x00ff0000L
#define MC_ARB_HARSH_EN_RD__ST_PRI_MASK__CI__VI         0xff000000L
#define MC_ARB_HARSH_EN_RD__TX_PRI_MASK__CI__VI         0x000000ffL
#define MC_ARB_HARSH_EN_WR__BW_PRI_MASK__CI__VI         0x0000ff00L
#define MC_ARB_HARSH_EN_WR__FIX_PRI_MASK__CI__VI        0x00ff0000L
#define MC_ARB_HARSH_EN_WR__ST_PRI_MASK__CI__VI         0xff000000L
#define MC_ARB_HARSH_EN_WR__TX_PRI_MASK__CI__VI         0x000000ffL
#define MC_ARB_HARSH_SAT0_RD__GROUP0_MASK__CI__VI       0x000000ffL
#define MC_ARB_HARSH_SAT0_RD__GROUP1_MASK__CI__VI       0x0000ff00L
#define MC_ARB_HARSH_SAT0_RD__GROUP2_MASK__CI__VI       0x00ff0000L
#define MC_ARB_HARSH_SAT0_RD__GROUP3_MASK__CI__VI       0xff000000L
#define MC_ARB_HARSH_SAT0_WR__GROUP0_MASK__CI__VI       0x000000ffL
#define MC_ARB_HARSH_SAT0_WR__GROUP1_MASK__CI__VI       0x0000ff00L
#define MC_ARB_HARSH_SAT0_WR__GROUP2_MASK__CI__VI       0x00ff0000L
#define MC_ARB_HARSH_SAT0_WR__GROUP3_MASK__CI__VI       0xff000000L
#define MC_ARB_HARSH_SAT1_RD__GROUP4_MASK__CI__VI       0x000000ffL
#define MC_ARB_HARSH_SAT1_RD__GROUP5_MASK__CI__VI       0x0000ff00L
#define MC_ARB_HARSH_SAT1_RD__GROUP6_MASK__CI__VI       0x00ff0000L
#define MC_ARB_HARSH_SAT1_RD__GROUP7_MASK__CI__VI       0xff000000L
#define MC_ARB_HARSH_SAT1_WR__GROUP4_MASK__CI__VI       0x000000ffL
#define MC_ARB_HARSH_SAT1_WR__GROUP5_MASK__CI__VI       0x0000ff00L
#define MC_ARB_HARSH_SAT1_WR__GROUP6_MASK__CI__VI       0x00ff0000L
#define MC_ARB_HARSH_SAT1_WR__GROUP7_MASK__CI__VI       0xff000000L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_HI0_RD__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_HI0_WR__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_HI1_RD__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_HI1_WR__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_LO0_RD__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP0_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_LO0_WR__GROUP1_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP2_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP3_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_LO1_RD__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP4_MASK__CI__VI     0x000000ffL
#define MC_ARB_HARSH_TX_LO1_WR__GROUP5_MASK__CI__VI     0x0000ff00L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP6_MASK__CI__VI     0x00ff0000L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP7_MASK__CI__VI     0xff000000L
#define MC_ARB_LAZY0_RD__GROUP0_MASK                    0x000000ffL
#define MC_ARB_LAZY0_RD__GROUP1_MASK                    0x0000ff00L
#define MC_ARB_LAZY0_RD__GROUP2_MASK                    0x00ff0000L
#define MC_ARB_LAZY0_RD__GROUP3_MASK                    0xff000000L
#define MC_ARB_LAZY0_WR__GROUP0_MASK                    0x000000ffL
#define MC_ARB_LAZY0_WR__GROUP1_MASK                    0x0000ff00L
#define MC_ARB_LAZY0_WR__GROUP2_MASK                    0x00ff0000L
#define MC_ARB_LAZY0_WR__GROUP3_MASK                    0xff000000L
#define MC_ARB_LAZY1_RD__GROUP4_MASK                    0x000000ffL
#define MC_ARB_LAZY1_RD__GROUP5_MASK                    0x0000ff00L
#define MC_ARB_LAZY1_RD__GROUP6_MASK                    0x00ff0000L
#define MC_ARB_LAZY1_RD__GROUP7_MASK                    0xff000000L
#define MC_ARB_LAZY1_WR__GROUP4_MASK                    0x000000ffL
#define MC_ARB_LAZY1_WR__GROUP5_MASK                    0x0000ff00L
#define MC_ARB_LAZY1_WR__GROUP6_MASK                    0x00ff0000L
#define MC_ARB_LAZY1_WR__GROUP7_MASK                    0xff000000L
#define MC_ARB_LM_RD__BANKGROUP_CONFIG_MASK             0x00e00000L
#define MC_ARB_LM_RD__ENABLE_TWO_LIST_MASK              0x00040000L
#define MC_ARB_LM_RD__POPIDLE_RST_TWOLIST_MASK          0x00080000L
#define MC_ARB_LM_RD__SKID1_RST_TWOLIST_MASK            0x00100000L
#define MC_ARB_LM_RD__STREAK_BREAK_MASK                 0x00010000L
#define MC_ARB_LM_RD__STREAK_LIMIT_MASK                 0x000000ffL
#define MC_ARB_LM_RD__STREAK_LIMIT_UBER_MASK            0x0000ff00L
#define MC_ARB_LM_RD__STREAK_UBER_MASK                  0x00020000L
#define MC_ARB_LM_WR__BANKGROUP_CONFIG_MASK             0x00e00000L
#define MC_ARB_LM_WR__ENABLE_TWO_LIST_MASK              0x00040000L
#define MC_ARB_LM_WR__POPIDLE_RST_TWOLIST_MASK          0x00080000L
#define MC_ARB_LM_WR__SKID1_RST_TWOLIST_MASK            0x00100000L
#define MC_ARB_LM_WR__STREAK_BREAK_MASK                 0x00010000L
#define MC_ARB_LM_WR__STREAK_LIMIT_MASK                 0x000000ffL
#define MC_ARB_LM_WR__STREAK_LIMIT_UBER_MASK            0x0000ff00L
#define MC_ARB_LM_WR__STREAK_UBER_MASK                  0x00020000L
#define MC_ARB_MAX_LAT_CID__CID_CH0_MASK__CI__VI        0x000000ffL
#define MC_ARB_MAX_LAT_CID__CID_CH1_MASK__CI__VI        0x0000ff00L
#define MC_ARB_MAX_LAT_CID__REALTIME_CH0_MASK__CI__VI   0x00040000L
#define MC_ARB_MAX_LAT_CID__REALTIME_CH1_MASK__CI__VI   0x00080000L
#define MC_ARB_MAX_LAT_CID__WRITE_CH0_MASK__CI__VI      0x00010000L
#define MC_ARB_MAX_LAT_CID__WRITE_CH1_MASK__CI__VI      0x00020000L
#define MC_ARB_MAX_LAT_RSLT0__MAX_LATENCY_MASK__CI__VI  0xffffffffL
#define MC_ARB_MAX_LAT_RSLT1__MAX_LATENCY_MASK__CI__VI  0xffffffffL
#define MC_ARB_MINCLKS__ARB_RW_SWITCH_MASK              0x00010000L
#define MC_ARB_MINCLKS__READ_CLKS_MASK                  0x000000ffL
#define MC_ARB_MINCLKS__RW_SWITCH_HARSH_MASK__CI__VI    0x00060000L
#define MC_ARB_MINCLKS__WRITE_CLKS_MASK                 0x0000ff00L
#define MC_ARB_MISC2__ARB_DEBUG29_MASK                  0x20000000L
#define MC_ARB_MISC2__GECC_MASK                         0x00040000L
#define MC_ARB_MISC2__GECC_RST_MASK                     0x00080000L
#define MC_ARB_MISC2__GECC_STATUS_MASK                  0x00100000L
#define MC_ARB_MISC2__POP_IDLE_REPLAY_MASK              0x00000800L
#define MC_ARB_MISC2__RDRET_NO_BP_MASK                  0x00002000L
#define MC_ARB_MISC2__RDRET_NO_REORDERING_MASK          0x00001000L
#define MC_ARB_MISC2__RDRET_SEQ_SKID_MASK               0x0003c000L
#define MC_ARB_MISC2__REPLAY_DEBUG_MASK                 0x10000000L
#define MC_ARB_MISC2__SEQ_RDY_POP_IDLE_MASK             0x40000000L
#define MC_ARB_MISC2__TAGFIFO_THRESHOLD_MASK            0x01e00000L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT4_MASK  0x00000040L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT5_MASK  0x00000080L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT6_MASK  0x00000100L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK  0x00000200L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT8_MASK  0x00000400L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_ENABLE_MASK   0x00000020L
#define MC_ARB_MISC2__TCCDL4_REPLAY_EOB_MASK            0x80000000L
#define MC_ARB_MISC2__WCDR_REPLAY_MASKCNT_MASK          0x0e000000L
#define MC_ARB_MISC3__NO_GECC_EXT_EOB_MASK__CI__VI      0x00000001L
#define MC_ARB_MISC3__TBD_FIELD_MASK__CI                0xfffffffeL
#define MC_ARB_MISC__ACPURG_STALL_MASK__CI__VI          0x80000000L
#define MC_ARB_MISC__CALI_ENABLE_MASK                   0x00100000L
#define MC_ARB_MISC__CALI_RATES_MASK                    0x00600000L
#define MC_ARB_MISC__CHAN_COUPLE_MASK                   0x000007f8L
#define MC_ARB_MISC__DISPURGVLD_NOWRT_MASK              0x00800000L
#define MC_ARB_MISC__DISPURG_NOSW2WR_MASK               0x01000000L
#define MC_ARB_MISC__DISPURG_STALL_MASK                 0x02000000L
#define MC_ARB_MISC__DISPURG_THROTTLE_MASK              0x3c000000L
#define MC_ARB_MISC__EXTEND_WEIGHT_MASK__CI__VI         0x40000000L
#define MC_ARB_MISC__HARSHNESS_MASK                     0x0007f800L
#define MC_ARB_MISC__IDLE_RFSH_MASK                     0x00000002L
#define MC_ARB_MISC__SMART_RDWR_SW_MASK                 0x00080000L
#define MC_ARB_MISC__STICKY_RFSH_MASK                   0x00000001L
#define MC_ARB_MISC__STUTTER_RFSH_MASK                  0x00000004L
#define MC_ARB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_ARB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_ARB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_ARB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_ARB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_ARB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_ARB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_ARB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_ARB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_ARB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI  0x0000ffffL
#define MC_ARB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI  0xffffffffL
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_ARB_PERF_MON_CNTL0_ECC__ALLOW_WRAP_MASK__CI  0x00000001L
#define MC_ARB_PM_CNTL__BLKOUT_ON_D1_MASK               0x00000020L
#define MC_ARB_PM_CNTL__IDLE_CNT_MASK                   0x00f00000L
#define MC_ARB_PM_CNTL__IDLE_ON_D1_MASK                 0x00000040L
#define MC_ARB_PM_CNTL__IDLE_ON_D2_MASK                 0x00040000L
#define MC_ARB_PM_CNTL__IDLE_ON_D3_MASK                 0x00080000L
#define MC_ARB_PM_CNTL__OVERRIDE_CGSTATE_MASK           0x00000003L
#define MC_ARB_PM_CNTL__OVRR_CGRFSH_MASK                0x00000004L
#define MC_ARB_PM_CNTL__OVRR_CGSQM_MASK                 0x00000008L
#define MC_ARB_PM_CNTL__OVRR_PM_MASK                    0x00000080L
#define MC_ARB_PM_CNTL__OVRR_PM_STATE_MASK              0x00000300L
#define MC_ARB_PM_CNTL__OVRR_RD_MASK                    0x00000400L
#define MC_ARB_PM_CNTL__OVRR_RD_STATE_MASK              0x00000800L
#define MC_ARB_PM_CNTL__OVRR_RFSH_MASK                  0x00004000L
#define MC_ARB_PM_CNTL__OVRR_RFSH_STATE_MASK            0x00008000L
#define MC_ARB_PM_CNTL__OVRR_WR_MASK                    0x00001000L
#define MC_ARB_PM_CNTL__OVRR_WR_STATE_MASK              0x00002000L
#define MC_ARB_PM_CNTL__RSV_0_MASK__CI                  0x00030000L
#define MC_ARB_PM_CNTL__RSV_1_MASK__CI                  0x01000000L
#define MC_ARB_PM_CNTL__RSV_2_MASK__CI                  0x02000000L
#define MC_ARB_PM_CNTL__SRFSH_ON_D1_MASK                0x00000010L
#define MC_ARB_POP__ALLOW_EOB_BY_WRRET_STALL_MASK       0x00080000L
#define MC_ARB_POP__ENABLE_ARB_MASK                     0x00000001L
#define MC_ARB_POP__ENABLE_TWO_PAGE_MASK                0x00040000L
#define MC_ARB_POP__POP_DEPTH_MASK                      0x0000003cL
#define MC_ARB_POP__QUICK_STOP_MASK                     0x00020000L
#define MC_ARB_POP__SKID_DEPTH_MASK                     0x00007000L
#define MC_ARB_POP__SPEC_OPEN_MASK                      0x00000002L
#define MC_ARB_POP__WAIT_AFTER_RFSH_MASK                0x00018000L
#define MC_ARB_POP__WRDATAINDEX_DEPTH_MASK              0x00000fc0L
#define MC_ARB_RAMCFG__CHANSIZE_MASK                    0x00000100L
#define MC_ARB_RAMCFG__NOOFBANK_MASK                    0x00000003L
#define MC_ARB_RAMCFG__NOOFCOLS_MASK                    0x000000c0L
#define MC_ARB_RAMCFG__NOOFGROUPS_MASK                  0x00001000L
#define MC_ARB_RAMCFG__NOOFRANKS_MASK                   0x00000004L
#define MC_ARB_RAMCFG__NOOFROWS_MASK                    0x00000038L
#define MC_ARB_RAMCFG__RSV_1_MASK__CI__VI               0x00000200L
#define MC_ARB_RAMCFG__RSV_2_MASK__CI__VI               0x00000400L
#define MC_ARB_RAMCFG__RSV_3_MASK__CI__VI               0x00000800L
#define MC_ARB_RAMCFG__RSV_4_MASK__CI__VI               0x0003e000L
#define MC_ARB_REMREQ__RD_WATER_MASK                    0x000000ffL
#define MC_ARB_REMREQ__WR_LAZY_TIMER_MASK               0x00f00000L
#define MC_ARB_REMREQ__WR_MAXBURST_SIZE_MASK            0x000f0000L
#define MC_ARB_REMREQ__WR_WATER_MASK                    0x0000ff00L
#define MC_ARB_REPLAY__BOS_ENABLE_WAIT_CYC_MASK         0x00000080L
#define MC_ARB_REPLAY__BOS_WAIT_CYC_MASK                0x00007f00L
#define MC_ARB_REPLAY__BREAK_ON_STALL_MASK              0x00000040L
#define MC_ARB_REPLAY__ENABLE_RD_MASK                   0x00000001L
#define MC_ARB_REPLAY__ENABLE_WR_MASK                   0x00000002L
#define MC_ARB_REPLAY__IGNORE_WR_CDC_MASK               0x00000020L
#define MC_ARB_REPLAY__NO_PCH_AT_REPLAY_START_MASK__CI__VI 0x00008000L
#define MC_ARB_REPLAY__RAW_ENABLE_MASK                  0x00000010L
#define MC_ARB_REPLAY__WAW_ENABLE_MASK                  0x00000008L
#define MC_ARB_REPLAY__WRACK_MODE_MASK                  0x00000004L
#define MC_ARB_RET_CREDITS2__ACP_WR_MASK__CI__VI        0x000000ffL
#define MC_ARB_RET_CREDITS_RD__DISP_MASK                0x00ff0000L
#define MC_ARB_RET_CREDITS_RD__HUB_MASK                 0x0000ff00L
#define MC_ARB_RET_CREDITS_RD__LCL_MASK                 0x000000ffL
#define MC_ARB_RET_CREDITS_RD__RETURN_CREDIT_MASK       0xff000000L
#define MC_ARB_RET_CREDITS_WR__HUB_MASK                 0x0000ff00L
#define MC_ARB_RET_CREDITS_WR__LCL_MASK                 0x000000ffL
#define MC_ARB_RET_CREDITS_WR__RETURN_CREDIT_MASK       0x00ff0000L
#define MC_ARB_RET_CREDITS_WR__WRRET_SEQ_SKID_MASK      0x0f000000L
#define MC_ARB_RFSH_CNTL__ACCUM_MASK                    0x00000800L
#define MC_ARB_RFSH_CNTL__ENABLE_MASK                   0x00000001L
#define MC_ARB_RFSH_CNTL__URG0_MASK                     0x0000003eL
#define MC_ARB_RFSH_CNTL__URG1_MASK                     0x000007c0L
#define MC_ARB_RFSH_RATE__POWERMODE0_MASK               0x000000ffL
#define MC_ARB_RTT_CNTL0__BREAK_ON_HARSH_MASK           0x00000100L
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK        0x00000200L
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTWR_MASK        0x00000400L
#define MC_ARB_RTT_CNTL0__DATA_CNTL_MASK                0x01000000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_0_MASK              0x00008000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_1_MASK              0x00010000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_2_MASK              0x00020000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_3_MASK              0x00040000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_4_MASK              0x00080000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_5_MASK              0x00100000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_6_MASK              0x00200000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_7_MASK              0x00400000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_8_MASK              0x00800000L
#define MC_ARB_RTT_CNTL0__ENABLE_MASK                   0x00000001L
#define MC_ARB_RTT_CNTL0__FLUSH_ON_ENTER_MASK           0x00000010L
#define MC_ARB_RTT_CNTL0__HARSH_START_MASK              0x00000020L
#define MC_ARB_RTT_CNTL0__NEIGHBOR_BIT_MASK             0x02000000L
#define MC_ARB_RTT_CNTL0__START_IDLE_MASK               0x00000002L
#define MC_ARB_RTT_CNTL0__START_R2W_MASK                0x0000000cL
#define MC_ARB_RTT_CNTL0__START_R2W_RFSH_MASK           0x00004000L
#define MC_ARB_RTT_CNTL0__TPS_HARSH_PRIORITY_MASK       0x00000040L
#define MC_ARB_RTT_CNTL0__TRAIN_PERIOD_MASK             0x00003800L
#define MC_ARB_RTT_CNTL0__TWRT_HARSH_PRIORITY_MASK      0x00000080L
#define MC_ARB_RTT_CNTL1__WINDOW_DEC_THRESHOLD_MASK     0x000fe000L
#define MC_ARB_RTT_CNTL1__WINDOW_INC_THRESHOLD_MASK     0x00001fc0L
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MASK              0x0000001fL
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MAX_MASK          0x01f00000L
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MIN_MASK          0x3e000000L
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE_COUNT_MASK      0xc0000000L
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE_MASK            0x00000020L
#define MC_ARB_RTT_CNTL2__FILTER_CNTL_MASK              0x00002000L
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_SIZE_MASK        0x00001000L
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_THRESHOLD_MASK   0x00000fc0L
#define MC_ARB_RTT_CNTL2__SAMPLE_CNT_MASK               0x0000003fL
#define MC_ARB_RTT_DATA__PATTERN_MASK                   0x000000ffL
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH0_MASK           0x00000003L
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH1_MASK           0x0000000cL
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH0_MASK        0x00000ff0L
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH1_MASK        0x01fe0000L
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH0_MASK          0x0001f000L
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH1_MASK          0x3e000000L
#define MC_ARB_SQM_CNTL__DYN_SQM_ENABLE_MASK            0x00000100L
#define MC_ARB_SQM_CNTL__MIN_PENAL_MASK                 0x000000ffL
#define MC_ARB_SQM_CNTL__RATIO_DEBUG_MASK               0xff000000L
#define MC_ARB_SQM_CNTL__RATIO_MASK                     0x00ff0000L
#define MC_ARB_SQM_CNTL__SQM_RDY16_MASK__CI__VI         0x00000200L
#define MC_ARB_SQM_CNTL__SQM_RESERVE_MASK__CI__VI       0x0000fc00L
#define MC_ARB_SQM_CNTL__SQM_RESERVE_MASK__SI           0x0000fe00L
#define MC_ARB_SSM__FORMAT_MASK__CI                     0x0000001fL
#define MC_ARB_TM_CNTL_RD__BANK_SELECT_MASK             0x00000006L
#define MC_ARB_TM_CNTL_RD__GROUPBY_RANK_MASK            0x00000001L
#define MC_ARB_TM_CNTL_RD__MATCH_BANK_MASK              0x00000010L
#define MC_ARB_TM_CNTL_RD__MATCH_RANK_MASK              0x00000008L
#define MC_ARB_TM_CNTL_WR__BANK_SELECT_MASK             0x00000006L
#define MC_ARB_TM_CNTL_WR__GROUPBY_RANK_MASK            0x00000001L
#define MC_ARB_TM_CNTL_WR__MATCH_BANK_MASK              0x00000010L
#define MC_ARB_TM_CNTL_WR__MATCH_RANK_MASK              0x00000008L
#define MC_ARB_WCDR_2__DEBUG_0_MASK__SI__CI             0x00000200L
#define MC_ARB_WCDR_2__DEBUG_1_MASK__SI__CI             0x00000400L
#define MC_ARB_WCDR_2__DEBUG_2_MASK__SI__CI             0x00000800L
#define MC_ARB_WCDR_2__DEBUG_3_MASK__SI__CI             0x00001000L
#define MC_ARB_WCDR_2__DEBUG_4_MASK__SI__CI             0x00002000L
#define MC_ARB_WCDR_2__DEBUG_5_MASK__SI__CI             0x00004000L
#define MC_ARB_WCDR_2__WPRE_INC_STEP_MASK__SI__CI       0x0000000fL
#define MC_ARB_WCDR_2__WPRE_MIN_THRESHOLD_MASK__SI__CI  0x000001f0L
#define MC_ARB_WCDR__IDLE_BURST_MASK__SI__CI            0x00001f80L
#define MC_ARB_WCDR__IDLE_BURST_MODE_MASK__SI__CI       0x00002000L
#define MC_ARB_WCDR__IDLE_DEGLITCH_ENABLE_MASK__SI__CI  0x00010000L
#define MC_ARB_WCDR__IDLE_ENABLE_MASK__SI__CI           0x00000001L
#define MC_ARB_WCDR__IDLE_PERIOD_MASK__SI__CI           0x0000007cL
#define MC_ARB_WCDR__IDLE_WAKEUP_MASK__SI__CI           0x0000c000L
#define MC_ARB_WCDR__SEQ_IDLE_MASK__SI__CI              0x00000002L
#define MC_ARB_WCDR__WPRE_ENABLE_MASK__SI__CI           0x00020000L
#define MC_ARB_WCDR__WPRE_INC_READ_MASK__SI__CI         0x02000000L
#define MC_ARB_WCDR__WPRE_INC_SEQIDLE_MASK__SI__CI      0x08000000L
#define MC_ARB_WCDR__WPRE_INC_SKIDIDLE_MASK__SI__CI     0x04000000L
#define MC_ARB_WCDR__WPRE_MAX_BURST_MASK__SI__CI        0x01c00000L
#define MC_ARB_WCDR__WPRE_THRESHOLD_MASK__SI__CI        0x003c0000L
#define MC_ARB_WCDR__WPRE_TWOPAGE_MASK__SI__CI          0x10000000L
#define MC_ARB_WTM_CNTL_RD__ACP_HARSH_PRI_MASK__CI__VI  0x00000800L
#define MC_ARB_WTM_CNTL_RD__ACP_OVER_DISP_MASK__CI__VI  0x00001000L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP0_MASK     0x00000008L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP1_MASK     0x00000010L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP2_MASK     0x00000020L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP3_MASK     0x00000040L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP4_MASK     0x00000080L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP5_MASK     0x00000100L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK     0x00000200L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP7_MASK     0x00000400L
#define MC_ARB_WTM_CNTL_RD__FORCE_ACP_URG_MASK__CI__VI  0x00002000L
#define MC_ARB_WTM_CNTL_RD__HARSH_PRI_MASK              0x00000004L
#define MC_ARB_WTM_CNTL_RD__WTMODE_MASK                 0x00000003L
#define MC_ARB_WTM_CNTL_WR__ACP_HARSH_PRI_MASK__CI__VI  0x00000800L
#define MC_ARB_WTM_CNTL_WR__ACP_OVER_DISP_MASK__CI__VI  0x00001000L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP0_MASK     0x00000008L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP1_MASK     0x00000010L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP2_MASK     0x00000020L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP3_MASK     0x00000040L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP4_MASK     0x00000080L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP5_MASK     0x00000100L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP6_MASK     0x00000200L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP7_MASK     0x00000400L
#define MC_ARB_WTM_CNTL_WR__FORCE_ACP_URG_MASK__CI__VI  0x00002000L
#define MC_ARB_WTM_CNTL_WR__HARSH_PRI_MASK              0x00000004L
#define MC_ARB_WTM_CNTL_WR__WTMODE_MASK                 0x00000003L
#define MC_ARB_WTM_GRPWT_RD__GRP0_MASK                  0x00000003L
#define MC_ARB_WTM_GRPWT_RD__GRP1_MASK                  0x0000000cL
#define MC_ARB_WTM_GRPWT_RD__GRP2_MASK                  0x00000030L
#define MC_ARB_WTM_GRPWT_RD__GRP3_MASK                  0x000000c0L
#define MC_ARB_WTM_GRPWT_RD__GRP4_MASK                  0x00000300L
#define MC_ARB_WTM_GRPWT_RD__GRP5_MASK                  0x00000c00L
#define MC_ARB_WTM_GRPWT_RD__GRP6_MASK                  0x00003000L
#define MC_ARB_WTM_GRPWT_RD__GRP7_MASK                  0x0000c000L
#define MC_ARB_WTM_GRPWT_RD__GRP_EXT_MASK               0x00ff0000L
#define MC_ARB_WTM_GRPWT_WR__GRP0_MASK                  0x00000003L
#define MC_ARB_WTM_GRPWT_WR__GRP1_MASK                  0x0000000cL
#define MC_ARB_WTM_GRPWT_WR__GRP2_MASK                  0x00000030L
#define MC_ARB_WTM_GRPWT_WR__GRP3_MASK                  0x000000c0L
#define MC_ARB_WTM_GRPWT_WR__GRP4_MASK                  0x00000300L
#define MC_ARB_WTM_GRPWT_WR__GRP5_MASK                  0x00000c00L
#define MC_ARB_WTM_GRPWT_WR__GRP6_MASK                  0x00003000L
#define MC_ARB_WTM_GRPWT_WR__GRP7_MASK                  0x0000c000L
#define MC_ARB_WTM_GRPWT_WR__GRP_EXT_MASK               0x00ff0000L
#define MC_BIST_AUTO_CNTL__ADR_GEN_MASK__SI__CI         0x000000f0L
#define MC_BIST_AUTO_CNTL__ADR_RESET_MASK__SI__CI       0x02000000L
#define MC_BIST_AUTO_CNTL__LFSR_KEY_MASK__SI__CI        0x00ffff00L
#define MC_BIST_AUTO_CNTL__LFSR_RESET_MASK__SI__CI      0x01000000L
#define MC_BIST_AUTO_CNTL__MOP_MASK__SI__CI             0x00000003L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_LOOP_MASK__SI__CI   0x00000004L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_MASK__SI__CI   0x00000002L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_U_MASK__SI__CI 0x00010000L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_RUN_MASK__SI__CI    0x00020000L
#define MC_BIST_CMD_CNTL__DONE_MASK__SI__CI             0x80000000L
#define MC_BIST_CMD_CNTL__ENABLE_D0_MASK__SI__CI        0x10000000L
#define MC_BIST_CMD_CNTL__ENABLE_D1_MASK__SI__CI        0x20000000L
#define MC_BIST_CMD_CNTL__LOOP_CNT_MAX_MASK__SI__CI     0x0000fff0L
#define MC_BIST_CMD_CNTL__LOOP_CNT_RD_MASK__SI__CI      0x0ffc0000L
#define MC_BIST_CMD_CNTL__LOOP_END_CONDITION_MASK__SI__CI 0x00000008L
#define MC_BIST_CMD_CNTL__RESET_MASK__SI__CI            0x00000001L
#define MC_BIST_CMD_CNTL__STATUS_CH_MASK__SI__CI        0x40000000L
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_MASK__SI__CI 0x0000001fL
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_RST_MASK__SI__CI 0x00000100L
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_MASK__SI__CI  0x0001f000L
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_RST_MASK__SI__CI 0x00100000L
#define MC_BIST_CMP_CNTL__CMP_MASK__SI__CI              0x00030000L
#define MC_BIST_CMP_CNTL__CMP_MASK_BIT_MASK__SI__CI     0x00000ff0L
#define MC_BIST_CMP_CNTL__CMP_MASK_BYTE_MASK__SI__CI    0x0000000fL
#define MC_BIST_CMP_CNTL__DATA_STORE_MODE_MASK__SI__CI  0x00300000L
#define MC_BIST_CMP_CNTL__DATA_STORE_SEL_MASK__SI__CI   0x00002000L
#define MC_BIST_CMP_CNTL__DAT_MODE_MASK__SI__CI         0x00040000L
#define MC_BIST_CMP_CNTL__EDC_STORE_MODE_MASK__SI__CI   0x00080000L
#define MC_BIST_CMP_CNTL__EDC_STORE_SEL_MASK__SI__CI    0x00004000L
#define MC_BIST_CMP_CNTL__ENABLE_CMD_FIFO_MASK__SI__CI  0x00008000L
#define MC_BIST_CMP_CNTL__LOAD_RTEDC_MASK__SI__CI       0x00001000L
#define MC_BIST_CMP_CNTL__MISMATCH_CNT_MASK__SI__CI     0xffc00000L
#define MC_BIST_CNTL__ADR_MODE_MASK__SI__CI             0x00000020L
#define MC_BIST_CNTL__DAT_MODE_MASK__SI__CI             0x00000040L
#define MC_BIST_CNTL__DONE_MASK__SI__CI                 0x40000000L
#define MC_BIST_CNTL__ENABLE_D0_MASK__SI__CI            0x00001000L
#define MC_BIST_CNTL__ENABLE_D1_MASK__SI__CI            0x00002000L
#define MC_BIST_CNTL__LOAD_RTDATA_CH_MASK__SI__CI       0x00004000L
#define MC_BIST_CNTL__LOAD_RTDATA_MASK__SI__CI          0x80000000L
#define MC_BIST_CNTL__LOOP_MASK__SI__CI                 0x00000c00L
#define MC_BIST_CNTL__MOP_MODE_MASK__SI__CI             0x00000010L
#define MC_BIST_CNTL__PTR_RST_D0_MASK__SI__CI           0x00000004L
#define MC_BIST_CNTL__PTR_RST_D1_MASK__SI__CI           0x00000008L
#define MC_BIST_CNTL__RESET_MASK                        0x00000001L
#define MC_BIST_CNTL__RUN_MASK                          0x00000002L
#define MC_BIST_DATA_MASK__MASK_MASK__SI__CI            0xffffffffL
#define MC_BIST_DATA_WORD0__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD1__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD2__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD3__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD4__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD5__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD6__DATA_MASK                   0xffffffffL
#define MC_BIST_DATA_WORD7__DATA_MASK                   0xffffffffL
#define MC_BIST_DIR_CNTL__CMD_RTR_D0_MASK__SI__CI       0x00000040L
#define MC_BIST_DIR_CNTL__CMD_RTR_D1_MASK__SI__CI       0x00000100L
#define MC_BIST_DIR_CNTL__DATA_LOAD_MASK__SI__CI        0x00000020L
#define MC_BIST_DIR_CNTL__DAT_RTR_D0_MASK__SI__CI       0x00000080L
#define MC_BIST_DIR_CNTL__DAT_RTR_D1_MASK__SI__CI       0x00000200L
#define MC_BIST_DIR_CNTL__EOB_MASK__SI__CI              0x00000008L
#define MC_BIST_DIR_CNTL__MOP3_MASK__SI__CI             0x00000400L
#define MC_BIST_DIR_CNTL__MOP_LOAD_MASK__SI__CI         0x00000010L
#define MC_BIST_DIR_CNTL__MOP_MASK__SI__CI              0x00000007L
#define MC_BIST_EADDR__BANK_MASK__SI__CI                0x0f000000L
#define MC_BIST_EADDR__COLH_MASK__SI__CI                0x20000000L
#define MC_BIST_EADDR__COL_MASK__SI__CI                 0x000003ffL
#define MC_BIST_EADDR__RANK_MASK__SI__CI                0x10000000L
#define MC_BIST_EADDR__ROWH_MASK__SI__CI                0xc0000000L
#define MC_BIST_EADDR__ROW_MASK__SI__CI                 0x00fffc00L
#define MC_BIST_MISMATCH_ADDR__BANK_MASK                0x0f000000L
#define MC_BIST_MISMATCH_ADDR__COLH_MASK__SI__CI        0x20000000L
#define MC_BIST_MISMATCH_ADDR__RANK_MASK__SI__CI        0x10000000L
#define MC_BIST_MISMATCH_ADDR__ROWH_MASK__SI__CI        0xc0000000L
#define MC_BIST_RDATA_EDC__EDC_MASK__SI__CI             0xffffffffL
#define MC_BIST_RDATA_MASK__MASK_MASK__SI__CI           0xffffffffL
#define MC_BIST_RDATA_WORD0__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD1__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD2__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD3__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD4__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD5__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD6__RDATA_MASK                 0xffffffffL
#define MC_BIST_RDATA_WORD7__RDATA_MASK                 0xffffffffL
#define MC_BIST_SADDR__BANK_MASK__SI__CI                0x0f000000L
#define MC_BIST_SADDR__COLH_MASK__SI__CI                0x20000000L
#define MC_BIST_SADDR__COL_MASK__SI__CI                 0x000003ffL
#define MC_BIST_SADDR__RANK_MASK__SI__CI                0x10000000L
#define MC_BIST_SADDR__ROWH_MASK__SI__CI                0xc0000000L
#define MC_BIST_SADDR__ROW_MASK__SI__CI                 0x00fffc00L
#define MC_CG_CONFIG_MCD__INDEX_MASK                    0x1fffe000L
#define MC_CG_CONFIG_MCD__MCD0_WR_ENABLE_MASK           0x00000001L
#define MC_CG_CONFIG_MCD__MCD1_WR_ENABLE_MASK           0x00000002L
#define MC_CG_CONFIG_MCD__MCD2_WR_ENABLE_MASK           0x00000004L
#define MC_CG_CONFIG_MCD__MCD3_WR_ENABLE_MASK           0x00000008L
#define MC_CG_CONFIG_MCD__MCD4_WR_ENABLE_MASK           0x00000010L
#define MC_CG_CONFIG_MCD__MCD5_WR_ENABLE_MASK           0x00000020L
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE_MASK             0x00000700L
#define MC_CG_CONFIG__INDEX_MASK                        0x003fffc0L
#define MC_CG_CONFIG__MCDW_WR_ENABLE_MASK               0x00000001L
#define MC_CG_CONFIG__MCDX_WR_ENABLE_MASK               0x00000002L
#define MC_CG_CONFIG__MCDY_WR_ENABLE_MASK               0x00000004L
#define MC_CG_CONFIG__MCDZ_WR_ENABLE_MASK               0x00000008L
#define MC_CG_CONFIG__MC_RD_ENABLE_MASK                 0x00000030L
#define MC_CG_DATAPORT__DATA_FIELD_MASK                 0xffffffffL
#define MC_CITF_CNTL__CNTR_CHMAP_MODE_MASK__CI          0x00000080L
#define MC_CITF_CNTL__EXEMPTPM_MASK                     0x00000008L
#define MC_CITF_CNTL__GFX_IDLE_OVERRIDE_MASK            0x00000030L
#define MC_CITF_CNTL__IGNOREPM_MASK                     0x00000004L
#define MC_CITF_CNTL__MCD_SRBM_MASK_ENABLE_MASK         0x00000040L
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE_MASK__CI 0x00000100L
#define MC_CITF_CREDITS_ARB_RD__HUB_PRI_MASK            0x02000000L
#define MC_CITF_CREDITS_ARB_RD__LCL_PRI_MASK            0x01000000L
#define MC_CITF_CREDITS_ARB_RD__READ_HUB_MASK           0x0000ff00L
#define MC_CITF_CREDITS_ARB_RD__READ_LCL_MASK           0x000000ffL
#define MC_CITF_CREDITS_ARB_RD__READ_PRI_MASK           0x00ff0000L
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI_MASK__CI        0x00020000L
#define MC_CITF_CREDITS_ARB_WR__WRITE_HUB_MASK          0x0000ff00L
#define MC_CITF_CREDITS_ARB_WR__WRITE_LCL_MASK          0x000000ffL
#define MC_CITF_CREDITS_VM__READ_ALL_MASK               0x0000003fL
#define MC_CITF_CREDITS_VM__WRITE_ALL_MASK              0x00000fc0L
#define MC_CITF_CREDITS_XBAR__READ_LCL_MASK             0x000000ffL
#define MC_CITF_CREDITS_XBAR__WRITE_LCL_MASK            0x0000ff00L
#define MC_CITF_DAGB_CNTL__CENTER_RD_MAX_BURST_MASK     0x0000001eL
#define MC_CITF_DAGB_CNTL__CENTER_WR_MAX_BURST_MASK__CI__VI 0x000003c0L
#define MC_CITF_DAGB_CNTL__DISABLE_SELF_INIT_MASK       0x00000020L
#define MC_CITF_DAGB_CNTL__JUMP_AHEAD_MASK              0x00000001L
#define MC_CITF_DAGB_DLY__DLY_MASK                      0x0000001fL
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_HUB_MASK__CI__VI 0x0000003fL
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_LCL_MASK__CI__VI 0x00000fc0L
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_HP_MASK        0x00fc0000L
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_LP_MASK        0x0003f000L
#define MC_CITF_INT_CREDITS__CNTR_RD_LCL_MASK           0x3f000000L
#define MC_CITF_INT_CREDITS__REMRDRET_MASK              0x0000003fL
#define MC_CITF_MISC_RD_CG__ENABLE_MASK                 0x00040000L
#define MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK          0x00080000L
#define MC_CITF_MISC_RD_CG__OFFDLY_MASK                 0x00000fc0L
#define MC_CITF_MISC_RD_CG__ONDLY_MASK                  0x0000003fL
#define MC_CITF_MISC_RD_CG__RDYDLY_MASK                 0x0003f000L
#define MC_CITF_MISC_VM_CG__ENABLE_MASK                 0x00040000L
#define MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK          0x00080000L
#define MC_CITF_MISC_VM_CG__OFFDLY_MASK                 0x00000fc0L
#define MC_CITF_MISC_VM_CG__ONDLY_MASK                  0x0000003fL
#define MC_CITF_MISC_VM_CG__RDYDLY_MASK                 0x0003f000L
#define MC_CITF_MISC_WR_CG__ENABLE_MASK                 0x00040000L
#define MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK          0x00080000L
#define MC_CITF_MISC_WR_CG__OFFDLY_MASK                 0x00000fc0L
#define MC_CITF_MISC_WR_CG__ONDLY_MASK                  0x0000003fL
#define MC_CITF_MISC_WR_CG__RDYDLY_MASK                 0x0003f000L
#define MC_CITF_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI    0x20000000L
#define MC_CITF_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI   0x10000000L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI    0x20000000L
#define MC_CITF_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI   0x10000000L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI    0x20000000L
#define MC_CITF_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI   0x10000000L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI    0x20000000L
#define MC_CITF_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI   0x10000000L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_CITF_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_CITF_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_CITF_PERF_MON_CNTL2__CID_MASK__CI__VI        0x000000ffL
#define MC_CITF_PERF_MON_CNTL2__CID_MASK__SI            0x000001ffL
#define MC_CITF_REMREQ__CREDITS_ENABLE_MASK             0x00004000L
#define MC_CITF_REMREQ__READ_CREDITS_MASK               0x0000007fL
#define MC_CITF_REMREQ__WRITE_CREDITS_MASK              0x00003f80L
#define MC_CITF_RET_MODE__INORDER_RD_MASK               0x00000001L
#define MC_CITF_RET_MODE__INORDER_WR_MASK               0x00000002L
#define MC_CITF_RET_MODE__LCLPRI_RD_MASK                0x00000010L
#define MC_CITF_RET_MODE__LCLPRI_WR_MASK                0x00000020L
#define MC_CITF_RET_MODE__REMPRI_RD_MASK                0x00000004L
#define MC_CITF_RET_MODE__REMPRI_WR_MASK                0x00000008L
#define MC_CITF_WTM_RD_CNTL__DISABLE_LOCAL_MASK__CI__VI 0x02000000L
#define MC_CITF_WTM_RD_CNTL__DISABLE_REMOTE_MASK        0x01000000L
#define MC_CITF_WTM_RD_CNTL__GROUP0_DECREMENT_MASK      0x00000007L
#define MC_CITF_WTM_RD_CNTL__GROUP1_DECREMENT_MASK      0x00000038L
#define MC_CITF_WTM_RD_CNTL__GROUP2_DECREMENT_MASK      0x000001c0L
#define MC_CITF_WTM_RD_CNTL__GROUP3_DECREMENT_MASK      0x00000e00L
#define MC_CITF_WTM_RD_CNTL__GROUP4_DECREMENT_MASK      0x00007000L
#define MC_CITF_WTM_RD_CNTL__GROUP5_DECREMENT_MASK      0x00038000L
#define MC_CITF_WTM_RD_CNTL__GROUP6_DECREMENT_MASK      0x001c0000L
#define MC_CITF_WTM_RD_CNTL__GROUP7_DECREMENT_MASK      0x00e00000L
#define MC_CITF_WTM_WR_CNTL__DISABLE_LOCAL_MASK__CI__VI 0x02000000L
#define MC_CITF_WTM_WR_CNTL__DISABLE_REMOTE_MASK        0x01000000L
#define MC_CITF_WTM_WR_CNTL__GROUP0_DECREMENT_MASK      0x00000007L
#define MC_CITF_WTM_WR_CNTL__GROUP1_DECREMENT_MASK      0x00000038L
#define MC_CITF_WTM_WR_CNTL__GROUP2_DECREMENT_MASK      0x000001c0L
#define MC_CITF_WTM_WR_CNTL__GROUP3_DECREMENT_MASK      0x00000e00L
#define MC_CITF_WTM_WR_CNTL__GROUP4_DECREMENT_MASK      0x00007000L
#define MC_CITF_WTM_WR_CNTL__GROUP5_DECREMENT_MASK      0x00038000L
#define MC_CITF_WTM_WR_CNTL__GROUP6_DECREMENT_MASK      0x001c0000L
#define MC_CITF_WTM_WR_CNTL__GROUP7_DECREMENT_MASK      0x00e00000L
#define MC_CITF_XTRA_ENABLE__ARB_DBG_MASK               0x00000f00L
#define MC_CITF_XTRA_ENABLE__CB0_CID_CNTL_ENABLE_MASK__CI__VI 0x02000000L
#define MC_CITF_XTRA_ENABLE__CB0_CONNECT_CNTL_MASK__CI__VI 0x00006000L
#define MC_CITF_XTRA_ENABLE__CB1_CID_CNTL_ENABLE_MASK__CI__VI 0x08000000L
#define MC_CITF_XTRA_ENABLE__CB1_CONNECT_CNTL_MASK__CI__VI 0x00060000L
#define MC_CITF_XTRA_ENABLE__CB1_RD_MASK                0x00000001L
#define MC_CITF_XTRA_ENABLE__CB1_WR_MASK                0x00000002L
#define MC_CITF_XTRA_ENABLE__DB0_CID_CNTL_ENABLE_MASK__CI__VI 0x04000000L
#define MC_CITF_XTRA_ENABLE__DB0_CONNECT_CNTL_MASK__CI__VI 0x00018000L
#define MC_CITF_XTRA_ENABLE__DB1_CID_CNTL_ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_XTRA_ENABLE__DB1_CONNECT_CNTL_MASK__CI__VI 0x00180000L
#define MC_CITF_XTRA_ENABLE__DB1_RD_MASK                0x00000004L
#define MC_CITF_XTRA_ENABLE__DB1_WR_MASK                0x00000008L
#define MC_CITF_XTRA_ENABLE__TC0_CONNECT_CNTL_MASK__CI__VI 0x00600000L
#define MC_CITF_XTRA_ENABLE__TC1_CONNECT_CNTL_MASK__CI__VI 0x01800000L
#define MC_CITF_XTRA_ENABLE__TC2_RD_MASK                0x00000010L
#define MC_CITF_XTRA_ENABLE__TC2_REPAIR_ENABLE_MASK__CI__VI 0x60000000L
#define MC_CITF_XTRA_ENABLE__TC2_WR_MASK                0x00001000L
#define MC_CONFIG_MCD__MCD0_WR_ENABLE_MASK              0x00000001L
#define MC_CONFIG_MCD__MCD1_WR_ENABLE_MASK              0x00000002L
#define MC_CONFIG_MCD__MCD2_WR_ENABLE_MASK              0x00000004L
#define MC_CONFIG_MCD__MCD3_WR_ENABLE_MASK              0x00000008L
#define MC_CONFIG_MCD__MCD4_WR_ENABLE_MASK              0x00000010L
#define MC_CONFIG_MCD__MCD5_WR_ENABLE_MASK              0x00000020L
#define MC_CONFIG_MCD__MCD_INDEX_MODE_ENABLE_MASK       0x80000000L
#define MC_CONFIG_MCD__MC_RD_ENABLE_MASK                0x00000700L
#define MC_CONFIG__MCC_INDEX_MODE_ENABLE_MASK           0x80000000L
#define MC_CONFIG__MCDW_WR_ENABLE_MASK                  0x00000001L
#define MC_CONFIG__MCDX_WR_ENABLE_MASK                  0x00000002L
#define MC_CONFIG__MCDY_WR_ENABLE_MASK                  0x00000004L
#define MC_CONFIG__MCDZ_WR_ENABLE_MASK                  0x00000008L
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_CLEAR_MASK__SI__VI 0x00000010L
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_OCCURRED_MASK__SI__VI 0x00000001L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_CLEAR_MASK__SI__VI 0x00100000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_OCCURRED_MASK__SI__VI 0x00010000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_CLEAR_MASK__SI__VI 0x10000000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_OCCURRED_MASK__SI__VI 0x01000000L
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_CLEAR_MASK__SI__VI 0x00001000L
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_OCCURRED_MASK__SI__VI 0x00000100L
#define MC_DLB_CONFIG0__CONF_AUTO_EN_MASK__CI           0x00000004L
#define MC_DLB_CONFIG0__CONF_EN_CH0_MASK__CI            0x00000001L
#define MC_DLB_CONFIG0__CONF_EN_CH1_MASK__CI            0x00000002L
#define MC_DLB_CONFIG0__MASK_MASK__CI                   0x000000f0L
#define MC_DLB_CONFIG0__PTR_MASK__CI                    0x0003ff00L
#define MC_DLB_CONFIG1__DATA_MASK__CI                   0xffffffffL
#define MC_DLB_MISCCTRL0__ADR_STATUS_SEL_MASK__CI       0x00000008L
#define MC_DLB_MISCCTRL0__DATA_SEL_MASK__CI             0x000000f0L
#define MC_DLB_MISCCTRL0__LOAD_DATA_SEL_MASK__CI        0x00000002L
#define MC_DLB_MISCCTRL0__LOAD_UDD_MASK__CI             0x00000004L
#define MC_DLB_MISCCTRL0__PRBS_CHK_LOAD_CNT_MASK__CI    0x00007f00L
#define MC_DLB_MISCCTRL0__UDD_MASK__CI                  0xffff0000L
#define MC_DLB_MISCCTRL0__UDD_ON_STATUS_BITS_MASK__CI   0x00000001L
#define MC_DLB_MISCCTRL1__PRBS_ERR_CNT_LIMIT_MASK__CI   0xffffffffL
#define MC_DLB_MISCCTRL2__GRAY_CODE_EN_MASK__CI         0x04000000L
#define MC_DLB_MISCCTRL2__PRBS15_MODE_MASK__CI          0x00040000L
#define MC_DLB_MISCCTRL2__PRBS23_MODE_MASK__CI          0x00080000L
#define MC_DLB_MISCCTRL2__PRBS_FREERUN_MASK__CI         0x00020000L
#define MC_DLB_MISCCTRL2__PRBS_RUN_LENGTH_MASK__CI      0x0001ffffL
#define MC_DLB_MISCCTRL2__SEL_AC_PRBS_CHK_MASK__CI      0x20000000L
#define MC_DLB_MISCCTRL2__SEL_PHY_PRBS_CHK_MASK__CI     0x10000000L
#define MC_DLB_MISCCTRL2__STATUS_SEL_MASK__CI           0x40000000L
#define MC_DLB_MISCCTRL2__STOP_CLK_MASK__CI             0x00200000L
#define MC_DLB_MISCCTRL2__STOP_ON_NEXT_ERR_MASK__CI     0x00100000L
#define MC_DLB_MISCCTRL2__SWEEP_DLY_MASK__CI            0x03000000L
#define MC_DLB_SETUPFIFO__BOTH_FIFO_RST_MASK__CI        0x00000004L
#define MC_DLB_SETUPFIFO__DELAY_RD_FIFO_PTR_MASK__CI    0x00001c00L
#define MC_DLB_SETUPFIFO__OUTPUT_EN_RST_MASK__CI        0x00000040L
#define MC_DLB_SETUPFIFO__READ_FIFO_RST_MASK__CI        0x00000002L
#define MC_DLB_SETUPFIFO__SHIFT_WR_FIFO_PTR_MASK__CI    0x00000300L
#define MC_DLB_SETUPFIFO__STROBE_MASK__CI               0x000f0000L
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK_MASK__CI        0x00000030L
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK__CI             0x00000008L
#define MC_DLB_SETUPFIFO__WRITE_FIFO_RST_MASK__CI       0x00000001L
#define MC_DLB_SETUPSWEEP__CONFIG_MASK__CI              0x00000002L
#define MC_DLB_SETUPSWEEP__DLLDLY_MASK__CI              0x000000f0L
#define MC_DLB_SETUPSWEEP__DLLSTEPS_MASK__CI            0x00001f00L
#define MC_DLB_SETUPSWEEP__DLL_RST_MASK__CI             0x00000001L
#define MC_DLB_SETUPSWEEP__MASTER_MASK__CI              0x00000004L
#define MC_DLB_SETUP__CHK_DATA_BITS_MASK__CI            0x00ff0000L
#define MC_DLB_SETUP__DLB_CONFIG_EN_MASK__CI            0x00000008L
#define MC_DLB_SETUP__DLB_EN_MASK__CI                   0x00000001L
#define MC_DLB_SETUP__DLB_FIFO_EN_MASK__CI              0x00000002L
#define MC_DLB_SETUP__DLB_PRBS_EN_MASK__CI              0x00000010L
#define MC_DLB_SETUP__DLB_STATUS_EN_MASK__CI            0x00000004L
#define MC_DLB_SETUP__MEM_BIT_SEL_MASK__CI              0x1f000000L
#define MC_DLB_SETUP__PRBS_CHK_RST_MASK__CI             0x00000040L
#define MC_DLB_SETUP__PRBS_GEN_RST_MASK__CI             0x00000020L
#define MC_DLB_SETUP__PRBS_PHY_RST_MASK__CI             0x00000080L
#define MC_DLB_SETUP__QDR_MODE_MASK__CI                 0x00000100L
#define MC_DLB_SETUP__RXTXLP_EN_MASK__CI                0x80000000L
#define MC_DLB_STATUS_MISC0__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC1__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC2__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC3__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC4__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC5__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC6__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS_MISC7__DATA_MASK__CI              0xffffffffL
#define MC_DLB_STATUS__LOCK_MASK__CI                    0x000000f0L
#define MC_DLB_STATUS__STICK_ERROR_MASK__CI             0x0000000fL
#define MC_DLB_STATUS__SWEEP_DONE_MASK__CI              0x00000f00L
#define MC_DLB_WRITE_MASK__BIT_MASK_MASK__CI            0x003fffffL
#define MC_DLB_WRITE_MASK__CH_MASK_MASK__CI             0x0f000000L
#define MC_HUB_MISC_DBG__CTRL0_MASK__CI                 0x00001f00L
#define MC_HUB_MISC_DBG__CTRL1_MASK__CI                 0x0003e000L
#define MC_HUB_MISC_DBG__SELECT0_MASK__SI__CI           0x0000000fL
#define MC_HUB_MISC_DBG__SELECT1_MASK__SI__CI           0x000000f0L
#define MC_HUB_MISC_FRAMING__BITS_MASK                  0xffffffffL
#define MC_HUB_MISC_HUB_CG__ENABLE_MASK                 0x00040000L
#define MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK          0x00080000L
#define MC_HUB_MISC_HUB_CG__OFFDLY_MASK                 0x00000fc0L
#define MC_HUB_MISC_HUB_CG__ONDLY_MASK                  0x0000003fL
#define MC_HUB_MISC_HUB_CG__RDYDLY_MASK                 0x0003f000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ_MASK__CI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE_MASK__CI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ_MASK__CI 0x04000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ_MASK__SI 0x00000001L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE_MASK__CI 0x08000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE_MASK__SI 0x00000002L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ_MASK__CI__VI 0x00000100L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ_MASK__SI 0x00000400L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE_MASK__CI__VI 0x00000200L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE_MASK__SI 0x00000800L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ_MASK__CI__VI 0x00000001L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ_MASK__SI 0x00000004L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE_MASK__CI__VI 0x00000002L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE_MASK__SI 0x00000008L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ_MASK__CI__VI 0x00004000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ_MASK__SI 0x00010000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE_MASK__CI__VI 0x00008000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE_MASK__SI 0x00020000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_READ_MASK__CI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_WRITE_MASK__CI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ_MASK__CI__VI 0x00010000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ_MASK__SI 0x00040000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE_MASK__CI__VI 0x00020000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE_MASK__SI 0x00080000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ_MASK__CI__VI 0x00000004L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ_MASK__SI 0x00000040L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE_MASK__CI__VI 0x00000008L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE_MASK__SI 0x00000080L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_READ_MASK__CI__VI 0x00000010L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_WRITE_MASK__CI__VI 0x00000020L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_READ_MASK__CI__VI 0x00000040L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_WRITE_MASK__CI__VI 0x00000080L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ_MASK__CI__VI 0x00001000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ_MASK__SI 0x00004000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE_MASK__CI__VI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE_MASK__SI 0x00008000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ_MASK__CI__VI 0x00000400L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ_MASK__SI 0x00001000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE_MASK__CI__VI 0x00000800L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE_MASK__SI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__CI 0x00400000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__SI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__CI 0x00800000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__SI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ_MASK__CI__VI 0x00040000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ_MASK__SI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE_MASK__CI__VI 0x00080000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE_MASK__SI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ_MASK__CI 0x10000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ_MASK__SI__VI 0x04000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE_MASK__CI 0x20000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE_MASK__SI__VI 0x08000000L
#define MC_HUB_MISC_OVERRIDE__IDLE_MASK                 0x00000003L
#define MC_HUB_MISC_POWER__PM_BLACKOUT_CNTL_MASK        0x00000018L
#define MC_HUB_MISC_POWER__SRBM_GATE_OVERRIDE_MASK      0x00000004L
#define MC_HUB_MISC_SIP_CG__ENABLE_MASK                 0x00040000L
#define MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK          0x00080000L
#define MC_HUB_MISC_SIP_CG__OFFDLY_MASK                 0x00000fc0L
#define MC_HUB_MISC_SIP_CG__ONDLY_MASK                  0x0000003fL
#define MC_HUB_MISC_SIP_CG__RDYDLY_MASK                 0x0003f000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_READ_MASK       0x00000001L
#define MC_HUB_MISC_STATUS__OUTSTANDING_WRITE_MASK      0x00000002L
#define MC_HUB_MISC_VM_CG__ENABLE_MASK                  0x00040000L
#define MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK           0x00080000L
#define MC_HUB_MISC_VM_CG__OFFDLY_MASK                  0x00000fc0L
#define MC_HUB_MISC_VM_CG__ONDLY_MASK                   0x0000003fL
#define MC_HUB_MISC_VM_CG__RDYDLY_MASK                  0x0003f000L
#define MC_HUB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_HUB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_HUB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_HUB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_HUB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_HUB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_HUB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_HUB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_HUB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_HUB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI  0x0000ffffL
#define MC_HUB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI  0xffffffffL
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_HUB_RDREQ_ACPG_LIMIT__ENABLE_MASK__CI__VI    0x00000003L
#define MC_HUB_RDREQ_ACPG_LIMIT__LIMIT_COUNT_MASK__CI__VI 0x0000007cL
#define MC_HUB_RDREQ_ACPG__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_ACPG__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_RDREQ_ACPG__ENABLE_MASK__CI__VI          0x00000001L
#define MC_HUB_RDREQ_ACPG__LAZY_TIMER_MASK__CI__VI      0x00007800L
#define MC_HUB_RDREQ_ACPG__MAXBURST_MASK__CI__VI        0x00000780L
#define MC_HUB_RDREQ_ACPG__PRESCALE_MASK__CI__VI        0x00000006L
#define MC_HUB_RDREQ_ACPG__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_RDREQ_ACPG__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_RDREQ_ACPG__STALL_MODE_MASK__CI__VI      0x00000030L
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE_MASK__CI__VI  0x00000040L
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_ACPG__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_RDREQ_ACPO__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_ACPO__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_RDREQ_ACPO__ENABLE_MASK__CI__VI          0x00000001L
#define MC_HUB_RDREQ_ACPO__LAZY_TIMER_MASK__CI__VI      0x00007800L
#define MC_HUB_RDREQ_ACPO__MAXBURST_MASK__CI__VI        0x00000780L
#define MC_HUB_RDREQ_ACPO__PRESCALE_MASK__CI__VI        0x00000006L
#define MC_HUB_RDREQ_ACPO__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_RDREQ_ACPO__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_RDREQ_ACPO__STALL_MODE_MASK__CI__VI      0x00000030L
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE_MASK__CI__VI  0x00000040L
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_ACPO__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE_MASK__CI 0x00100000L
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL0_MASK          0x00000004L
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL1_MASK          0x00000008L
#define MC_HUB_RDREQ_CNTL__MCDW_STALL_MODE_MASK         0x00000020L
#define MC_HUB_RDREQ_CNTL__MCDX_STALL_MODE_MASK         0x00000040L
#define MC_HUB_RDREQ_CNTL__MCDY_STALL_MODE_MASK         0x00000080L
#define MC_HUB_RDREQ_CNTL__MCDZ_STALL_MODE_MASK         0x00000100L
#define MC_HUB_RDREQ_CNTL__OVERRIDE_STALL_ENABLE_MASK   0x00000010L
#define MC_HUB_RDREQ_CNTL__REMOTE_BLACKOUT_MASK         0x00000001L
#define MC_HUB_RDREQ_CPC__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_CPC__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_CPC__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_CPC__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_CPC__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_CPC__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_CPF__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_CPF__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_CPF__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_CPF__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_CPF__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_CPF__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_CPG__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_CPG__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_CPG__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_CPG__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_CPG__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_CPG__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_CREDITS__STOR0_MASK                0x00ff0000L
#define MC_HUB_RDREQ_CREDITS__STOR1_MASK                0xff000000L
#define MC_HUB_RDREQ_CREDITS__VM0_MASK                  0x000000ffL
#define MC_HUB_RDREQ_CREDITS__VM1_MASK                  0x0000ff00L
#define MC_HUB_RDREQ_DMIF_LIMIT__ENABLE_MASK            0x00000003L
#define MC_HUB_RDREQ_DMIF_LIMIT__LIMIT_COUNT_MASK       0x0000007cL
#define MC_HUB_RDREQ_DMIF__BLACKOUT_EXEMPT_MASK         0x00000008L
#define MC_HUB_RDREQ_DMIF__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_DMIF__LAZY_TIMER_MASK              0x00007800L
#define MC_HUB_RDREQ_DMIF__MAXBURST_MASK                0x00000780L
#define MC_HUB_RDREQ_DMIF__PRESCALE_MASK                0x00000006L
#define MC_HUB_RDREQ_DMIF__STALL_MODE_MASK              0x00000030L
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE_MASK          0x00000040L
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE_WTM_MASK      0x00008000L
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD_MASK         0x000000ffL
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD_MASK         0x000000ffL
#define MC_HUB_RDREQ_HDP__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_HDP__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_HDP__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_HDP__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_HDP__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_HDP__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_IA0__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_IA0__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_IA0__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_IA0__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_IA0__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_IA0__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_IA1__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_IA1__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_IA1__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_IA1__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_IA1__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_IA1__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_IA__BLACKOUT_EXEMPT_MASK__CI       0x00000008L
#define MC_HUB_RDREQ_IA__ENABLE_MASK__CI                0x00000001L
#define MC_HUB_RDREQ_IA__LAZY_TIMER_MASK__CI            0x00007800L
#define MC_HUB_RDREQ_IA__MAXBURST_MASK__CI              0x00000780L
#define MC_HUB_RDREQ_IA__PRESCALE_MASK__CI              0x00000006L
#define MC_HUB_RDREQ_IA__STALL_MODE_MASK__CI            0x00000030L
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE_MASK__CI        0x00000040L
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE_WTM_MASK__CI    0x00008000L
#define MC_HUB_RDREQ_MCDW__ASK_CREDITS_MASK             0x0003f800L
#define MC_HUB_RDREQ_MCDW__BLACKOUT_EXEMPT_MASK         0x00000002L
#define MC_HUB_RDREQ_MCDW__BUS_MASK                     0x00000004L
#define MC_HUB_RDREQ_MCDW__DISPLAY_CREDITS_MASK         0x01fc0000L
#define MC_HUB_RDREQ_MCDW__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_MCDW__LAZY_TIMER_MASK              0x00000780L
#define MC_HUB_RDREQ_MCDW__MAXBURST_MASK                0x00000078L
#define MC_HUB_RDREQ_MCDW__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDX__ASK_CREDITS_MASK             0x0003f800L
#define MC_HUB_RDREQ_MCDX__BLACKOUT_EXEMPT_MASK         0x00000002L
#define MC_HUB_RDREQ_MCDX__BUS_MASK                     0x00000004L
#define MC_HUB_RDREQ_MCDX__DISPLAY_CREDITS_MASK         0x01fc0000L
#define MC_HUB_RDREQ_MCDX__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_MCDX__LAZY_TIMER_MASK              0x00000780L
#define MC_HUB_RDREQ_MCDX__MAXBURST_MASK                0x00000078L
#define MC_HUB_RDREQ_MCDX__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDY__ASK_CREDITS_MASK             0x0003f800L
#define MC_HUB_RDREQ_MCDY__BLACKOUT_EXEMPT_MASK         0x00000002L
#define MC_HUB_RDREQ_MCDY__BUS_MASK                     0x00000004L
#define MC_HUB_RDREQ_MCDY__DISPLAY_CREDITS_MASK         0x01fc0000L
#define MC_HUB_RDREQ_MCDY__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_MCDY__LAZY_TIMER_MASK              0x00000780L
#define MC_HUB_RDREQ_MCDY__MAXBURST_MASK                0x00000078L
#define MC_HUB_RDREQ_MCDY__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDZ__ASK_CREDITS_MASK             0x0003f800L
#define MC_HUB_RDREQ_MCDZ__BLACKOUT_EXEMPT_MASK         0x00000002L
#define MC_HUB_RDREQ_MCDZ__BUS_MASK                     0x00000004L
#define MC_HUB_RDREQ_MCDZ__DISPLAY_CREDITS_MASK         0x01fc0000L
#define MC_HUB_RDREQ_MCDZ__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_MCDZ__LAZY_TIMER_MASK              0x00000780L
#define MC_HUB_RDREQ_MCDZ__MAXBURST_MASK                0x00000078L
#define MC_HUB_RDREQ_MCDZ__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCIF__BLACKOUT_EXEMPT_MASK         0x00000008L
#define MC_HUB_RDREQ_MCIF__ENABLE_MASK                  0x00000001L
#define MC_HUB_RDREQ_MCIF__LAZY_TIMER_MASK              0x00007800L
#define MC_HUB_RDREQ_MCIF__MAXBURST_MASK                0x00000780L
#define MC_HUB_RDREQ_MCIF__PRESCALE_MASK                0x00000006L
#define MC_HUB_RDREQ_MCIF__STALL_MODE_MASK              0x00000030L
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE_MASK          0x00000040L
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE_WTM_MASK      0x00008000L
#define MC_HUB_RDREQ_RLC__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_RLC__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_RLC__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_RLC__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_RLC__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_RLC__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_SAM__BLACKOUT_EXEMPT_MASK__CI      0x00000008L
#define MC_HUB_RDREQ_SAM__ENABLE_MASK__CI               0x00000001L
#define MC_HUB_RDREQ_SAM__LAZY_TIMER_MASK__CI           0x00007800L
#define MC_HUB_RDREQ_SAM__MAXBURST_MASK__CI             0x00000780L
#define MC_HUB_RDREQ_SAM__PRESCALE_MASK__CI             0x00000006L
#define MC_HUB_RDREQ_SAM__STALL_MODE_MASK__CI           0x00000030L
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE_MASK__CI       0x00000040L
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE_WTM_MASK__CI   0x00008000L
#define MC_HUB_RDREQ_SDMA0__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_SDMA0__ENABLE_MASK__CI__VI         0x00000001L
#define MC_HUB_RDREQ_SDMA0__LAZY_TIMER_MASK__CI__VI     0x00007800L
#define MC_HUB_RDREQ_SDMA0__MAXBURST_MASK__CI__VI       0x00000780L
#define MC_HUB_RDREQ_SDMA0__PRESCALE_MASK__CI__VI       0x00000006L
#define MC_HUB_RDREQ_SDMA0__STALL_MODE_MASK__CI__VI     0x00000030L
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_SDMA1__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_SDMA1__ENABLE_MASK__CI__VI         0x00000001L
#define MC_HUB_RDREQ_SDMA1__LAZY_TIMER_MASK__CI__VI     0x00007800L
#define MC_HUB_RDREQ_SDMA1__MAXBURST_MASK__CI__VI       0x00000780L
#define MC_HUB_RDREQ_SDMA1__PRESCALE_MASK__CI__VI       0x00000006L
#define MC_HUB_RDREQ_SDMA1__STALL_MODE_MASK__CI__VI     0x00000030L
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_SEM__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_SEM__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_SEM__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_SEM__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_SEM__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_SEM__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_SIP__ASK_CREDITS_MASK              0x0000007fL
#define MC_HUB_RDREQ_SIP__DISPLAY_CREDITS_MASK          0x00007f00L
#define MC_HUB_RDREQ_SIP__DUMMY_MASK__SI__CI            0x00000080L
#define MC_HUB_RDREQ_SMU__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_SMU__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_SMU__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_SMU__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_SMU__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_SMU__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_STATUS__MCDW_RD_AVAIL_MASK         0x00000002L
#define MC_HUB_RDREQ_STATUS__MCDX_RD_AVAIL_MASK         0x00000004L
#define MC_HUB_RDREQ_STATUS__MCDY_RD_AVAIL_MASK         0x00000008L
#define MC_HUB_RDREQ_STATUS__MCDZ_RD_AVAIL_MASK         0x00000010L
#define MC_HUB_RDREQ_STATUS__SIP_AVAIL_MASK             0x00000001L
#define MC_HUB_RDREQ_UMC__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_UMC__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_UMC__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_UMC__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_UMC__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_UMC__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_UVD__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_UVD__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_UVD__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_UVD__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_UVD__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_UVD__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_UVD__VM_BYPASS_MASK                0x00010000L
#define MC_HUB_RDREQ_VCEU__BLACKOUT_EXEMPT_MASK__SI__CI 0x00000008L
#define MC_HUB_RDREQ_VCEU__ENABLE_MASK__SI__CI          0x00000001L
#define MC_HUB_RDREQ_VCEU__LAZY_TIMER_MASK__SI__CI      0x00007800L
#define MC_HUB_RDREQ_VCEU__MAXBURST_MASK__SI__CI        0x00000780L
#define MC_HUB_RDREQ_VCEU__PRESCALE_MASK__SI__CI        0x00000006L
#define MC_HUB_RDREQ_VCEU__STALL_MODE_MASK__SI__CI      0x00000030L
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE_MASK__SI__CI  0x00000040L
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_RDREQ_VCE__BLACKOUT_EXEMPT_MASK__SI__CI  0x00000008L
#define MC_HUB_RDREQ_VCE__ENABLE_MASK__SI__CI           0x00000001L
#define MC_HUB_RDREQ_VCE__LAZY_TIMER_MASK__SI__CI       0x00007800L
#define MC_HUB_RDREQ_VCE__MAXBURST_MASK__SI__CI         0x00000780L
#define MC_HUB_RDREQ_VCE__PRESCALE_MASK__SI__CI         0x00000006L
#define MC_HUB_RDREQ_VCE__STALL_MODE_MASK__SI__CI       0x00000030L
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE_MASK__SI__CI   0x00000040L
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_RDREQ_VMC__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_RDREQ_VMC__ENABLE_MASK                   0x00000001L
#define MC_HUB_RDREQ_VMC__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_RDREQ_VMC__MAXBURST_MASK                 0x00000780L
#define MC_HUB_RDREQ_VMC__PRESCALE_MASK                 0x00000006L
#define MC_HUB_RDREQ_VMC__STALL_MODE_MASK               0x00000030L
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP0_DECREMENT_MASK    0x00000007L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP1_DECREMENT_MASK    0x00000038L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP2_DECREMENT_MASK    0x000001c0L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP3_DECREMENT_MASK    0x00000e00L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP4_DECREMENT_MASK    0x00007000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP5_DECREMENT_MASK    0x00038000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP6_DECREMENT_MASK    0x001c0000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP7_DECREMENT_MASK    0x00e00000L
#define MC_HUB_RDREQ_XDMAM__BLACKOUT_EXEMPT_MASK        0x00000008L
#define MC_HUB_RDREQ_XDMAM__ENABLE_MASK                 0x00000001L
#define MC_HUB_RDREQ_XDMAM__LAZY_TIMER_MASK             0x00007800L
#define MC_HUB_RDREQ_XDMAM__MAXBURST_MASK               0x00000780L
#define MC_HUB_RDREQ_XDMAM__PRESCALE_MASK               0x00000006L
#define MC_HUB_RDREQ_XDMAM__STALL_MODE_MASK             0x00000030L
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE_MASK         0x00000040L
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE_WTM_MASK     0x00008000L
#define MC_HUB_SHARED_DAGB_DLY__DLY_MASK                0x0000003fL
#define MC_HUB_SHARED_DAGB_DLY__POS_MASK                0x1f000000L
#define MC_HUB_WDP_ACPG__BLACKOUT_EXEMPT_MASK__CI__VI   0x00000008L
#define MC_HUB_WDP_ACPG__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_WDP_ACPG__ENABLE_MASK__CI__VI            0x00000001L
#define MC_HUB_WDP_ACPG__LAZY_TIMER_MASK__CI__VI        0x00007800L
#define MC_HUB_WDP_ACPG__MAXBURST_MASK__CI__VI          0x00000780L
#define MC_HUB_WDP_ACPG__PRESCALE_MASK__CI__VI          0x00000006L
#define MC_HUB_WDP_ACPG__PRIORITY_DISABLE_MASK__CI__VI  0x00020000L
#define MC_HUB_WDP_ACPG__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_WDP_ACPG__STALL_MODE_MASK__CI__VI        0x00000030L
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE_MASK__CI__VI    0x00000040L
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_ACPG__STALL_THRESHOLD_MASK__CI__VI   0x01f80000L
#define MC_HUB_WDP_ACPO__BLACKOUT_EXEMPT_MASK__CI__VI   0x00000008L
#define MC_HUB_WDP_ACPO__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_WDP_ACPO__ENABLE_MASK__CI__VI            0x00000001L
#define MC_HUB_WDP_ACPO__LAZY_TIMER_MASK__CI__VI        0x00007800L
#define MC_HUB_WDP_ACPO__MAXBURST_MASK__CI__VI          0x00000780L
#define MC_HUB_WDP_ACPO__PRESCALE_MASK__CI__VI          0x00000006L
#define MC_HUB_WDP_ACPO__PRIORITY_DISABLE_MASK__CI__VI  0x00020000L
#define MC_HUB_WDP_ACPO__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_WDP_ACPO__STALL_MODE_MASK__CI__VI        0x00000030L
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE_MASK__CI__VI    0x00000040L
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_ACPO__STALL_THRESHOLD_MASK__CI__VI   0x01f80000L
#define MC_HUB_WDP_BP__ENABLE_MASK                      0x00000001L
#define MC_HUB_WDP_BP__RDRET_MASK                       0x0003fffeL
#define MC_HUB_WDP_BP__WRREQ_MASK                       0x3ffc0000L
#define MC_HUB_WDP_CNTL__DEBUG_REG_MASK                 0x00001fe0L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL0_MASK    0x00002000L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL1_MASK    0x00004000L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_INTERNAL_MASK 0x00008000L
#define MC_HUB_WDP_CNTL__DISP_WAIT_EOP_MASK             0x00040000L
#define MC_HUB_WDP_CNTL__FAIR_CH_SW_MASK                0x00010000L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL0_MASK            0x00000002L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL1_MASK            0x00000004L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_INTERNAL_MASK        0x00000008L
#define MC_HUB_WDP_CNTL__LCLWRREQ_BYPASS_MASK           0x00020000L
#define MC_HUB_WDP_CNTL__MCD_WAIT_EOP_MASK              0x00080000L
#define MC_HUB_WDP_CNTL__OVERRIDE_STALL_ENABLE_MASK     0x00000010L
#define MC_HUB_WDP_CNTL__SIP_WAIT_EOP_MASK              0x00100000L
#define MC_HUB_WDP_CPC__BLACKOUT_EXEMPT_MASK__CI        0x00000008L
#define MC_HUB_WDP_CPC__ENABLE_MASK__CI                 0x00000001L
#define MC_HUB_WDP_CPC__LAZY_TIMER_MASK__CI             0x00007800L
#define MC_HUB_WDP_CPC__MAXBURST_MASK__CI               0x00000780L
#define MC_HUB_WDP_CPC__PRESCALE_MASK__CI               0x00000006L
#define MC_HUB_WDP_CPC__STALL_MODE_MASK__CI             0x00000030L
#define MC_HUB_WDP_CPC__STALL_OVERRIDE_MASK__CI         0x00000040L
#define MC_HUB_WDP_CPC__STALL_OVERRIDE_WTM_MASK__CI     0x00008000L
#define MC_HUB_WDP_CPF__BLACKOUT_EXEMPT_MASK__CI        0x00000008L
#define MC_HUB_WDP_CPF__ENABLE_MASK__CI                 0x00000001L
#define MC_HUB_WDP_CPF__LAZY_TIMER_MASK__CI             0x00007800L
#define MC_HUB_WDP_CPF__MAXBURST_MASK__CI               0x00000780L
#define MC_HUB_WDP_CPF__PRESCALE_MASK__CI               0x00000006L
#define MC_HUB_WDP_CPF__STALL_MODE_MASK__CI             0x00000030L
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_MASK__CI         0x00000040L
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_WTM_MASK__CI     0x00008000L
#define MC_HUB_WDP_CPG__BLACKOUT_EXEMPT_MASK__CI        0x00000008L
#define MC_HUB_WDP_CPG__ENABLE_MASK__CI                 0x00000001L
#define MC_HUB_WDP_CPG__LAZY_TIMER_MASK__CI             0x00007800L
#define MC_HUB_WDP_CPG__MAXBURST_MASK__CI               0x00000780L
#define MC_HUB_WDP_CPG__PRESCALE_MASK__CI               0x00000006L
#define MC_HUB_WDP_CPG__STALL_MODE_MASK__CI             0x00000030L
#define MC_HUB_WDP_CPG__STALL_OVERRIDE_MASK__CI         0x00000040L
#define MC_HUB_WDP_CPG__STALL_OVERRIDE_WTM_MASK__CI     0x00008000L
#define MC_HUB_WDP_CREDITS__STOR0_MASK                  0x00ff0000L
#define MC_HUB_WDP_CREDITS__STOR1_MASK                  0xff000000L
#define MC_HUB_WDP_CREDITS__VM0_MASK                    0x000000ffL
#define MC_HUB_WDP_CREDITS__VM1_MASK                    0x0000ff00L
#define MC_HUB_WDP_ERR__MGPU1_TARG_SYS_MASK             0x00000001L
#define MC_HUB_WDP_ERR__MGPU2_TARG_SYS_MASK             0x00000002L
#define MC_HUB_WDP_GBL0__LAZY_TIMER_MASK                0x000000f0L
#define MC_HUB_WDP_GBL0__MAXBURST_MASK                  0x0000000fL
#define MC_HUB_WDP_GBL0__STALL_MODE_MASK                0x00010000L
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_MASK           0x0000ff00L
#define MC_HUB_WDP_GBL1__LAZY_TIMER_MASK                0x000000f0L
#define MC_HUB_WDP_GBL1__MAXBURST_MASK                  0x0000000fL
#define MC_HUB_WDP_GBL1__STALL_MODE_MASK                0x00010000L
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_MASK           0x0000ff00L
#define MC_HUB_WDP_HDP__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_HDP__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_HDP__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_HDP__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_HDP__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_HDP__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_HDP__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_HDP__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_IH__BLACKOUT_EXEMPT_MASK             0x00000008L
#define MC_HUB_WDP_IH__ENABLE_MASK                      0x00000001L
#define MC_HUB_WDP_IH__LAZY_TIMER_MASK                  0x00007800L
#define MC_HUB_WDP_IH__MAXBURST_MASK                    0x00000780L
#define MC_HUB_WDP_IH__PRESCALE_MASK                    0x00000006L
#define MC_HUB_WDP_IH__STALL_MODE_MASK                  0x00000030L
#define MC_HUB_WDP_IH__STALL_OVERRIDE_MASK              0x00000040L
#define MC_HUB_WDP_IH__STALL_OVERRIDE_WTM_MASK          0x00008000L
#define MC_HUB_WDP_MCDW__ASK_CREDITS_MASK               0x00001f80L
#define MC_HUB_WDP_MCDW__ASK_CREDITS_W_MASK             0x7f000000L
#define MC_HUB_WDP_MCDW__BLACKOUT_EXEMPT_MASK           0x00000002L
#define MC_HUB_WDP_MCDW__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_MCDW__LAZY_TIMER_MASK                0x0001e000L
#define MC_HUB_WDP_MCDW__MAXBURST_MASK                  0x00000078L
#define MC_HUB_WDP_MCDW__STALL_MODE_MASK                0x00000004L
#define MC_HUB_WDP_MCDW__STALL_THRESHOLD_MASK           0x00fe0000L
#define MC_HUB_WDP_MCDX__ASK_CREDITS_MASK               0x00001f80L
#define MC_HUB_WDP_MCDX__ASK_CREDITS_W_MASK             0x7f000000L
#define MC_HUB_WDP_MCDX__BLACKOUT_EXEMPT_MASK           0x00000002L
#define MC_HUB_WDP_MCDX__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_MCDX__LAZY_TIMER_MASK                0x0001e000L
#define MC_HUB_WDP_MCDX__MAXBURST_MASK                  0x00000078L
#define MC_HUB_WDP_MCDX__STALL_MODE_MASK                0x00000004L
#define MC_HUB_WDP_MCDX__STALL_THRESHOLD_MASK           0x00fe0000L
#define MC_HUB_WDP_MCDY__ASK_CREDITS_MASK               0x00001f80L
#define MC_HUB_WDP_MCDY__ASK_CREDITS_W_MASK             0x7f000000L
#define MC_HUB_WDP_MCDY__BLACKOUT_EXEMPT_MASK           0x00000002L
#define MC_HUB_WDP_MCDY__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_MCDY__LAZY_TIMER_MASK                0x0001e000L
#define MC_HUB_WDP_MCDY__MAXBURST_MASK                  0x00000078L
#define MC_HUB_WDP_MCDY__STALL_MODE_MASK                0x00000004L
#define MC_HUB_WDP_MCDY__STALL_THRESHOLD_MASK           0x00fe0000L
#define MC_HUB_WDP_MCDZ__ASK_CREDITS_MASK               0x00001f80L
#define MC_HUB_WDP_MCDZ__ASK_CREDITS_W_MASK             0x7f000000L
#define MC_HUB_WDP_MCDZ__BLACKOUT_EXEMPT_MASK           0x00000002L
#define MC_HUB_WDP_MCDZ__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_MCDZ__LAZY_TIMER_MASK                0x0001e000L
#define MC_HUB_WDP_MCDZ__MAXBURST_MASK                  0x00000078L
#define MC_HUB_WDP_MCDZ__STALL_MODE_MASK                0x00000004L
#define MC_HUB_WDP_MCDZ__STALL_THRESHOLD_MASK           0x00fe0000L
#define MC_HUB_WDP_MCIF__BLACKOUT_EXEMPT_MASK           0x00000008L
#define MC_HUB_WDP_MCIF__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_MCIF__LAZY_TIMER_MASK                0x00007800L
#define MC_HUB_WDP_MCIF__MAXBURST_MASK                  0x00000780L
#define MC_HUB_WDP_MCIF__PRESCALE_MASK                  0x00000006L
#define MC_HUB_WDP_MCIF__STALL_MODE_MASK                0x00000030L
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE_MASK            0x00000040L
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE_WTM_MASK        0x00008000L
#define MC_HUB_WDP_MGPU2__CID2_MASK__SI__CI             0x000000ffL
#define MC_HUB_WDP_MGPU__CID_MASK__SI__CI               0x0000ff00L
#define MC_HUB_WDP_MGPU__ENABLE_MASK__SI__CI            0x00800000L
#define MC_HUB_WDP_MGPU__MGPU_PRIORITY_TIME_MASK__SI__CI 0x007f0000L
#define MC_HUB_WDP_MGPU__OTH_PRIORITY_TIME_MASK__SI__CI 0x7f000000L
#define MC_HUB_WDP_MGPU__STOR_MASK__SI__CI              0x000000ffL
#define MC_HUB_WDP_RLC__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_RLC__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_RLC__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_RLC__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_RLC__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_RLC__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_RLC__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_RLC__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_SAM__BLACKOUT_EXEMPT_MASK__CI        0x00000008L
#define MC_HUB_WDP_SAM__ENABLE_MASK__CI                 0x00000001L
#define MC_HUB_WDP_SAM__LAZY_TIMER_MASK__CI             0x00007800L
#define MC_HUB_WDP_SAM__MAXBURST_MASK__CI               0x00000780L
#define MC_HUB_WDP_SAM__PRESCALE_MASK__CI               0x00000006L
#define MC_HUB_WDP_SAM__STALL_MODE_MASK__CI             0x00000030L
#define MC_HUB_WDP_SAM__STALL_OVERRIDE_MASK__CI         0x00000040L
#define MC_HUB_WDP_SAM__STALL_OVERRIDE_WTM_MASK__CI     0x00008000L
#define MC_HUB_WDP_SDMA0__BLACKOUT_EXEMPT_MASK__CI__VI  0x00000008L
#define MC_HUB_WDP_SDMA0__ENABLE_MASK__CI__VI           0x00000001L
#define MC_HUB_WDP_SDMA0__LAZY_TIMER_MASK__CI__VI       0x00007800L
#define MC_HUB_WDP_SDMA0__MAXBURST_MASK__CI__VI         0x00000780L
#define MC_HUB_WDP_SDMA0__PRESCALE_MASK__CI__VI         0x00000006L
#define MC_HUB_WDP_SDMA0__STALL_MODE_MASK__CI__VI       0x00000030L
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE_MASK__CI__VI   0x00000040L
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SDMA1__BLACKOUT_EXEMPT_MASK__CI__VI  0x00000008L
#define MC_HUB_WDP_SDMA1__ENABLE_MASK__CI__VI           0x00000001L
#define MC_HUB_WDP_SDMA1__LAZY_TIMER_MASK__CI__VI       0x00007800L
#define MC_HUB_WDP_SDMA1__MAXBURST_MASK__CI__VI         0x00000780L
#define MC_HUB_WDP_SDMA1__PRESCALE_MASK__CI__VI         0x00000006L
#define MC_HUB_WDP_SDMA1__STALL_MODE_MASK__CI__VI       0x00000030L
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE_MASK__CI__VI   0x00000040L
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SEM__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_SEM__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_SEM__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_SEM__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_SEM__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_SEM__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_SEM__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_SEM__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_SH0__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_SH0__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_SH0__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_SH0__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_SH0__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_SH0__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_SH0__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_SH0__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_SH1__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_SH1__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_SH1__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_SH1__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_SH1__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_SH1__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_SH1__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_SH1__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_SH2__BLACKOUT_EXEMPT_MASK__CI__VI    0x00000008L
#define MC_HUB_WDP_SH2__ENABLE_MASK__CI__VI             0x00000001L
#define MC_HUB_WDP_SH2__LAZY_TIMER_MASK__CI__VI         0x00007800L
#define MC_HUB_WDP_SH2__MAXBURST_MASK__CI__VI           0x00000780L
#define MC_HUB_WDP_SH2__PRESCALE_MASK__CI__VI           0x00000006L
#define MC_HUB_WDP_SH2__STALL_MODE_MASK__CI__VI         0x00000030L
#define MC_HUB_WDP_SH2__STALL_OVERRIDE_MASK__CI__VI     0x00000040L
#define MC_HUB_WDP_SH2__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SH3__BLACKOUT_EXEMPT_MASK__CI__VI    0x00000008L
#define MC_HUB_WDP_SH3__ENABLE_MASK__CI__VI             0x00000001L
#define MC_HUB_WDP_SH3__LAZY_TIMER_MASK__CI__VI         0x00007800L
#define MC_HUB_WDP_SH3__MAXBURST_MASK__CI__VI           0x00000780L
#define MC_HUB_WDP_SH3__PRESCALE_MASK__CI__VI           0x00000006L
#define MC_HUB_WDP_SH3__STALL_MODE_MASK__CI__VI         0x00000030L
#define MC_HUB_WDP_SH3__STALL_OVERRIDE_MASK__CI__VI     0x00000040L
#define MC_HUB_WDP_SH3__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SIP__ASK_CREDITS_MASK                0x000001fcL
#define MC_HUB_WDP_SIP__STALL_MODE_MASK                 0x00000003L
#define MC_HUB_WDP_SMU__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_SMU__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_SMU__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_SMU__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_SMU__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_SMU__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_SMU__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_SMU__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_STATUS__MCDW_RD_AVAIL_MASK           0x00000002L
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL_MASK__SI       0x00000800L
#define MC_HUB_WDP_STATUS__MCDX_RD_AVAIL_MASK           0x00000004L
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL_MASK__SI       0x00001000L
#define MC_HUB_WDP_STATUS__MCDY_RD_AVAIL_MASK           0x00000008L
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL_MASK__SI       0x00002000L
#define MC_HUB_WDP_STATUS__MCDZ_RD_AVAIL_MASK           0x00000010L
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL_MASK__SI       0x00004000L
#define MC_HUB_WDP_STATUS__SIP_AVAIL_MASK               0x00000001L
#define MC_HUB_WDP_UMC__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_UMC__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_UMC__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_UMC__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_UMC__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_UMC__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_UMC__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_UMC__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_UVD__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_UVD__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_UVD__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_UVD__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_UVD__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_UVD__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_UVD__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_UVD__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WDP_UVD__VM_BYPASS_MASK                  0x00010000L
#define MC_HUB_WDP_VCEU__BLACKOUT_EXEMPT_MASK__SI__CI   0x00000008L
#define MC_HUB_WDP_VCEU__ENABLE_MASK__SI__CI            0x00000001L
#define MC_HUB_WDP_VCEU__LAZY_TIMER_MASK__SI__CI        0x00007800L
#define MC_HUB_WDP_VCEU__MAXBURST_MASK__SI__CI          0x00000780L
#define MC_HUB_WDP_VCEU__PRESCALE_MASK__SI__CI          0x00000006L
#define MC_HUB_WDP_VCEU__STALL_MODE_MASK__SI__CI        0x00000030L
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE_MASK__SI__CI    0x00000040L
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_WDP_VCE__BLACKOUT_EXEMPT_MASK__SI__CI    0x00000008L
#define MC_HUB_WDP_VCE__ENABLE_MASK__SI__CI             0x00000001L
#define MC_HUB_WDP_VCE__LAZY_TIMER_MASK__SI__CI         0x00007800L
#define MC_HUB_WDP_VCE__MAXBURST_MASK__SI__CI           0x00000780L
#define MC_HUB_WDP_VCE__PRESCALE_MASK__SI__CI           0x00000006L
#define MC_HUB_WDP_VCE__STALL_MODE_MASK__SI__CI         0x00000030L
#define MC_HUB_WDP_VCE__STALL_OVERRIDE_MASK__SI__CI     0x00000040L
#define MC_HUB_WDP_VCE__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_WDP_WTM_CNTL__GROUP0_DECREMENT_MASK      0x00000007L
#define MC_HUB_WDP_WTM_CNTL__GROUP1_DECREMENT_MASK      0x00000038L
#define MC_HUB_WDP_WTM_CNTL__GROUP2_DECREMENT_MASK      0x000001c0L
#define MC_HUB_WDP_WTM_CNTL__GROUP3_DECREMENT_MASK      0x00000e00L
#define MC_HUB_WDP_WTM_CNTL__GROUP4_DECREMENT_MASK      0x00007000L
#define MC_HUB_WDP_WTM_CNTL__GROUP5_DECREMENT_MASK      0x00038000L
#define MC_HUB_WDP_WTM_CNTL__GROUP6_DECREMENT_MASK      0x001c0000L
#define MC_HUB_WDP_WTM_CNTL__GROUP7_DECREMENT_MASK      0x00e00000L
#define MC_HUB_WDP_XDMAM__BLACKOUT_EXEMPT_MASK          0x00000008L
#define MC_HUB_WDP_XDMAM__BYPASS_AVAIL_OVERRIDE_MASK    0x00010000L
#define MC_HUB_WDP_XDMAM__ENABLE_MASK                   0x00000001L
#define MC_HUB_WDP_XDMAM__LAZY_TIMER_MASK               0x00007800L
#define MC_HUB_WDP_XDMAM__MAXBURST_MASK                 0x00000780L
#define MC_HUB_WDP_XDMAM__PRESCALE_MASK                 0x00000006L
#define MC_HUB_WDP_XDMAM__STALL_MODE_MASK               0x00000030L
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE_MASK           0x00000040L
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE_WTM_MASK       0x00008000L
#define MC_HUB_WDP_XDMA__BLACKOUT_EXEMPT_MASK           0x00000008L
#define MC_HUB_WDP_XDMA__BYPASS_AVAIL_OVERRIDE_MASK     0x00010000L
#define MC_HUB_WDP_XDMA__ENABLE_MASK                    0x00000001L
#define MC_HUB_WDP_XDMA__LAZY_TIMER_MASK                0x00007800L
#define MC_HUB_WDP_XDMA__MAXBURST_MASK                  0x00000780L
#define MC_HUB_WDP_XDMA__PRESCALE_MASK                  0x00000006L
#define MC_HUB_WDP_XDMA__STALL_MODE_MASK                0x00000030L
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE_MASK            0x00000040L
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE_WTM_MASK        0x00008000L
#define MC_HUB_WDP_XDP__BLACKOUT_EXEMPT_MASK            0x00000008L
#define MC_HUB_WDP_XDP__ENABLE_MASK                     0x00000001L
#define MC_HUB_WDP_XDP__LAZY_TIMER_MASK                 0x00007800L
#define MC_HUB_WDP_XDP__MAXBURST_MASK                   0x00000780L
#define MC_HUB_WDP_XDP__PRESCALE_MASK                   0x00000006L
#define MC_HUB_WDP_XDP__STALL_MODE_MASK                 0x00000030L
#define MC_HUB_WDP_XDP__STALL_OVERRIDE_MASK             0x00000040L
#define MC_HUB_WDP_XDP__STALL_OVERRIDE_WTM_MASK         0x00008000L
#define MC_HUB_WRRET_CNTL__BP_ENABLE_MASK               0x00200000L
#define MC_HUB_WRRET_CNTL__BP_MASK                      0x001ffffeL
#define MC_HUB_WRRET_CNTL__DEBUG_REG_MASK               0x3fc00000L
#define MC_HUB_WRRET_CNTL__DISABLE_SELF_INIT_MASK       0x40000000L
#define MC_HUB_WRRET_CNTL__FAIR_CH_SW_MASK              0x80000000L
#define MC_HUB_WRRET_CNTL__JUMPAHEAD_MASK               0x00000001L
#define MC_HUB_WRRET_MCDW__CREDIT_COUNT_MASK            0x000000feL
#define MC_HUB_WRRET_MCDW__STALL_MODE_MASK              0x00000001L
#define MC_HUB_WRRET_MCDX__CREDIT_COUNT_MASK            0x000000feL
#define MC_HUB_WRRET_MCDX__STALL_MODE_MASK              0x00000001L
#define MC_HUB_WRRET_MCDY__CREDIT_COUNT_MASK            0x000000feL
#define MC_HUB_WRRET_MCDY__STALL_MODE_MASK              0x00000001L
#define MC_HUB_WRRET_MCDZ__CREDIT_COUNT_MASK            0x000000feL
#define MC_HUB_WRRET_MCDZ__STALL_MODE_MASK              0x00000001L
#define MC_HUB_WRRET_STATUS__MCDW_AVAIL_MASK            0x00000001L
#define MC_HUB_WRRET_STATUS__MCDX_AVAIL_MASK            0x00000002L
#define MC_HUB_WRRET_STATUS__MCDY_AVAIL_MASK            0x00000004L
#define MC_HUB_WRRET_STATUS__MCDZ_AVAIL_MASK            0x00000008L
#define MC_IMP_CNTL__CAL_PWRON_MASK__SI__CI             0x80000000L
#define MC_IMP_CNTL__CAL_VREFMODE_MASK__SI__CI          0x00000040L
#define MC_IMP_CNTL__CAL_VREF_MASK__SI__CI              0x007f0000L
#define MC_IMP_CNTL__CAL_VREF_SEL_MASK__SI__CI          0x00000020L
#define MC_IMP_CNTL__CAL_WHEN_IDLE_MASK__SI__CI         0x20000000L
#define MC_IMP_CNTL__CAL_WHEN_REFRESH_MASK__SI__CI      0x40000000L
#define MC_IMP_CNTL__CLEAR_TIMEOUT_ERR_MASK__SI__CI     0x00000200L
#define MC_IMP_CNTL__MEM_IO_SAMPLE_CNT_MASK__SI__CI     0x0000e000L
#define MC_IMP_CNTL__MEM_IO_UPDATE_RATE_MASK__SI__CI    0x0000001fL
#define MC_IMP_CNTL__TIMEOUT_ERR_MASK__SI__CI           0x00000100L
#define MC_IMP_DEBUG__DEBUG_CAL_DONE_MASK__SI__CI       0x80000000L
#define MC_IMP_DEBUG__DEBUG_CAL_EN_MASK__SI__CI         0x10000000L
#define MC_IMP_DEBUG__DEBUG_CAL_INTR_MASK__SI__CI       0x40000000L
#define MC_IMP_DEBUG__DEBUG_CAL_START_MASK__SI__CI      0x20000000L
#define MC_IMP_DEBUG__PMVCAL_RESERVED_MASK__CI          0x00ff0000L
#define MC_IMP_DEBUG__PMVCAL_RESERVED_MASK__SI          0x0fff0000L
#define MC_IMP_DEBUG__TIMEOUT_CNTR_MASK__SI__CI         0x0000ff00L
#define MC_IMP_DEBUG__TSTARTUP_CNTR_MASK__SI__CI        0x000000ffL
#define MC_IMP_DQ_STATUS__CH0_DQ_NSTR_MASK__SI__CI      0x0000ff00L
#define MC_IMP_DQ_STATUS__CH0_DQ_PSTR_MASK__SI__CI      0x000000ffL
#define MC_IMP_DQ_STATUS__CH1_DQ_NSTR_MASK__SI__CI      0xff000000L
#define MC_IMP_DQ_STATUS__CH1_DQ_PSTR_MASK__SI__CI      0x00ff0000L
#define MC_IMP_STATUS__NSTR_ACCUM_VAL_MASK__SI__CI      0xff000000L
#define MC_IMP_STATUS__NSTR_CAL_MASK__SI__CI            0x00ff0000L
#define MC_IMP_STATUS__PSTR_ACCUM_VAL_MASK__SI__CI      0x0000ff00L
#define MC_IMP_STATUS__PSTR_CAL_MASK__SI__CI            0x000000ffL
#define MC_IO_APHY_STR_CNTL_D0__CAL_SEL_MASK__SI__CI    0x0c000000L
#define MC_IO_APHY_STR_CNTL_D0__LOAD_A_STR_MASK__SI__CI 0x10000000L
#define MC_IO_APHY_STR_CNTL_D0__LOAD_D_RD_STR_MASK__SI__CI 0x20000000L
#define MC_IO_APHY_STR_CNTL_D0__NSTR_OFF_A_MASK__SI__CI 0x00000fc0L
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_A_MASK__SI__CI 0x0000003fL
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_D_RD_MASK__SI__CI 0x0003f000L
#define MC_IO_APHY_STR_CNTL_D0__USE_A_CAL_MASK__SI__CI  0x01000000L
#define MC_IO_APHY_STR_CNTL_D0__USE_D_RD_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_APHY_STR_CNTL_D1__CAL_SEL_MASK__SI__CI    0x0c000000L
#define MC_IO_APHY_STR_CNTL_D1__LOAD_A_STR_MASK__SI__CI 0x10000000L
#define MC_IO_APHY_STR_CNTL_D1__LOAD_D_RD_STR_MASK__SI__CI 0x20000000L
#define MC_IO_APHY_STR_CNTL_D1__NSTR_OFF_A_MASK__SI__CI 0x00000fc0L
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_A_MASK__SI__CI 0x0000003fL
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_D_RD_MASK__SI__CI 0x0003f000L
#define MC_IO_APHY_STR_CNTL_D1__USE_A_CAL_MASK__SI__CI  0x01000000L
#define MC_IO_APHY_STR_CNTL_D1__USE_D_RD_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B0_MASK__SI__CI   0x000000ffL
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B1_MASK__SI__CI   0x0000ff00L
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B0_MASK__SI__CI 0x00ff0000L
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B1_MASK__SI__CI 0xff000000L
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B0_MASK__SI__CI   0x000000ffL
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B1_MASK__SI__CI   0x0000ff00L
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B0_MASK__SI__CI 0x00ff0000L
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B1_MASK__SI__CI 0xff000000L
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL0_MASK__SI__CI     0x00000001L
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL1_MASK__SI__CI     0x00000002L
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR0_MASK__SI__CI   0x00000004L
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR1_MASK__SI__CI   0x00000008L
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS0_MASK__SI__CI    0x00000010L
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS1_MASK__SI__CI    0x00000020L
#define MC_IO_CDRCNTL2_D0__WCDRTRACK01_MASK__CI         0x000f0000L
#define MC_IO_CDRCNTL2_D0__WCDRTXPWRON_MASK__CI         0x00000f00L
#define MC_IO_CDRCNTL2_D0__WCDRTXSEL_MASK__CI           0x0000f000L
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR0_MASK__SI__CI   0x00000040L
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR1_MASK__SI__CI   0x00000080L
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL0_MASK__SI__CI     0x00000001L
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL1_MASK__SI__CI     0x00000002L
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR0_MASK__SI__CI   0x00000004L
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR1_MASK__SI__CI   0x00000008L
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS0_MASK__SI__CI    0x00000010L
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS1_MASK__SI__CI    0x00000020L
#define MC_IO_CDRCNTL2_D1__WCDRTRACK01_MASK__CI         0x000f0000L
#define MC_IO_CDRCNTL2_D1__WCDRTXPWRON_MASK__CI         0x00000f00L
#define MC_IO_CDRCNTL2_D1__WCDRTXSEL_MASK__CI           0x0000f000L
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR0_MASK__SI__CI   0x00000040L
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR1_MASK__SI__CI   0x00000080L
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B0_MASK__SI__CI     0x00400000L
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B1_MASK__SI__CI     0x00800000L
#define MC_IO_CDRCNTL_D0__DQRXSEL_B0_MASK__SI__CI       0x10000000L
#define MC_IO_CDRCNTL_D0__DQRXSEL_B1_MASK__SI__CI       0x20000000L
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B0_MASK__SI__CI     0x00100000L
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B1_MASK__SI__CI     0x00200000L
#define MC_IO_CDRCNTL_D0__DQTXSEL_B0_MASK__SI__CI       0x40000000L
#define MC_IO_CDRCNTL_D0__DQTXSEL_B1_MASK__SI__CI       0x80000000L
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B01_MASK__SI__CI  0x00000400L
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B23_MASK__SI__CI  0x00000800L
#define MC_IO_CDRCNTL_D0__RXCDREN_B01_MASK__SI__CI      0x00000100L
#define MC_IO_CDRCNTL_D0__RXCDREN_B23_MASK__SI__CI      0x00000200L
#define MC_IO_CDRCNTL_D0__RXPHASE1_B01_MASK__SI__CI     0x0000f000L
#define MC_IO_CDRCNTL_D0__RXPHASE1_B23_MASK__SI__CI     0x000f0000L
#define MC_IO_CDRCNTL_D0__RXPHASE_B01_MASK__SI__CI      0x0000000fL
#define MC_IO_CDRCNTL_D0__RXPHASE_B23_MASK__SI__CI      0x000000f0L
#define MC_IO_CDRCNTL_D0__WCDREDC_B0_MASK__SI__CI       0x04000000L
#define MC_IO_CDRCNTL_D0__WCDREDC_B1_MASK__SI__CI       0x08000000L
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B0_MASK__SI__CI   0x01000000L
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B1_MASK__SI__CI   0x02000000L
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B0_MASK__SI__CI     0x00400000L
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B1_MASK__SI__CI     0x00800000L
#define MC_IO_CDRCNTL_D1__DQRXSEL_B0_MASK__SI__CI       0x10000000L
#define MC_IO_CDRCNTL_D1__DQRXSEL_B1_MASK__SI__CI       0x20000000L
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B0_MASK__SI__CI     0x00100000L
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B1_MASK__SI__CI     0x00200000L
#define MC_IO_CDRCNTL_D1__DQTXSEL_B0_MASK__SI__CI       0x40000000L
#define MC_IO_CDRCNTL_D1__DQTXSEL_B1_MASK__SI__CI       0x80000000L
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B01_MASK__SI__CI  0x00000400L
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B23_MASK__SI__CI  0x00000800L
#define MC_IO_CDRCNTL_D1__RXCDREN_B01_MASK__SI__CI      0x00000100L
#define MC_IO_CDRCNTL_D1__RXCDREN_B23_MASK__SI__CI      0x00000200L
#define MC_IO_CDRCNTL_D1__RXPHASE1_B01_MASK__SI__CI     0x0000f000L
#define MC_IO_CDRCNTL_D1__RXPHASE1_B23_MASK__SI__CI     0x000f0000L
#define MC_IO_CDRCNTL_D1__RXPHASE_B01_MASK__SI__CI      0x0000000fL
#define MC_IO_CDRCNTL_D1__RXPHASE_B23_MASK__SI__CI      0x000000f0L
#define MC_IO_CDRCNTL_D1__WCDREDC_B0_MASK__SI__CI       0x04000000L
#define MC_IO_CDRCNTL_D1__WCDREDC_B1_MASK__SI__CI       0x08000000L
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B0_MASK__SI__CI   0x01000000L
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B1_MASK__SI__CI   0x02000000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE0_MASK__SI__CI     0x000000ffL
#define MC_IO_DEBUG_CK_MISC_D0__VALUE1_MASK__SI__CI     0x0000ff00L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE2_MASK__SI__CI     0x00ff0000L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE3_MASK__SI__CI     0xff000000L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE0_MASK__SI__CI     0x000000ffL
#define MC_IO_DEBUG_CK_MISC_D1__VALUE1_MASK__SI__CI     0x0000ff00L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE2_MASK__SI__CI     0x00ff0000L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE3_MASK__SI__CI     0xff000000L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_UP_0__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_0__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_0__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_0__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_100__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_100__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_100__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_100__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_101__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_101__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_101__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_101__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_102__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_102__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_102__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_102__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_103__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_103__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_103__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_103__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_104__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_104__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_104__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_104__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_105__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_105__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_105__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_105__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_106__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_106__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_106__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_106__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_107__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_107__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_107__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_107__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_108__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_108__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_108__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_108__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_109__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_109__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_109__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_109__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_10__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_10__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_10__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_10__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_110__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_110__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_110__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_110__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_111__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_111__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_111__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_111__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_112__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_112__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_112__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_112__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_113__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_113__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_113__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_113__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_114__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_114__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_114__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_114__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_115__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_115__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_115__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_115__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_116__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_116__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_116__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_116__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_117__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_117__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_117__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_117__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_118__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_118__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_118__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_118__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_119__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_119__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_119__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_119__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_11__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_11__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_11__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_11__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_120__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_120__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_120__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_120__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_121__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_121__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_121__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_121__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_122__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_122__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_122__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_122__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_123__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_123__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_123__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_123__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_124__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_124__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_124__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_124__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_125__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_125__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_125__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_125__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_126__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_126__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_126__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_126__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_127__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_127__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_127__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_127__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_128__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_128__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_128__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_128__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_129__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_129__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_129__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_129__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_12__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_12__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_12__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_12__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_130__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_130__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_130__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_130__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_131__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_131__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_131__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_131__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_132__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_132__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_132__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_132__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_133__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_133__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_133__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_133__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_134__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_134__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_134__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_134__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_135__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_135__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_135__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_135__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_136__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_136__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_136__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_136__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_137__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_137__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_137__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_137__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_138__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_138__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_138__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_138__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_139__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_139__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_139__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_139__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_13__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_13__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_13__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_13__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_140__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_140__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_140__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_140__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_141__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_141__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_141__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_141__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_142__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_142__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_142__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_142__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_143__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_143__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_143__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_143__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_144__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_144__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_144__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_144__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_145__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_145__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_145__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_145__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_146__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_146__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_146__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_146__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_147__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_147__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_147__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_147__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_148__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_148__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_148__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_148__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_149__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_149__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_149__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_149__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_14__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_14__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_14__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_14__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_150__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_150__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_150__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_150__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_151__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_151__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_151__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_151__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_152__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_152__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_152__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_152__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_153__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_153__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_153__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_153__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_154__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_154__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_154__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_154__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_155__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_155__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_155__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_155__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_156__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_156__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_156__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_156__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_157__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_157__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_157__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_157__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_158__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_158__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_158__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_158__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_159__VALUE0_MASK                 0x000000ffL
#define MC_IO_DEBUG_UP_159__VALUE1_MASK                 0x0000ff00L
#define MC_IO_DEBUG_UP_159__VALUE2_MASK                 0x00ff0000L
#define MC_IO_DEBUG_UP_159__VALUE3_MASK                 0xff000000L
#define MC_IO_DEBUG_UP_15__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_15__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_15__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_15__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_16__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_16__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_16__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_16__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_17__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_17__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_17__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_17__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_18__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_18__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_18__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_18__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_19__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_19__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_19__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_19__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_1__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_1__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_1__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_1__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_20__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_20__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_20__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_20__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_21__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_21__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_21__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_21__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_22__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_22__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_22__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_22__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_23__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_23__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_23__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_23__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_24__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_24__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_24__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_24__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_25__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_25__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_25__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_25__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_26__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_26__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_26__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_26__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_27__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_27__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_27__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_27__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_28__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_28__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_28__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_28__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_29__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_29__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_29__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_29__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_2__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_2__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_2__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_2__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_30__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_30__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_30__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_30__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_31__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_31__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_31__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_31__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_32__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_32__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_32__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_32__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_33__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_33__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_33__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_33__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_34__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_34__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_34__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_34__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_35__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_35__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_35__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_35__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_36__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_36__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_36__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_36__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_37__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_37__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_37__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_37__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_38__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_38__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_38__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_38__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_39__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_39__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_39__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_39__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_3__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_3__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_3__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_3__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_40__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_40__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_40__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_40__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_41__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_41__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_41__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_41__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_42__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_42__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_42__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_42__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_43__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_43__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_43__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_43__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_44__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_44__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_44__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_44__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_45__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_45__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_45__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_45__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_46__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_46__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_46__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_46__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_47__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_47__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_47__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_47__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_48__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_48__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_48__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_48__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_49__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_49__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_49__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_49__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_4__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_4__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_4__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_4__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_50__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_50__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_50__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_50__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_51__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_51__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_51__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_51__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_52__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_52__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_52__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_52__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_53__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_53__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_53__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_53__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_54__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_54__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_54__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_54__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_55__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_55__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_55__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_55__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_56__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_56__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_56__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_56__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_57__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_57__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_57__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_57__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_58__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_58__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_58__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_58__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_59__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_59__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_59__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_59__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_5__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_5__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_5__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_5__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_60__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_60__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_60__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_60__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_61__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_61__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_61__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_61__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_62__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_62__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_62__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_62__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_63__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_63__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_63__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_63__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_64__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_64__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_64__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_64__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_65__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_65__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_65__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_65__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_66__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_66__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_66__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_66__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_67__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_67__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_67__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_67__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_68__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_68__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_68__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_68__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_69__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_69__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_69__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_69__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_6__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_6__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_6__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_6__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_70__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_70__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_70__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_70__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_71__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_71__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_71__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_71__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_72__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_72__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_72__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_72__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_73__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_73__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_73__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_73__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_74__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_74__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_74__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_74__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_75__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_75__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_75__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_75__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_76__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_76__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_76__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_76__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_77__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_77__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_77__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_77__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_78__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_78__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_78__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_78__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_79__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_79__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_79__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_79__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_7__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_7__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_7__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_7__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_80__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_80__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_80__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_80__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_81__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_81__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_81__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_81__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_82__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_82__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_82__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_82__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_83__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_83__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_83__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_83__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_84__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_84__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_84__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_84__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_85__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_85__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_85__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_85__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_86__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_86__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_86__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_86__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_87__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_87__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_87__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_87__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_88__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_88__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_88__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_88__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_89__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_89__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_89__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_89__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_8__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_8__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_8__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_8__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_UP_90__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_90__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_90__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_90__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_91__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_91__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_91__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_91__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_92__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_92__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_92__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_92__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_93__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_93__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_93__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_93__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_94__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_94__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_94__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_94__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_95__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_95__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_95__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_95__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_96__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_96__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_96__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_96__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_97__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_97__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_97__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_97__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_98__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_98__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_98__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_98__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_99__VALUE0_MASK                  0x000000ffL
#define MC_IO_DEBUG_UP_99__VALUE1_MASK                  0x0000ff00L
#define MC_IO_DEBUG_UP_99__VALUE2_MASK                  0x00ff0000L
#define MC_IO_DEBUG_UP_99__VALUE3_MASK                  0xff000000L
#define MC_IO_DEBUG_UP_9__VALUE0_MASK                   0x000000ffL
#define MC_IO_DEBUG_UP_9__VALUE1_MASK                   0x0000ff00L
#define MC_IO_DEBUG_UP_9__VALUE2_MASK                   0x00ff0000L
#define MC_IO_DEBUG_UP_9__VALUE3_MASK                   0xff000000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE0_MASK__SI__CI    0x000000ffL
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE1_MASK__SI__CI    0x0000ff00L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE2_MASK__SI__CI    0x00ff0000L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE3_MASK__SI__CI    0xff000000L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE0_MASK__SI__CI  0x000000ffL
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE1_MASK__SI__CI  0x0000ff00L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE2_MASK__SI__CI  0x00ff0000L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE3_MASK__SI__CI  0xff000000L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE0_MASK__SI__CI   0x000000ffL
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE1_MASK__SI__CI   0x0000ff00L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE2_MASK__SI__CI   0x00ff0000L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE3_MASK__SI__CI   0xff000000L
#define MC_IO_DPHY_STR_CNTL_D0__AUTO_LD_STR_MASK__CI    0x40000000L
#define MC_IO_DPHY_STR_CNTL_D0__CAL_SEL_MASK__SI__CI    0x0c000000L
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_D_STR_MASK__SI__CI 0x10000000L
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_S_STR_MASK__SI__CI 0x20000000L
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_D_MASK__SI__CI 0x00000fc0L
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_S_MASK__SI__CI 0x00fc0000L
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_D_MASK__SI__CI 0x0000003fL
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_S_MASK__SI__CI 0x0003f000L
#define MC_IO_DPHY_STR_CNTL_D0__USE_D_CAL_MASK__SI__CI  0x01000000L
#define MC_IO_DPHY_STR_CNTL_D0__USE_S_CAL_MASK__SI__CI  0x02000000L
#define MC_IO_DPHY_STR_CNTL_D1__AUTO_LD_STR_MASK__CI    0x40000000L
#define MC_IO_DPHY_STR_CNTL_D1__CAL_SEL_MASK__SI__CI    0x0c000000L
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_D_STR_MASK__SI__CI 0x10000000L
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_S_STR_MASK__SI__CI 0x20000000L
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_D_MASK__SI__CI 0x00000fc0L
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_S_MASK__SI__CI 0x00fc0000L
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_D_MASK__SI__CI 0x0000003fL
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_S_MASK__SI__CI 0x0003f000L
#define MC_IO_DPHY_STR_CNTL_D1__USE_D_CAL_MASK__SI__CI  0x01000000L
#define MC_IO_DPHY_STR_CNTL_D1__USE_S_CAL_MASK__SI__CI  0x02000000L
#define MC_IO_PAD_CNTL_D0__CK_AUTO_EN_MASK__SI__CI      0x00100000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_N_MASK__SI__CI      0x00c00000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_P_MASK__SI__CI      0x03000000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_SEL_MASK__SI__CI    0x00200000L
#define MC_IO_PAD_CNTL_D0__DELAY_ADR_SYNC_MASK__SI__CI  0x00000010L
#define MC_IO_PAD_CNTL_D0__DELAY_CLK_SYNC_MASK__SI__CI  0x00000004L
#define MC_IO_PAD_CNTL_D0__DELAY_CMD_SYNC_MASK__SI__CI  0x00000008L
#define MC_IO_PAD_CNTL_D0__DIFF_STR_MASK__SI__CI        0x20000000L
#define MC_IO_PAD_CNTL_D0__DISABLE_ADR_MASK__SI__CI     0x00002000L
#define MC_IO_PAD_CNTL_D0__DISABLE_CMD_MASK__SI__CI     0x00001000L
#define MC_IO_PAD_CNTL_D0__EN_RD_STR_DLY_MASK__SI__CI   0x00000800L
#define MC_IO_PAD_CNTL_D0__FORCE_EN_RD_STR_MASK__SI__CI 0x00000400L
#define MC_IO_PAD_CNTL_D0__GDDR_PWRON_MASK__SI__CI      0x40000000L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_ADR_MASK__SI__CI 0x00000200L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CLK_MASK__SI__CI 0x00000080L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CMD_MASK__SI__CI 0x00000100L
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CKE_MASK__SI__CI    0x08000000L
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CLK_MASK__SI__CI    0x80000000L
#define MC_IO_PAD_CNTL_D0__UNI_STR_MASK__SI__CI         0x10000000L
#define MC_IO_PAD_CNTL_D0__VREFI_EN_MASK__SI__CI        0x00004000L
#define MC_IO_PAD_CNTL_D0__VREFI_SEL_MASK__SI__CI       0x000f8000L
#define MC_IO_PAD_CNTL_D1__CK_AUTO_EN_MASK__SI__CI      0x00100000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_N_MASK__SI__CI      0x00c00000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_P_MASK__SI__CI      0x03000000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_SEL_MASK__SI__CI    0x00200000L
#define MC_IO_PAD_CNTL_D1__DELAY_ADR_SYNC_MASK__SI__CI  0x00000010L
#define MC_IO_PAD_CNTL_D1__DELAY_CLK_SYNC_MASK__SI__CI  0x00000004L
#define MC_IO_PAD_CNTL_D1__DELAY_CMD_SYNC_MASK__SI__CI  0x00000008L
#define MC_IO_PAD_CNTL_D1__DELAY_DATA_SYNC_MASK__SI__CI 0x00000001L
#define MC_IO_PAD_CNTL_D1__DELAY_STR_SYNC_MASK__SI__CI  0x00000002L
#define MC_IO_PAD_CNTL_D1__DIFF_STR_MASK__SI__CI        0x20000000L
#define MC_IO_PAD_CNTL_D1__DISABLE_ADR_MASK__SI__CI     0x00002000L
#define MC_IO_PAD_CNTL_D1__DISABLE_CMD_MASK__SI__CI     0x00001000L
#define MC_IO_PAD_CNTL_D1__EN_RD_STR_DLY_MASK__SI__CI   0x00000800L
#define MC_IO_PAD_CNTL_D1__FORCE_EN_RD_STR_MASK__SI__CI 0x00000400L
#define MC_IO_PAD_CNTL_D1__GDDR_PWRON_MASK__SI__CI      0x40000000L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_ADR_MASK__SI__CI 0x00000200L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CLK_MASK__SI__CI 0x00000080L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CMD_MASK__SI__CI 0x00000100L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_DATA_MASK__SI__CI 0x00000020L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_STR_MASK__SI__CI 0x00000040L
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CKE_MASK__SI__CI    0x08000000L
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CLK_MASK__SI__CI    0x80000000L
#define MC_IO_PAD_CNTL_D1__UNI_STR_MASK__SI__CI         0x10000000L
#define MC_IO_PAD_CNTL_D1__VREFI_EN_MASK__SI__CI        0x00004000L
#define MC_IO_PAD_CNTL_D1__VREFI_SEL_MASK__SI__CI       0x000f8000L
#define MC_IO_PAD_CNTL__ATBEN_MASK__SI__CI              0x3f000000L
#define MC_IO_PAD_CNTL__ATBSEL_D0_MASK__SI__CI          0x80000000L
#define MC_IO_PAD_CNTL__ATBSEL_D1_MASK__SI__CI          0x40000000L
#define MC_IO_PAD_CNTL__ATBSEL_MASK__SI__CI             0x00f00000L
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MAX_MASK__SI__CI     0x0000ff00L
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MIN_MASK__SI__CI     0x000000ffL
#define MC_IO_PAD_CNTL__OVL_YCLKON_D0_MASK__SI__CI      0x00040000L
#define MC_IO_PAD_CNTL__OVL_YCLKON_D1_MASK__SI__CI      0x00080000L
#define MC_IO_PAD_CNTL__RXPHASE_GRAY_MASK__SI__CI       0x00020000L
#define MC_IO_PAD_CNTL__TXPHASE_GRAY_MASK__SI__CI       0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_MSTR_STBY_MASK__CI  0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_RSV_MASK__SI__CI    0xf0000000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D0__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_EN_MASK__CI       0x00400000L
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_NXT_MASK__CI      0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL3_MASK__SI__CI   0x0000ff00L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL2_MASK__SI__CI   0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL3_MASK__SI__CI   0x00020000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_MSTR_STBY_MASK__CI  0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_RSV_MASK__SI__CI    0xf0000000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D1__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_EN_MASK__CI       0x00400000L
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_NXT_MASK__CI      0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL3_MASK__SI__CI   0x0000ff00L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL2_MASK__SI__CI   0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL3_MASK__SI__CI   0x00020000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_MSTR_STBY_MASK__CI  0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_RSV_MASK__SI__CI    0xf0000000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D0__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_EN_MASK__CI       0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_NXT_MASK__CI      0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL3_MASK__SI__CI   0x0000ff00L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL2_MASK__SI__CI   0x00010000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL3_MASK__SI__CI   0x00020000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_MSTR_STBY_MASK__CI  0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_RSV_MASK__SI__CI    0xf0000000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D1__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_EN_MASK__CI       0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_NXT_MASK__CI      0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL3_MASK__SI__CI   0x0000ff00L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL2_MASK__SI__CI   0x00010000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL3_MASK__SI__CI   0x00020000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B0_MASK__SI__CI  0x00700000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B1_MASK__SI__CI  0x07000000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_M_MASK__SI__CI   0x10000000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY0_D0__RCVSEL_MASK__SI__CI      0x00000004L
#define MC_IO_RXCNTL_DPHY0_D0__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY0_D0__RXBIASSEL_MASK__SI__CI   0x00000003L
#define MC_IO_RXCNTL_DPHY0_D0__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY0_D0__RXLP_MASK__SI__CI        0x00000080L
#define MC_IO_RXCNTL_DPHY0_D0__RXPDNB_MASK__SI__CI      0x00000040L
#define MC_IO_RXCNTL_DPHY0_D0__RX_PEAKSEL_MASK__SI__CI  0x000c0000L
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL_MASK__SI__CI     0x00000f00L
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY0_D0__VREFPDNB_MASK__SI__CI    0x00000008L
#define MC_IO_RXCNTL_DPHY0_D0__VREFSEL_MASK__SI__CI     0x00010000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B0_MASK__SI__CI  0x00700000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B1_MASK__SI__CI  0x07000000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_M_MASK__SI__CI   0x10000000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY0_D1__RCVSEL_MASK__SI__CI      0x00000004L
#define MC_IO_RXCNTL_DPHY0_D1__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY0_D1__RXBIASSEL_MASK__SI__CI   0x00000003L
#define MC_IO_RXCNTL_DPHY0_D1__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY0_D1__RXLP_MASK__SI__CI        0x00000080L
#define MC_IO_RXCNTL_DPHY0_D1__RXPDNB_MASK__SI__CI      0x00000040L
#define MC_IO_RXCNTL_DPHY0_D1__RX_PEAKSEL_MASK__SI__CI  0x000c0000L
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL_MASK__SI__CI     0x00000f00L
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY0_D1__VREFPDNB_MASK__SI__CI    0x00000008L
#define MC_IO_RXCNTL_DPHY0_D1__VREFSEL_MASK__SI__CI     0x00010000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B0_MASK__SI__CI  0x00700000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B1_MASK__SI__CI  0x07000000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_M_MASK__SI__CI   0x10000000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY1_D0__RCVSEL_MASK__SI__CI      0x00000004L
#define MC_IO_RXCNTL_DPHY1_D0__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY1_D0__RXBIASSEL_MASK__SI__CI   0x00000003L
#define MC_IO_RXCNTL_DPHY1_D0__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY1_D0__RXLP_MASK__SI__CI        0x00000080L
#define MC_IO_RXCNTL_DPHY1_D0__RXPDNB_MASK__SI__CI      0x00000040L
#define MC_IO_RXCNTL_DPHY1_D0__RX_PEAKSEL_MASK__SI__CI  0x000c0000L
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL_MASK__SI__CI     0x00000f00L
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY1_D0__VREFPDNB_MASK__SI__CI    0x00000008L
#define MC_IO_RXCNTL_DPHY1_D0__VREFSEL_MASK__SI__CI     0x00010000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B0_MASK__SI__CI  0x00700000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B1_MASK__SI__CI  0x07000000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_M_MASK__SI__CI   0x10000000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY1_D1__RCVSEL_MASK__SI__CI      0x00000004L
#define MC_IO_RXCNTL_DPHY1_D1__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY1_D1__RXBIASSEL_MASK__SI__CI   0x00000003L
#define MC_IO_RXCNTL_DPHY1_D1__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY1_D1__RXLP_MASK__SI__CI        0x00000080L
#define MC_IO_RXCNTL_DPHY1_D1__RXPDNB_MASK__SI__CI      0x00000040L
#define MC_IO_RXCNTL_DPHY1_D1__RX_PEAKSEL_MASK__SI__CI  0x000c0000L
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL_MASK__SI__CI     0x00000f00L
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY1_D1__VREFPDNB_MASK__SI__CI    0x00000008L
#define MC_IO_RXCNTL_DPHY1_D1__VREFSEL_MASK__SI__CI     0x00010000L
#define MC_IO_TXCNTL_APHY_D0__BIASSEL_MASK__SI__CI      0x00000003L
#define MC_IO_TXCNTL_APHY_D0__CKE_BIT_MASK__SI__CI      0x40000000L
#define MC_IO_TXCNTL_APHY_D0__CKE_SEL_MASK__SI__CI      0x80000000L
#define MC_IO_TXCNTL_APHY_D0__DRVDUTY_MASK__SI__CI      0x0000000cL
#define MC_IO_TXCNTL_APHY_D0__EMPH_MASK__SI__CI         0x00000040L
#define MC_IO_TXCNTL_APHY_D0__LOWCMEN_MASK__SI__CI      0x00000010L
#define MC_IO_TXCNTL_APHY_D0__NDRV_MASK__SI__CI         0x00700000L
#define MC_IO_TXCNTL_APHY_D0__PDRV_MASK__SI__CI         0x000f0000L
#define MC_IO_TXCNTL_APHY_D0__PMA_LOOPBACK_MASK__SI__CI 0x0000e000L
#define MC_IO_TXCNTL_APHY_D0__PTERM_MASK__SI__CI        0x00000f00L
#define MC_IO_TXCNTL_APHY_D0__QDR_MASK__SI__CI          0x00000020L
#define MC_IO_TXCNTL_APHY_D0__TSTEN_MASK__SI__CI        0x01000000L
#define MC_IO_TXCNTL_APHY_D0__TXBPASS_SEL_MASK__SI__CI  0x00001000L
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS_DATA_MASK__SI__CI 0x38000000L
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS_MASK__SI__CI     0x04000000L
#define MC_IO_TXCNTL_APHY_D0__TXPD_MASK__SI__CI         0x00000080L
#define MC_IO_TXCNTL_APHY_D0__TXRESET_MASK__SI__CI      0x02000000L
#define MC_IO_TXCNTL_APHY_D0__YCLKON_MASK__SI__CI       0x00800000L
#define MC_IO_TXCNTL_APHY_D1__BIASSEL_MASK__SI__CI      0x00000003L
#define MC_IO_TXCNTL_APHY_D1__CKE_BIT_MASK__SI__CI      0x40000000L
#define MC_IO_TXCNTL_APHY_D1__CKE_SEL_MASK__SI__CI      0x80000000L
#define MC_IO_TXCNTL_APHY_D1__DRVDUTY_MASK__SI__CI      0x0000000cL
#define MC_IO_TXCNTL_APHY_D1__EMPH_MASK__SI__CI         0x00000040L
#define MC_IO_TXCNTL_APHY_D1__LOWCMEN_MASK__SI__CI      0x00000010L
#define MC_IO_TXCNTL_APHY_D1__NDRV_MASK__SI__CI         0x00700000L
#define MC_IO_TXCNTL_APHY_D1__PDRV_MASK__SI__CI         0x000f0000L
#define MC_IO_TXCNTL_APHY_D1__PMA_LOOPBACK_MASK__SI__CI 0x0000e000L
#define MC_IO_TXCNTL_APHY_D1__PTERM_MASK__SI__CI        0x00000f00L
#define MC_IO_TXCNTL_APHY_D1__QDR_MASK__SI__CI          0x00000020L
#define MC_IO_TXCNTL_APHY_D1__TSTEN_MASK__SI__CI        0x01000000L
#define MC_IO_TXCNTL_APHY_D1__TXBPASS_SEL_MASK__SI__CI  0x00001000L
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS_DATA_MASK__SI__CI 0x38000000L
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS_MASK__SI__CI     0x04000000L
#define MC_IO_TXCNTL_APHY_D1__TXPD_MASK__SI__CI         0x00000080L
#define MC_IO_TXCNTL_APHY_D1__TXRESET_MASK__SI__CI      0x02000000L
#define MC_IO_TXCNTL_APHY_D1__YCLKON_MASK__SI__CI       0x00800000L
#define MC_IO_TXCNTL_DPHY0_D0__BIASSEL_MASK__SI__CI     0x00000003L
#define MC_IO_TXCNTL_DPHY0_D0__DRVDUTY_MASK__SI__CI     0x0000000cL
#define MC_IO_TXCNTL_DPHY0_D0__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY0_D0__EMPH_MASK__SI__CI        0x00000040L
#define MC_IO_TXCNTL_DPHY0_D0__LOWCMEN_MASK__SI__CI     0x00000010L
#define MC_IO_TXCNTL_DPHY0_D0__NDRV_MASK__SI__CI        0x00f00000L
#define MC_IO_TXCNTL_DPHY0_D0__NTERM_MASK__SI__CI       0x0000f000L
#define MC_IO_TXCNTL_DPHY0_D0__PDRV_MASK__SI__CI        0x000f0000L
#define MC_IO_TXCNTL_DPHY0_D0__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY0_D0__PTERM_MASK__SI__CI       0x00000f00L
#define MC_IO_TXCNTL_DPHY0_D0__QDR_MASK__SI__CI         0x00000020L
#define MC_IO_TXCNTL_DPHY0_D0__TSTEN_MASK__SI__CI       0x01000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS_MASK__SI__CI    0x04000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXPD_MASK__SI__CI        0x00000080L
#define MC_IO_TXCNTL_DPHY0_D1__BIASSEL_MASK__SI__CI     0x00000003L
#define MC_IO_TXCNTL_DPHY0_D1__DRVDUTY_MASK__SI__CI     0x0000000cL
#define MC_IO_TXCNTL_DPHY0_D1__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY0_D1__EMPH_MASK__SI__CI        0x00000040L
#define MC_IO_TXCNTL_DPHY0_D1__LOWCMEN_MASK__SI__CI     0x00000010L
#define MC_IO_TXCNTL_DPHY0_D1__NDRV_MASK__SI__CI        0x00f00000L
#define MC_IO_TXCNTL_DPHY0_D1__NTERM_MASK__SI__CI       0x0000f000L
#define MC_IO_TXCNTL_DPHY0_D1__PDRV_MASK__SI__CI        0x000f0000L
#define MC_IO_TXCNTL_DPHY0_D1__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY0_D1__PTERM_MASK__SI__CI       0x00000f00L
#define MC_IO_TXCNTL_DPHY0_D1__QDR_MASK__SI__CI         0x00000020L
#define MC_IO_TXCNTL_DPHY0_D1__TSTEN_MASK__SI__CI       0x01000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS_MASK__SI__CI    0x04000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXPD_MASK__SI__CI        0x00000080L
#define MC_IO_TXCNTL_DPHY1_D0__BIASSEL_MASK__SI__CI     0x00000003L
#define MC_IO_TXCNTL_DPHY1_D0__DRVDUTY_MASK__SI__CI     0x0000000cL
#define MC_IO_TXCNTL_DPHY1_D0__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY1_D0__EMPH_MASK__SI__CI        0x00000040L
#define MC_IO_TXCNTL_DPHY1_D0__LOWCMEN_MASK__SI__CI     0x00000010L
#define MC_IO_TXCNTL_DPHY1_D0__NDRV_MASK__SI__CI        0x00f00000L
#define MC_IO_TXCNTL_DPHY1_D0__NTERM_MASK__SI__CI       0x0000f000L
#define MC_IO_TXCNTL_DPHY1_D0__PDRV_MASK__SI__CI        0x000f0000L
#define MC_IO_TXCNTL_DPHY1_D0__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY1_D0__PTERM_MASK__SI__CI       0x00000f00L
#define MC_IO_TXCNTL_DPHY1_D0__QDR_MASK__SI__CI         0x00000020L
#define MC_IO_TXCNTL_DPHY1_D0__TSTEN_MASK__SI__CI       0x01000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS_MASK__SI__CI    0x04000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXPD_MASK__SI__CI        0x00000080L
#define MC_IO_TXCNTL_DPHY1_D1__BIASSEL_MASK__SI__CI     0x00000003L
#define MC_IO_TXCNTL_DPHY1_D1__DRVDUTY_MASK__SI__CI     0x0000000cL
#define MC_IO_TXCNTL_DPHY1_D1__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY1_D1__EMPH_MASK__SI__CI        0x00000040L
#define MC_IO_TXCNTL_DPHY1_D1__LOWCMEN_MASK__SI__CI     0x00000010L
#define MC_IO_TXCNTL_DPHY1_D1__NDRV_MASK__SI__CI        0x00f00000L
#define MC_IO_TXCNTL_DPHY1_D1__NTERM_MASK__SI__CI       0x0000f000L
#define MC_IO_TXCNTL_DPHY1_D1__PDRV_MASK__SI__CI        0x000f0000L
#define MC_IO_TXCNTL_DPHY1_D1__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY1_D1__PTERM_MASK__SI__CI       0x00000f00L
#define MC_IO_TXCNTL_DPHY1_D1__QDR_MASK__SI__CI         0x00000020L
#define MC_IO_TXCNTL_DPHY1_D1__TSTEN_MASK__SI__CI       0x01000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS_MASK__SI__CI    0x04000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXPD_MASK__SI__CI        0x00000080L
#define MC_MCBVM_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_MCBVM_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_MCBVM_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_MCDVM_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_MCDVM_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_MCDVM_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_MEM_POWER_LS__LS_HOLD_MASK                   0x00000fc0L
#define MC_MEM_POWER_LS__LS_SETUP_MASK                  0x0000003fL
#define MC_NPL_STATUS__D0_NDELAY_MASK__SI__CI           0x0000000cL
#define MC_NPL_STATUS__D0_NEARLY_MASK__SI__CI           0x00000020L
#define MC_NPL_STATUS__D0_PDELAY_MASK__SI__CI           0x00000003L
#define MC_NPL_STATUS__D0_PEARLY_MASK__SI__CI           0x00000010L
#define MC_NPL_STATUS__D1_NDELAY_MASK__SI__CI           0x00000300L
#define MC_NPL_STATUS__D1_NEARLY_MASK__SI__CI           0x00000800L
#define MC_NPL_STATUS__D1_PDELAY_MASK__SI__CI           0x000000c0L
#define MC_NPL_STATUS__D1_PEARLY_MASK__SI__CI           0x00000400L
#define MC_PHY_TIMING_2__ADR_CLKEN_D0_MASK__SI__CI      0x00040000L
#define MC_PHY_TIMING_2__ADR_CLKEN_D1_MASK__SI__CI      0x00080000L
#define MC_PHY_TIMING_2__IND_LD_CNT_MASK__SI__CI        0x0000007fL
#define MC_PHY_TIMING_2__RXC0_FRC_MASK__SI__CI          0x00001000L
#define MC_PHY_TIMING_2__RXC0_INV_MASK__SI__CI          0x00000100L
#define MC_PHY_TIMING_2__RXC1_FRC_MASK__SI__CI          0x00002000L
#define MC_PHY_TIMING_2__RXC1_INV_MASK__SI__CI          0x00000200L
#define MC_PHY_TIMING_2__RXDPWRONC0_FRC_MASK__CI        0x01000000L
#define MC_PHY_TIMING_2__RXDPWRONC1_FRC_MASK__CI        0x02000000L
#define MC_PHY_TIMING_2__TXC0_FRC_MASK__SI__CI          0x00004000L
#define MC_PHY_TIMING_2__TXC0_INV_MASK__SI__CI          0x00000400L
#define MC_PHY_TIMING_2__TXC1_FRC_MASK__SI__CI          0x00008000L
#define MC_PHY_TIMING_2__TXC1_INV_MASK__SI__CI          0x00000800L
#define MC_PHY_TIMING_2__TX_CDREN_D0_MASK__SI__CI       0x00010000L
#define MC_PHY_TIMING_2__TX_CDREN_D1_MASK__SI__CI       0x00020000L
#define MC_PHY_TIMING_2__WR_DLY_MASK__SI__CI            0x00f00000L
#define MC_PHY_TIMING_D0__RXC0_DLY_MASK__SI__CI         0x0000000fL
#define MC_PHY_TIMING_D0__RXC0_EXT_MASK__SI__CI         0x000000f0L
#define MC_PHY_TIMING_D0__RXC1_DLY_MASK__SI__CI         0x00000f00L
#define MC_PHY_TIMING_D0__RXC1_EXT_MASK__SI__CI         0x0000f000L
#define MC_PHY_TIMING_D0__TXC0_DLY_MASK__SI__CI         0x00070000L
#define MC_PHY_TIMING_D0__TXC0_EXT_MASK__SI__CI         0x00f00000L
#define MC_PHY_TIMING_D0__TXC1_DLY_MASK__SI__CI         0x07000000L
#define MC_PHY_TIMING_D0__TXC1_EXT_MASK__SI__CI         0xf0000000L
#define MC_PHY_TIMING_D1__RXC0_DLY_MASK__SI__CI         0x0000000fL
#define MC_PHY_TIMING_D1__RXC0_EXT_MASK__SI__CI         0x000000f0L
#define MC_PHY_TIMING_D1__RXC1_DLY_MASK__SI__CI         0x00000f00L
#define MC_PHY_TIMING_D1__RXC1_EXT_MASK__SI__CI         0x0000f000L
#define MC_PHY_TIMING_D1__TXC0_DLY_MASK__SI__CI         0x00070000L
#define MC_PHY_TIMING_D1__TXC0_EXT_MASK__SI__CI         0x00f00000L
#define MC_PHY_TIMING_D1__TXC1_DLY_MASK__SI__CI         0x07000000L
#define MC_PHY_TIMING_D1__TXC1_EXT_MASK__SI__CI         0xf0000000L
#define MC_PMG_AUTO_CFG__DLL_CNT_MASK__SI__CI           0xff000000L
#define MC_PMG_AUTO_CFG__EXIT_ALLOW_STOP_MASK__SI__CI   0x00000800L
#define MC_PMG_AUTO_CFG__MRS_WAIT_CNT_MASK__SI__CI      0x000f0000L
#define MC_PMG_AUTO_CFG__PREA_SRX_MASK__SI__CI          0x00002000L
#define MC_PMG_AUTO_CFG__RFS_SRX_MASK__SI__CI           0x00001000L
#define MC_PMG_AUTO_CFG__RST_MRS_MASK__SI__CI           0x00000002L
#define MC_PMG_AUTO_CFG__RXPDNB_MASK__SI__CI            0x00400000L
#define MC_PMG_AUTO_CFG__SCDS_MODE_MASK__SI__CI         0x00000400L
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_0_MASK__SI__CI 0x00008000L
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_1_MASK__SI__CI 0x00800000L
#define MC_PMG_AUTO_CFG__SS_ALWAYS_SLF_MASK__SI__CI     0x00000100L
#define MC_PMG_AUTO_CFG__SS_S_SLF_MASK__SI__CI          0x00000200L
#define MC_PMG_AUTO_CFG__STUTTER_EN_MASK__SI__CI        0x00004000L
#define MC_PMG_AUTO_CFG__SYC_CLK_MASK__SI__CI           0x00000001L
#define MC_PMG_AUTO_CFG__TRI_MIO_MASK__SI__CI           0x00000004L
#define MC_PMG_AUTO_CFG__WRITE_DURING_DLOCK_MASK__SI__CI 0x00100000L
#define MC_PMG_AUTO_CFG__XSR_TMR_MASK__SI__CI           0x000000f0L
#define MC_PMG_AUTO_CFG__YCLK_ON_MASK__CI               0x00200000L
#define MC_PMG_AUTO_CMD__ADR_MASK__SI__CI               0x0001ffffL
#define MC_PMG_AUTO_CMD__ADR_MSB0_MASK__SI__CI          0x20000000L
#define MC_PMG_AUTO_CMD__ADR_MSB1_MASK__SI__CI          0x10000000L
#define MC_PMG_CFG__DPM_WAKE_MASK__SI__CI               0x00000400L
#define MC_PMG_CFG__MRS_WAIT_CNT_MASK__SI__CI           0x000f0000L
#define MC_PMG_CFG__PREA_SRX_MASK__SI__CI               0x00002000L
#define MC_PMG_CFG__RFS_SRX_MASK__SI__CI                0x00001000L
#define MC_PMG_CFG__RST_EMRS_MASK__SI__CI               0x00000004L
#define MC_PMG_CFG__RST_MRS1_MASK__SI__CI               0x00000100L
#define MC_PMG_CFG__RST_MRS2_MASK__SI__CI               0x00000200L
#define MC_PMG_CFG__RST_MRS_MASK__SI__CI                0x00000002L
#define MC_PMG_CFG__RXPDNB_MASK__SI__CI                 0x02000000L
#define MC_PMG_CFG__SYC_CLK_MASK__SI__CI                0x00000001L
#define MC_PMG_CFG__TRI_MIO_MASK__SI__CI                0x00000008L
#define MC_PMG_CFG__XSR_TMR_MASK__SI__CI                0x000000f0L
#define MC_PMG_CFG__YCLK_ON_MASK__CI                    0x00200000L
#define MC_PMG_CFG__ZQCL_SEND_MASK__SI__CI              0x0c000000L
#define MC_PMG_CMD_EMRS__ADR_MASK                       0x0000ffffL
#define MC_PMG_CMD_EMRS__ADR_MSB0_MASK__SI__CI          0x20000000L
#define MC_PMG_CMD_EMRS__ADR_MSB1_MASK__SI__CI          0x10000000L
#define MC_PMG_CMD_EMRS__BNK_MSB_MASK__SI__CI           0x00080000L
#define MC_PMG_CMD_EMRS__CSB_MASK__SI__CI               0x00600000L
#define MC_PMG_CMD_MRS1__ADR_MASK                       0x0000ffffL
#define MC_PMG_CMD_MRS1__ADR_MSB0_MASK__SI__CI          0x20000000L
#define MC_PMG_CMD_MRS1__ADR_MSB1_MASK__SI__CI          0x10000000L
#define MC_PMG_CMD_MRS1__BNK_MSB_MASK__SI__CI           0x00080000L
#define MC_PMG_CMD_MRS1__CSB_MASK__SI__CI               0x00600000L
#define MC_PMG_CMD_MRS2__ADR_MASK                       0x0000ffffL
#define MC_PMG_CMD_MRS2__ADR_MSB0_MASK__SI__CI          0x20000000L
#define MC_PMG_CMD_MRS2__ADR_MSB1_MASK__SI__CI          0x10000000L
#define MC_PMG_CMD_MRS2__BNK_MSB_MASK__SI__CI           0x00080000L
#define MC_PMG_CMD_MRS2__CSB_MASK__SI__CI               0x00600000L
#define MC_PMG_CMD_MRS__ADR_MASK                        0x0000ffffL
#define MC_PMG_CMD_MRS__ADR_MSB0_MASK__SI__CI           0x20000000L
#define MC_PMG_CMD_MRS__ADR_MSB1_MASK__SI__CI           0x10000000L
#define MC_PMG_CMD_MRS__BNK_MSB_MASK__SI__CI            0x00080000L
#define MC_PMG_CMD_MRS__CSB_MASK__SI__CI                0x00600000L
#define MC_RD_CB__BLACKOUT_EXEMPT_MASK                  0x00000008L
#define MC_RD_CB__ENABLE_MASK                           0x00000001L
#define MC_RD_CB__LAZY_TIMER_MASK                       0x00007800L
#define MC_RD_CB__MAX_BURST_MASK                        0x00000780L
#define MC_RD_CB__PRESCALE_MASK                         0x00000006L
#define MC_RD_CB__STALL_MODE_MASK                       0x00000030L
#define MC_RD_CB__STALL_OVERRIDE_MASK                   0x00000040L
#define MC_RD_CB__STALL_OVERRIDE_WTM_MASK               0x00008000L
#define MC_RD_DB__BLACKOUT_EXEMPT_MASK                  0x00000008L
#define MC_RD_DB__ENABLE_MASK                           0x00000001L
#define MC_RD_DB__LAZY_TIMER_MASK                       0x00007800L
#define MC_RD_DB__MAX_BURST_MASK                        0x00000780L
#define MC_RD_DB__PRESCALE_MASK                         0x00000006L
#define MC_RD_DB__STALL_MODE_MASK                       0x00000030L
#define MC_RD_DB__STALL_OVERRIDE_MASK                   0x00000040L
#define MC_RD_DB__STALL_OVERRIDE_WTM_MASK               0x00008000L
#define MC_RD_GRP_EXT__DBSTEN0_MASK                     0x0000000fL
#define MC_RD_GRP_EXT__TC0_MASK                         0x000000f0L
#define MC_RD_GRP_GFX__ACPG_MASK__CI__VI                0x0000f000L
#define MC_RD_GRP_GFX__ACPO_MASK__CI__VI                0x000f0000L
#define MC_RD_GRP_GFX__CP_MASK                          0x0000000fL
#define MC_RD_GRP_GFX__IA_MASK__CI__VI                  0x00000f00L
#define MC_RD_GRP_GFX__SH_MASK__CI__VI                  0x000000f0L
#define MC_RD_GRP_GFX__XDMAM_MASK__CI                   0x00f00000L
#define MC_RD_GRP_GFX__XDMAM_MASK__SI                   0x000f0000L
#define MC_RD_GRP_LCL__CB0_MASK                         0x0000f000L
#define MC_RD_GRP_LCL__CBCMASK0_MASK                    0x000f0000L
#define MC_RD_GRP_LCL__CBFMASK0_MASK                    0x00f00000L
#define MC_RD_GRP_LCL__DB0_MASK                         0x0f000000L
#define MC_RD_GRP_LCL__DBHTILE0_MASK                    0xf0000000L
#define MC_RD_GRP_OTH__HDP_MASK                         0x00000f00L
#define MC_RD_GRP_OTH__SAM_MASK__CI                     0xf0000000L
#define MC_RD_GRP_OTH__SDMA0_MASK__CI__VI               0x000000f0L
#define MC_RD_GRP_OTH__SEM_MASK                         0x0000f000L
#define MC_RD_GRP_OTH__UMC_MASK                         0x000f0000L
#define MC_RD_GRP_OTH__UVD_EXT0_MASK                    0x0000000fL
#define MC_RD_GRP_OTH__UVD_EXT1_MASK                    0x0f000000L
#define MC_RD_GRP_OTH__UVD_MASK                         0x00f00000L
#define MC_RD_GRP_SYS__DMIF_MASK                        0x0000f000L
#define MC_RD_GRP_SYS__MCIF_MASK                        0x000f0000L
#define MC_RD_GRP_SYS__RLC_MASK                         0x0000000fL
#define MC_RD_GRP_SYS__SDMA1_MASK__CI__VI               0x00000f00L
#define MC_RD_GRP_SYS__SMU_MASK                         0x00f00000L
#define MC_RD_GRP_SYS__VCEU_MASK                        0xf0000000L
#define MC_RD_GRP_SYS__VCE_MASK                         0x0f000000L
#define MC_RD_GRP_SYS__VMC_MASK                         0x000000f0L
#define MC_RD_HUB__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_RD_HUB__ENABLE_MASK                          0x00000001L
#define MC_RD_HUB__LAZY_TIMER_MASK                      0x00007800L
#define MC_RD_HUB__MAX_BURST_MASK                       0x00000780L
#define MC_RD_HUB__PRESCALE_MASK                        0x00000006L
#define MC_RD_HUB__STALL_MODE_MASK                      0x00000030L
#define MC_RD_HUB__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_RD_HUB__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_RD_TC0__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_RD_TC0__ENABLE_MASK                          0x00000001L
#define MC_RD_TC0__LAZY_TIMER_MASK                      0x00007800L
#define MC_RD_TC0__MAX_BURST_MASK                       0x00000780L
#define MC_RD_TC0__PRESCALE_MASK                        0x00000006L
#define MC_RD_TC0__STALL_MODE_MASK                      0x00000030L
#define MC_RD_TC0__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_RD_TC0__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_RD_TC1__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_RD_TC1__ENABLE_MASK                          0x00000001L
#define MC_RD_TC1__LAZY_TIMER_MASK                      0x00007800L
#define MC_RD_TC1__MAX_BURST_MASK                       0x00000780L
#define MC_RD_TC1__PRESCALE_MASK                        0x00000006L
#define MC_RD_TC1__STALL_MODE_MASK                      0x00000030L
#define MC_RD_TC1__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_RD_TC1__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_RPB_ARB_CNTL__ATC_SWITCH_NUM_MASK            0x00ff0000L
#define MC_RPB_ARB_CNTL__RD_SWITCH_NUM_MASK             0x0000ff00L
#define MC_RPB_ARB_CNTL__WR_SWITCH_NUM_MASK             0x000000ffL
#define MC_RPB_BIF_CNTL__ARB_SWITCH_NUM_MASK            0x000000ffL
#define MC_RPB_BIF_CNTL__XPB_SWITCH_NUM_MASK            0x0000ff00L
#define MC_RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK     0xffff0000L
#define MC_RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK    0x0000ffffL
#define MC_RPB_CID_QUEUE_EX__OFFSET_MASK                0x0000003eL
#define MC_RPB_CID_QUEUE_EX__START_MASK                 0x00000001L
#define MC_RPB_CID_QUEUE_RD__CLIENT_ID_MASK             0x000000ffL
#define MC_RPB_CID_QUEUE_RD__READ_QUEUE_MASK            0x00000c00L
#define MC_RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK           0x00000300L
#define MC_RPB_CID_QUEUE_WR__CLIENT_ID_MASK             0x000000ffL
#define MC_RPB_CID_QUEUE_WR__READ_QUEUE_MASK            0x00001800L
#define MC_RPB_CID_QUEUE_WR__UPDATE_MASK                0x00002000L
#define MC_RPB_CID_QUEUE_WR__UPDATE_MODE_MASK           0x00000100L
#define MC_RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK           0x00000600L
#define MC_RPB_CONF__RPB_RD_PCIE_ORDER_MASK             0x00010000L
#define MC_RPB_CONF__RPB_WR_PCIE_ORDER_MASK             0x00020000L
#define MC_RPB_CONF__XPB_PCIE_ORDER_MASK                0x00008000L
#define MC_RPB_DBG1__DEBUG_BITS_MASK                    0xfff00000L
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_32B_MASK    0x000fff00L
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_MASK        0x000000ffL
#define MC_RPB_EFF_CNTL__RD_LAZY_TIMER_MASK             0x0000ff00L
#define MC_RPB_EFF_CNTL__WR_LAZY_TIMER_MASK             0x000000ffL
#define MC_RPB_IF_CONF__OUTSTANDING_WRRET_ASK_MASK      0x0000ff00L
#define MC_RPB_IF_CONF__RPB_BIF_CREDITS_MASK            0x000000ffL
#define MC_RPB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_RPB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_RPB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_RPB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_RPB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_RPB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_RPB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI     0x20000000L
#define MC_RPB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI    0x10000000L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI  0x000000ffL
#define MC_RPB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_RPB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI  0x0000ffffL
#define MC_RPB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI  0xffffffffL
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS_MASK 0x00000008L
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER_MASK 0x00000004L
#define MC_RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS_MASK 0x000001e0L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0_MASK 0x00003e00L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1_MASK 0x0007c000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2_MASK 0x00f80000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3_MASK 0x1f000000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT_MASK 0x00000003L
#define MC_RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK 0x00000010L
#define MC_RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE_MASK 0xffffffffL
#define MC_RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK   0x000000ffL
#define MC_RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK   0x0000ff00L
#define MC_RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK   0x00ff0000L
#define MC_RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK   0xff000000L
#define MC_RPB_WR_COMBINE_CNTL__WC_ALIGN_MASK           0x00000080L
#define MC_RPB_WR_COMBINE_CNTL__WC_ENABLE_MASK          0x00000001L
#define MC_RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER_MASK     0x00000078L
#define MC_RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE_MASK 0x00000006L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK   0x000000ffL
#define MC_RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK   0x0000ff00L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK   0x00ff0000L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK   0xff000000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0_MASK__SI__CI       0x00000007L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1_MASK__SI__CI       0x00000038L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2_MASK__SI__CI       0x000001c0L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3_MASK__SI__CI       0x00000e00L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4_MASK__SI__CI       0x00007000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5_MASK__SI__CI       0x00038000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT6_MASK__SI__CI       0x001c0000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT7_MASK__SI__CI       0x00e00000L
#define MC_SEQ_BYTE_REMAP_D0__BYTE0_MASK__SI__CI        0x00000003L
#define MC_SEQ_BYTE_REMAP_D0__BYTE1_MASK__SI__CI        0x0000000cL
#define MC_SEQ_BYTE_REMAP_D0__BYTE2_MASK__SI__CI        0x00000030L
#define MC_SEQ_BYTE_REMAP_D0__BYTE3_MASK__SI__CI        0x000000c0L
#define MC_SEQ_BYTE_REMAP_D1__BYTE0_MASK__SI__CI        0x00000003L
#define MC_SEQ_BYTE_REMAP_D1__BYTE1_MASK__SI__CI        0x0000000cL
#define MC_SEQ_BYTE_REMAP_D1__BYTE2_MASK__SI__CI        0x00000030L
#define MC_SEQ_BYTE_REMAP_D1__BYTE3_MASK__SI__CI        0x000000c0L
#define MC_SEQ_CAS_TIMING_LP__TCCDL_MASK                0x00000e00L
#define MC_SEQ_CAS_TIMING_LP__TNOPR_MASK                0x0000000cL
#define MC_SEQ_CAS_TIMING_LP__TNOPW_MASK                0x00000003L
#define MC_SEQ_CAS_TIMING_LP__TR2R_MASK                 0x0000f000L
#define MC_SEQ_CAS_TIMING_LP__TR2W_MASK                 0x000001f0L
#define MC_SEQ_CAS_TIMING_LP__TW2R_MASK                 0x001f0000L
#define MC_SEQ_CAS_TIMING__TCCDL_MASK                   0x00000e00L
#define MC_SEQ_CAS_TIMING__TNOPR_MASK                   0x0000000cL
#define MC_SEQ_CAS_TIMING__TNOPW_MASK                   0x00000003L
#define MC_SEQ_CAS_TIMING__TR2R_MASK                    0x0000f000L
#define MC_SEQ_CAS_TIMING__TR2W_MASK                    0x000001f0L
#define MC_SEQ_CAS_TIMING__TW2R_MASK                    0x001f0000L
#define MC_SEQ_CG__CG_SEQ_REQ_MASK                      0x000000ffL
#define MC_SEQ_CG__CG_SEQ_RESP_MASK                     0x0000ff00L
#define MC_SEQ_CG__SEQ_CG_REQ_MASK                      0x00ff0000L
#define MC_SEQ_CG__SEQ_CG_RESP_MASK                     0xff000000L
#define MC_SEQ_CMD__ADR_MASK                            0x0000ffffL
#define MC_SEQ_CMD__ADR_MSB0_MASK__SI__CI               0x20000000L
#define MC_SEQ_CMD__ADR_MSB1_MASK__SI__CI               0x10000000L
#define MC_SEQ_CMD__CSB_MASK__SI__CI                    0x00600000L
#define MC_SEQ_CNTL_2__ARB_RTDAT_WMK_MSB_MASK__SI__CI   0x00000300L
#define MC_SEQ_CNTL_2__DRST_NSTR_MASK__SI__CI           0x0000fc00L
#define MC_SEQ_CNTL_2__DRST_PDRV_MASK__CI               0x0000000fL
#define MC_SEQ_CNTL_2__DRST_PD_MASK__CI                 0x00000020L
#define MC_SEQ_CNTL_2__DRST_PSTR_MASK__SI__CI           0x003f0000L
#define MC_SEQ_CNTL_2__DRST_PU_MASK__CI                 0x00000010L
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0_MASK__SI__CI     0x0f000000L
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D1_MASK__SI__CI     0xf0000000L
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D0_MASK__SI__CI     0x00400000L
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D1_MASK__SI__CI     0x00800000L
#define MC_SEQ_CNTL_3__CAC_EN_MASK__CI                  0x80000000L
#define MC_SEQ_CNTL_3__DBI_FRC_MASK__CI                 0x00200000L
#define MC_SEQ_CNTL_3__DQS_FRC_MASK__CI                 0x00800000L
#define MC_SEQ_CNTL_3__DQS_FRC_PAT_MASK__CI             0x0f000000L
#define MC_SEQ_CNTL_3__FCK_FRC_MASK__CI                 0x00100000L
#define MC_SEQ_CNTL_3__IDSC_EN_MASK__CI                 0x40000000L
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D0_MASK__CI        0x00000038L
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D1_MASK__CI        0x00000e00L
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D0_MASK__CI       0x00000007L
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D1_MASK__CI       0x000001c0L
#define MC_SEQ_CNTL_3__PRGRM_CDC_MASK__CI               0x00400000L
#define MC_SEQ_CNTL_3__REPCG_EN_D0_MASK__CI             0x00001000L
#define MC_SEQ_CNTL_3__REPCG_EN_D1_MASK__CI             0x00002000L
#define MC_SEQ_CNTL_3__REPCG_OFF_DLY_MASK__CI           0x000f0000L
#define MC_SEQ_CNTL__DAT_INV_MASK                       0x00000040L
#define MC_SEQ_CNTL__MEM_ADDR_MAP_BANK_MASK__SI__CI     0x0000000cL
#define MC_SEQ_CNTL__MEM_ADDR_MAP_COLS_MASK__SI__CI     0x00000003L
#define MC_SEQ_CNTL__MSK_DF1_MASK__SI__CI               0x00000080L
#define MC_SEQ_CNTL__SAFE_MODE_MASK                     0x00000030L
#define MC_SEQ_DLL_STBY_LP__ENTR_DLY_MASK__CI           0x000000e0L
#define MC_SEQ_DLL_STBY_LP__EN_MASK__CI                 0x00000001L
#define MC_SEQ_DLL_STBY_LP__EXIT_DLY_MASK__CI           0x3f000000L
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_FRC_MASK__CI       0x00000008L
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_VAL_MASK__CI       0x00000010L
#define MC_SEQ_DLL_STBY_LP__STBY_DLY_MASK__CI           0x00000f00L
#define MC_SEQ_DLL_STBY_LP__TCKE_EXTN_MASK__CI          0x00ff0000L
#define MC_SEQ_DLL_STBY_LP__TCKE_PULSE_EXTN_MASK__CI    0x0000f000L
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_FRC_MASK__CI       0x00000002L
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_VAL_MASK__CI       0x00000004L
#define MC_SEQ_DLL_STBY__ENTR_DLY_MASK__CI              0x000000e0L
#define MC_SEQ_DLL_STBY__EN_MASK__CI                    0x00000001L
#define MC_SEQ_DLL_STBY__EXIT_DLY_MASK__CI              0x3f000000L
#define MC_SEQ_DLL_STBY__MSTRSTBY_FRC_MASK__CI          0x00000008L
#define MC_SEQ_DLL_STBY__MSTRSTBY_VAL_MASK__CI          0x00000010L
#define MC_SEQ_DLL_STBY__STBY_DLY_MASK__CI              0x00000f00L
#define MC_SEQ_DLL_STBY__TCKE_EXTN_MASK__CI             0x00ff0000L
#define MC_SEQ_DLL_STBY__TCKE_PULSE_EXTN_MASK__CI       0x0000f000L
#define MC_SEQ_DLL_STBY__VCTRLADC_FRC_MASK__CI          0x00000002L
#define MC_SEQ_DLL_STBY__VCTRLADC_VAL_MASK__CI          0x00000004L
#define MC_SEQ_DRAM_2__ADBI_ACT_MASK__SI__CI            0x04000000L
#define MC_SEQ_DRAM_2__ADBI_DF1_MASK__SI__CI            0x02000000L
#define MC_SEQ_DRAM_2__ADR_DBI_ACM_MASK__SI__CI         0x00000004L
#define MC_SEQ_DRAM_2__ADR_DBI_MASK__SI__CI             0x00000002L
#define MC_SEQ_DRAM_2__ADR_DDR_MASK__SI__CI             0x00000001L
#define MC_SEQ_DRAM_2__BNK_MRS_MASK__SI__CI             0x00002000L
#define MC_SEQ_DRAM_2__CMD_QDR_MASK__SI__CI             0x00000008L
#define MC_SEQ_DRAM_2__CS_BY16_MASK__SI__CI             0x80000000L
#define MC_SEQ_DRAM_2__DAT_QDR_MASK__SI__CI             0x00000010L
#define MC_SEQ_DRAM_2__DBI_ACT_MASK__SI__CI             0x10000000L
#define MC_SEQ_DRAM_2__DBI_DF1_MASK__SI__CI             0x08000000L
#define MC_SEQ_DRAM_2__DBI_EDC_DF1_MASK__SI__CI         0x20000000L
#define MC_SEQ_DRAM_2__DBI_OVR_MASK__SI__CI             0x00004000L
#define MC_SEQ_DRAM_2__DQM_EST_MASK__SI__CI             0x00000080L
#define MC_SEQ_DRAM_2__PLL_CLR_MASK__SI__CI             0x00000800L
#define MC_SEQ_DRAM_2__PLL_CNT_MASK__SI__CI             0x00ff0000L
#define MC_SEQ_DRAM_2__PLL_EST_MASK__SI__CI             0x00000400L
#define MC_SEQ_DRAM_2__RD_DQS_MASK__SI__CI              0x00000100L
#define MC_SEQ_DRAM_2__TESTCHIP_EN_MASK__SI__CI         0x40000000L
#define MC_SEQ_DRAM_2__TRI_CLK_MASK__SI__CI             0x00008000L
#define MC_SEQ_DRAM_2__WR_DQS_MASK__SI__CI              0x00000200L
#define MC_SEQ_DRAM_ERROR_INSERTION__RX_MASK__SI__CI    0xffff0000L
#define MC_SEQ_DRAM_ERROR_INSERTION__TX_MASK__SI__CI    0x0000ffffL
#define MC_SEQ_DRAM__ADR_2CK_MASK__SI__CI               0x00000001L
#define MC_SEQ_DRAM__ADR_DF1_MASK__SI__CI               0x00000004L
#define MC_SEQ_DRAM__ADR_MUX_MASK__SI__CI               0x00000002L
#define MC_SEQ_DRAM__AP8_MASK__SI__CI                   0x00000008L
#define MC_SEQ_DRAM__BO4_MASK__SI__CI                   0x00004000L
#define MC_SEQ_DRAM__DAT_DF1_MASK__SI__CI               0x00000010L
#define MC_SEQ_DRAM__DLL_CLR_MASK__SI__CI               0x00008000L
#define MC_SEQ_DRAM__DLL_CNT_MASK__SI__CI               0x00ff0000L
#define MC_SEQ_DRAM__DQM_DF1_MASK__SI__CI               0x00000040L
#define MC_SEQ_DRAM__DQS_DF1_MASK__SI__CI               0x00000020L
#define MC_SEQ_DRAM__ODT_ACT_MASK__SI__CI               0x08000000L
#define MC_SEQ_DRAM__ODT_ENB_MASK__SI__CI               0x04000000L
#define MC_SEQ_DRAM__RDSTRB_RSYC_DIS_MASK__CI           0x80000000L
#define MC_SEQ_DRAM__TRI_CKE_MASK__SI__CI               0x40000000L
#define MC_SEQ_DRAM__TRI_MIO_DYN_MASK__SI__CI           0x20000000L
#define MC_SEQ_FIFO_CTL__CG_DIS_D0_MASK__SI__CI         0x00000100L
#define MC_SEQ_FIFO_CTL__CG_DIS_D1_MASK__SI__CI         0x00000200L
#define MC_SEQ_FIFO_CTL__R_DQS_FRC_MASK__CI             0x10000000L
#define MC_SEQ_FIFO_CTL__R_DQS_LD_INIT_MASK__CI         0x00f00000L
#define MC_SEQ_FIFO_CTL__R_DQS_STEP_MASK__CI            0x0f000000L
#define MC_SEQ_FIFO_CTL__R_LD_INIT_MASK__SI__CI         0x00000030L
#define MC_SEQ_FIFO_CTL__R_SYC_SEL_MASK__SI__CI         0x000000c0L
#define MC_SEQ_FIFO_CTL__SYC_DLY_MASK__SI__CI           0x00007000L
#define MC_SEQ_FIFO_CTL__W_ASYC_EXT_MASK__SI__CI        0x00030000L
#define MC_SEQ_FIFO_CTL__W_DSYC_EXT_MASK__SI__CI        0x000c0000L
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D0_MASK__SI__CI      0x00000003L
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D1_MASK__SI__CI      0x00000c00L
#define MC_SEQ_FIFO_CTL__W_SYC_SEL_MASK__SI__CI         0x0000000cL
#define MC_SEQ_G5PDX_CMD0_LP__CMD_MASK__CI              0xffffffffL
#define MC_SEQ_G5PDX_CMD0__CMD_MASK__CI                 0xffffffffL
#define MC_SEQ_G5PDX_CMD1_LP__CMD_MASK__CI              0xffffffffL
#define MC_SEQ_G5PDX_CMD1__CMD_MASK__CI                 0xffffffffL
#define MC_SEQ_G5PDX_CTRL_LP__CH0_ENABLE_MASK__CI       0x00000001L
#define MC_SEQ_G5PDX_CTRL_LP__CH1_ENABLE_MASK__CI       0x00000002L
#define MC_SEQ_G5PDX_CTRL_LP__TMRD_MASK__CI             0x00f00000L
#define MC_SEQ_G5PDX_CTRL_LP__TMRS2WCK_MASK__CI         0x0000f000L
#define MC_SEQ_G5PDX_CTRL_LP__TPD2MRS_MASK__CI          0x000003f0L
#define MC_SEQ_G5PDX_CTRL_LP__TWCK2MRS_MASK__CI         0x000f0000L
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_EARLY_MASK__CI     0x00000004L
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_LATE_MASK__CI      0x00000008L
#define MC_SEQ_G5PDX_CTRL__CH0_ENABLE_MASK__CI          0x00000001L
#define MC_SEQ_G5PDX_CTRL__CH1_ENABLE_MASK__CI          0x00000002L
#define MC_SEQ_G5PDX_CTRL__TMRD_MASK__CI                0x00f00000L
#define MC_SEQ_G5PDX_CTRL__TMRS2WCK_MASK__CI            0x0000f000L
#define MC_SEQ_G5PDX_CTRL__TPD2MRS_MASK__CI             0x000003f0L
#define MC_SEQ_G5PDX_CTRL__TWCK2MRS_MASK__CI            0x000f0000L
#define MC_SEQ_G5PDX_CTRL__WCKOFF_EARLY_MASK__CI        0x00000004L
#define MC_SEQ_G5PDX_CTRL__WCKOFF_LATE_MASK__CI         0x00000008L
#define MC_SEQ_IO_DEBUG_DATA__IO_DEBUG_DATA_MASK        0xffffffffL
#define MC_SEQ_IO_DEBUG_INDEX__IO_DEBUG_INDEX_MASK      0x000001ffL
#define MC_SEQ_IO_RDBI__MASK_MASK__SI__CI               0xffffffffL
#define MC_SEQ_IO_REDC__EDC_MASK__SI__CI                0xffffffffL
#define MC_SEQ_IO_RESERVE_D0__APHY_RSV_MASK__SI__CI     0xff000000L
#define MC_SEQ_IO_RESERVE_D0__DPHY0_RSV_MASK__SI__CI    0x00000fffL
#define MC_SEQ_IO_RESERVE_D0__DPHY1_RSV_MASK__SI__CI    0x00fff000L
#define MC_SEQ_IO_RESERVE_D1__APHY_RSV_MASK__SI__CI     0xff000000L
#define MC_SEQ_IO_RESERVE_D1__DPHY0_RSV_MASK__SI__CI    0x00000fffL
#define MC_SEQ_IO_RESERVE_D1__DPHY1_RSV_MASK__SI__CI    0x00fff000L
#define MC_SEQ_IO_RWORD0__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD1__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD2__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD3__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD4__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD5__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD6__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_IO_RWORD7__RDATA_MASK__SI__CI            0xffffffffL
#define MC_SEQ_MISC0__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC1__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC3__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC4__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC5__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC6__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC7__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC8__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC9__VALUE_MASK                        0xffffffffL
#define MC_SEQ_MISC_TIMING2_LP__PA2RDATA_MASK           0x00000007L
#define MC_SEQ_MISC_TIMING2_LP__TADR_MASK__SI__CI       0x00e00000L
#define MC_SEQ_MISC_TIMING2_LP__TFCKTR_MASK__SI__CI     0x0f000000L
#define MC_SEQ_MISC_TIMING2_LP__TREDC_MASK__SI__CI      0x0000e000L
#define MC_SEQ_MISC_TIMING2_LP__TWEDC_MASK__SI__CI      0x001f0000L
#define MC_SEQ_MISC_TIMING2__PA2RDATA_MASK              0x00000007L
#define MC_SEQ_MISC_TIMING2__TREDC_MASK__SI__CI         0x0000e000L
#define MC_SEQ_MISC_TIMING2__TWEDC_MASK__SI__CI         0x001f0000L
#define MC_SEQ_MISC_TIMING_LP__TRP_WRA_MASK             0x0000003fL
#define MC_SEQ_MISC_TIMING__TRP_WRA_MASK                0x0000003fL
#define MC_SEQ_MPLL_OVERRIDE__AD_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000001L
#define MC_SEQ_MPLL_OVERRIDE__ATGM_CLK_SEL_OVERRIDE_MASK__SI__CI 0x00000020L
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_0_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000002L
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_1_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000004L
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_0_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000008L
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_1_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000010L
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_EN_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_SEL_OVERRIDE_MASK__SI__CI 0x00000080L
#define MC_SEQ_PERF_CNTL_1__PAUSE_MASK__SI__CI          0x00000001L
#define MC_SEQ_PERF_CNTL_1__SEL_A_MSB_MASK__SI__CI      0x00000100L
#define MC_SEQ_PERF_CNTL_1__SEL_B_MSB_MASK__SI__CI      0x00000200L
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_C_MSB_MASK__SI__CI  0x00000400L
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_D_MSB_MASK__SI__CI  0x00000800L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_A_MSB_MASK__SI__CI  0x00001000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_B_MSB_MASK__SI__CI  0x00002000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_C_MSB_MASK__SI__CI  0x00004000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_D_MSB_MASK__SI__CI  0x00008000L
#define MC_SEQ_PERF_CNTL__CNTL_MASK__SI__CI             0xc0000000L
#define MC_SEQ_PERF_CNTL__MONITOR_PERIOD_MASK__SI__CI   0x3fffffffL
#define MC_SEQ_PERF_SEQ_CNT_A_I0__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_A_I1__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_B_I0__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_B_I1__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_C_I0__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_C_I1__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_D_I0__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_D_I1__VALUE_MASK__SI__CI    0xffffffffL
#define MC_SEQ_PERF_SEQ_CTL__SEL_A_MASK__SI__CI         0x0000000fL
#define MC_SEQ_PERF_SEQ_CTL__SEL_B_MASK__SI__CI         0x000000f0L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_C_MASK__SI__CI     0x00000f00L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK__SI__CI     0x0000f000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_A_MASK__SI__CI     0x000f0000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_B_MASK__SI__CI     0x00f00000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_C_MASK__SI__CI     0x0f000000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_D_MASK__SI__CI     0xf0000000L
#define MC_SEQ_PHYREG_BCAST__ADR_MASK_MASK__CI          0x00008000L
#define MC_SEQ_PHYREG_BCAST__CH0_EN_MASK__CI            0x00000001L
#define MC_SEQ_PHYREG_BCAST__CH1_EN_MASK__CI            0x00000002L
#define MC_SEQ_PHYREG_BCAST__CKE_MASK_MASK__CI          0x00000080L
#define MC_SEQ_PHYREG_BCAST__CLK_MASK_MASK__CI          0x00002000L
#define MC_SEQ_PHYREG_BCAST__CMD_MASK_MASK__CI          0x00004000L
#define MC_SEQ_PHYREG_BCAST__DBI_MASK_MASK__CI          0x00000200L
#define MC_SEQ_PHYREG_BCAST__DQ_MASK_MASK__CI           0x00000100L
#define MC_SEQ_PHYREG_BCAST__EDC_MASK_MASK__CI          0x00000400L
#define MC_SEQ_PHYREG_BCAST__WCDR_MASK_MASK__CI         0x00001000L
#define MC_SEQ_PHYREG_BCAST__WCK_MASK_MASK__CI          0x00000800L
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MASK__SI__CI        0x0000ffffL
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB0_MASK__SI__CI   0x20000000L
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB1_MASK__SI__CI   0x10000000L
#define MC_SEQ_PMG_CMD_EMRS_LP__BNK_MSB_MASK__SI__CI    0x00080000L
#define MC_SEQ_PMG_CMD_EMRS_LP__CSB_MASK__SI__CI        0x00600000L
#define MC_SEQ_PMG_CMD_EMRS_LP__END_MASK__SI__CI        0x00100000L
#define MC_SEQ_PMG_CMD_EMRS_LP__MOP_MASK__SI__CI        0x00070000L
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MASK__SI__CI        0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB0_MASK__SI__CI   0x20000000L
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB1_MASK__SI__CI   0x10000000L
#define MC_SEQ_PMG_CMD_MRS1_LP__BNK_MSB_MASK__SI__CI    0x00080000L
#define MC_SEQ_PMG_CMD_MRS1_LP__CSB_MASK__SI__CI        0x00600000L
#define MC_SEQ_PMG_CMD_MRS1_LP__END_MASK__SI__CI        0x00100000L
#define MC_SEQ_PMG_CMD_MRS1_LP__MOP_MASK__SI__CI        0x00070000L
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MASK__SI__CI        0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB0_MASK__SI__CI   0x20000000L
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB1_MASK__SI__CI   0x10000000L
#define MC_SEQ_PMG_CMD_MRS2_LP__BNK_MSB_MASK__SI__CI    0x00080000L
#define MC_SEQ_PMG_CMD_MRS2_LP__CSB_MASK__SI__CI        0x00600000L
#define MC_SEQ_PMG_CMD_MRS2_LP__END_MASK__SI__CI        0x00100000L
#define MC_SEQ_PMG_CMD_MRS2_LP__MOP_MASK__SI__CI        0x00070000L
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MASK__SI__CI         0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB0_MASK__SI__CI    0x20000000L
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB1_MASK__SI__CI    0x10000000L
#define MC_SEQ_PMG_CMD_MRS_LP__BNK_MSB_MASK__SI__CI     0x00080000L
#define MC_SEQ_PMG_CMD_MRS_LP__CSB_MASK__SI__CI         0x00600000L
#define MC_SEQ_PMG_CMD_MRS_LP__END_MASK__SI__CI         0x00100000L
#define MC_SEQ_PMG_CMD_MRS_LP__MOP_MASK__SI__CI         0x00070000L
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MASK__CI             0x0000ffffL
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB0_MASK__CI        0x01000000L
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB1_MASK__CI        0x00800000L
#define MC_SEQ_PMG_DVS_CMD_LP__BNK_MSB_MASK__CI         0x00080000L
#define MC_SEQ_PMG_DVS_CMD_LP__CSB_MASK__CI             0x00600000L
#define MC_SEQ_PMG_DVS_CMD_LP__END_MASK__CI             0x00100000L
#define MC_SEQ_PMG_DVS_CMD_LP__MOP_MASK__CI             0x00070000L
#define MC_SEQ_PMG_DVS_CMD__ADR_MASK__CI                0x0000ffffL
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB0_MASK__CI           0x01000000L
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB1_MASK__CI           0x00800000L
#define MC_SEQ_PMG_DVS_CMD__BNK_MSB_MASK__CI            0x00080000L
#define MC_SEQ_PMG_DVS_CMD__CSB_MASK__CI                0x00600000L
#define MC_SEQ_PMG_DVS_CMD__END_MASK__CI                0x00100000L
#define MC_SEQ_PMG_DVS_CMD__MOP_MASK__CI                0x00070000L
#define MC_SEQ_PMG_DVS_CTL_LP__ENABLE_MASK__CI          0x00000001L
#define MC_SEQ_PMG_DVS_CTL_LP__TDVS_MASK__CI            0x0000003eL
#define MC_SEQ_PMG_DVS_CTL__ENABLE_MASK__CI             0x00000001L
#define MC_SEQ_PMG_DVS_CTL__TDVS_MASK__CI               0x0000003eL
#define MC_SEQ_PMG_PG_HWCNTL__ACAO_MASK__SI__CI         0x00040000L
#define MC_SEQ_PMG_PG_HWCNTL__AC_DLY_MASK__SI__CI       0x00000300L
#define MC_SEQ_PMG_PG_HWCNTL__D_DLY_MASK__SI__CI        0x000000c0L
#define MC_SEQ_PMG_PG_HWCNTL__G_DLY_MASK__SI__CI        0x00003c00L
#define MC_SEQ_PMG_PG_HWCNTL__PWRGATE_EN_MASK__SI__CI   0x00000001L
#define MC_SEQ_PMG_PG_HWCNTL__RXAO_MASK__SI__CI         0x00020000L
#define MC_SEQ_PMG_PG_HWCNTL__STAGGER_EN_MASK__SI__CI   0x00000002L
#define MC_SEQ_PMG_PG_HWCNTL__TPGCG_MASK__SI__CI        0x0000003cL
#define MC_SEQ_PMG_PG_HWCNTL__TXAO_MASK__SI__CI         0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_0__GMCON_SR_COMMIT_MASK__SI__CI 0x80000000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMA0_AC_ENB_MASK__SI__CI 0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_RX_ENB_MASK__SI__CI 0x00000020L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_TX_ENB_MASK__SI__CI 0x00000002L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_RX_ENB_MASK__SI__CI 0x00000010L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_TX_ENB_MASK__SI__CI 0x00000001L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_RX_ENB_MASK__SI__CI 0x00000040L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_TX_ENB_MASK__SI__CI 0x00000004L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_RX_ENB_MASK__SI__CI 0x00000080L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_TX_ENB_MASK__SI__CI 0x00000008L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_RX_ENB_MASK__SI__CI 0x00002000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_TX_ENB_MASK__SI__CI 0x00000200L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_RX_ENB_MASK__SI__CI 0x00001000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_TX_ENB_MASK__SI__CI 0x00000100L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_RX_ENB_MASK__SI__CI 0x00004000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_TX_ENB_MASK__SI__CI 0x00000400L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_RX_ENB_MASK__SI__CI 0x00008000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_TX_ENB_MASK__SI__CI 0x00000800L
#define MC_SEQ_PMG_PG_SWCNTL_1__GMCON_SR_COMMIT_MASK__SI__CI 0x80000000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMA1_AC_ENB_MASK__SI__CI 0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_RX_ENB_MASK__SI__CI 0x00000020L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_TX_ENB_MASK__SI__CI 0x00000002L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_RX_ENB_MASK__SI__CI 0x00000010L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_TX_ENB_MASK__SI__CI 0x00000001L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_RX_ENB_MASK__SI__CI 0x00000040L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_TX_ENB_MASK__SI__CI 0x00000004L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_RX_ENB_MASK__SI__CI 0x00000080L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_TX_ENB_MASK__SI__CI 0x00000008L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_RX_ENB_MASK__SI__CI 0x00002000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_TX_ENB_MASK__SI__CI 0x00000200L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_RX_ENB_MASK__SI__CI 0x00001000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_TX_ENB_MASK__SI__CI 0x00000100L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_RX_ENB_MASK__SI__CI 0x00004000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_TX_ENB_MASK__SI__CI 0x00000400L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_RX_ENB_MASK__SI__CI 0x00008000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_TX_ENB_MASK__SI__CI 0x00000800L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_SS_MASK__CI      0xff000000L
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MSB_MASK__SI__CI 0x00800000L
#define MC_SEQ_PMG_TIMING_LP__TCKSRE_MASK               0x00000007L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_SS_MASK__CI         0xff000000L
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MSB_MASK__SI__CI  0x00800000L
#define MC_SEQ_PMG_TIMING__TCKSRE_MASK                  0x00000007L
#define MC_SEQ_RAS_TIMING_LP__TRCDRA_MASK               0x000f8000L
#define MC_SEQ_RAS_TIMING_LP__TRCDR_MASK                0x00007c00L
#define MC_SEQ_RAS_TIMING_LP__TRCDWA_MASK               0x000003e0L
#define MC_SEQ_RAS_TIMING_LP__TRCDW_MASK                0x0000001fL
#define MC_SEQ_RAS_TIMING_LP__TRC_MASK                  0x7f000000L
#define MC_SEQ_RAS_TIMING_LP__TRRD_MASK                 0x00f00000L
#define MC_SEQ_RAS_TIMING__TRCDRA_MASK                  0x000f8000L
#define MC_SEQ_RAS_TIMING__TRCDR_MASK                   0x00007c00L
#define MC_SEQ_RAS_TIMING__TRCDWA_MASK                  0x000003e0L
#define MC_SEQ_RAS_TIMING__TRCDW_MASK                   0x0000001fL
#define MC_SEQ_RAS_TIMING__TRC_MASK                     0x7f000000L
#define MC_SEQ_RAS_TIMING__TRRD_MASK                    0x00f00000L
#define MC_SEQ_RD_CTL_D0_LP__RBS_WEDC_DLY_MASK__SI__CI  0x3e000000L
#define MC_SEQ_RD_CTL_D0_LP__RCV_DLY_MASK               0x00000007L
#define MC_SEQ_RD_CTL_D0_LP__RCV_EXT_MASK               0x000000f8L
#define MC_SEQ_RD_CTL_D0_LP__RST_SEL_MASK               0x00000300L
#define MC_SEQ_RD_CTL_D0_LP__RXDPWRON_DLY_MASK__SI__CI  0x00000c00L
#define MC_SEQ_RD_CTL_D0_LP__STR_PRE_MASK__SI__CI       0x00010000L
#define MC_SEQ_RD_CTL_D0_LP__STR_PST_MASK__SI__CI       0x00020000L
#define MC_SEQ_RD_CTL_D0__RBS_WEDC_DLY_MASK__SI__CI     0x3e000000L
#define MC_SEQ_RD_CTL_D0__RCV_DLY_MASK                  0x00000007L
#define MC_SEQ_RD_CTL_D0__RCV_EXT_MASK                  0x000000f8L
#define MC_SEQ_RD_CTL_D0__RST_SEL_MASK                  0x00000300L
#define MC_SEQ_RD_CTL_D0__RXDPWRON_DLY_MASK__SI__CI     0x00000c00L
#define MC_SEQ_RD_CTL_D0__STR_PRE_MASK__SI__CI          0x00010000L
#define MC_SEQ_RD_CTL_D0__STR_PST_MASK__SI__CI          0x00020000L
#define MC_SEQ_RD_CTL_D1_LP__RBS_WEDC_DLY_MASK__SI__CI  0x3e000000L
#define MC_SEQ_RD_CTL_D1_LP__RCV_DLY_MASK               0x00000007L
#define MC_SEQ_RD_CTL_D1_LP__RCV_EXT_MASK               0x000000f8L
#define MC_SEQ_RD_CTL_D1_LP__RST_SEL_MASK               0x00000300L
#define MC_SEQ_RD_CTL_D1_LP__RXDPWRON_DLY_MASK__SI__CI  0x00000c00L
#define MC_SEQ_RD_CTL_D1_LP__STR_PRE_MASK__SI__CI       0x00010000L
#define MC_SEQ_RD_CTL_D1_LP__STR_PST_MASK__SI__CI       0x00020000L
#define MC_SEQ_RD_CTL_D1__RBS_WEDC_DLY_MASK__SI__CI     0x3e000000L
#define MC_SEQ_RD_CTL_D1__RCV_DLY_MASK                  0x00000007L
#define MC_SEQ_RD_CTL_D1__RCV_EXT_MASK                  0x000000f8L
#define MC_SEQ_RD_CTL_D1__RST_SEL_MASK                  0x00000300L
#define MC_SEQ_RD_CTL_D1__RXDPWRON_DLY_MASK__SI__CI     0x00000c00L
#define MC_SEQ_RD_CTL_D1__STR_PRE_MASK__SI__CI          0x00010000L
#define MC_SEQ_RD_CTL_D1__STR_PST_MASK__SI__CI          0x00020000L
#define MC_SEQ_RESERVE_0_S__SCLK_FIELD_MASK             0xffffffffL
#define MC_SEQ_RESERVE_1_S__SCLK_FIELD_MASK             0xffffffffL
#define MC_SEQ_RESERVE_M__MCLK_FIELD_MASK               0xffffffffL
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_RXFRAMING_DBI_D0__DBI1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_RXFRAMING_DBI_D1__DBI1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_RXFRAMING_EDC_D0__EDC1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR0_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR1_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR2_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR3_MASK__SI__CI     0xf0000000L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_RXFRAMING_EDC_D1__EDC1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR0_MASK__SI__CI     0x000f0000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR1_MASK__SI__CI     0x00f00000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR2_MASK__SI__CI     0x0f000000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR3_MASK__SI__CI     0xf0000000L
#define MC_SEQ_SREG_READ__DATA_MASK__CI__VI             0xffffffffL
#define MC_SEQ_SREG_STATUS__AVAIL_RTN_MASK__CI__VI      0x0000000fL
#define MC_SEQ_SREG_STATUS__PND_RD_MASK__CI__VI         0x00000f00L
#define MC_SEQ_SREG_STATUS__PND_WR_MASK__CI__VI         0x0000f000L
#define MC_SEQ_STATUS_M__PMG_FSMSTATE_MASK__SI__CI      0x01f00000L
#define MC_SEQ_STATUS_M__PMG_PWRSTATE_MASK__SI__CI      0x00010000L
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D0_MASK            0x00000001L
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D1_MASK            0x00000002L
#define MC_SEQ_STATUS_M__SEQ0_ALLOWSTOP_MASK__CI        0x08000000L
#define MC_SEQ_STATUS_M__SEQ0_ARB_CMD_FIFO_EMPTY_MASK   0x00000100L
#define MC_SEQ_STATUS_M__SEQ0_BUSY_HYS_MASK__SI__CI     0x02000000L
#define MC_SEQ_STATUS_M__SEQ0_RS_DATA_FIFO_FULL_MASK    0x00001000L
#define MC_SEQ_STATUS_M__SEQ1_ALLOWSTOP_MASK__CI        0x10000000L
#define MC_SEQ_STATUS_M__SEQ1_ARB_CMD_FIFO_EMPTY_MASK   0x00000200L
#define MC_SEQ_STATUS_M__SEQ1_BUSY_HYS_MASK__SI__CI     0x04000000L
#define MC_SEQ_STATUS_M__SEQ1_RS_DATA_FIFO_FULL_MASK    0x00002000L
#define MC_SEQ_STATUS_M__SLF_D0_MASK__SI__CI            0x00000010L
#define MC_SEQ_STATUS_M__SLF_D1_MASK__SI__CI            0x00000020L
#define MC_SEQ_STATUS_M__SS_SLF_D0_MASK__SI__CI         0x00000040L
#define MC_SEQ_STATUS_M__SS_SLF_D1_MASK__SI__CI         0x00000080L
#define MC_SEQ_STATUS_S__SEQ0_ARB_CMD_FIFO_FULL_MASK    0x00000010L
#define MC_SEQ_STATUS_S__SEQ0_ARB_DATA_FIFO_FULL_MASK   0x00000001L
#define MC_SEQ_STATUS_S__SEQ0_RS_DATA_FIFO_EMPTY_MASK   0x00000100L
#define MC_SEQ_STATUS_S__SEQ1_ARB_CMD_FIFO_FULL_MASK    0x00000020L
#define MC_SEQ_STATUS_S__SEQ1_ARB_DATA_FIFO_FULL_MASK   0x00000002L
#define MC_SEQ_STATUS_S__SEQ1_RS_DATA_FIFO_EMPTY_MASK   0x00000200L
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR_MASK                0x00000080L
#define MC_SEQ_SUP_CNTL__FAST_WRITE_MASK                0x00000040L
#define MC_SEQ_SUP_CNTL__PGM_READ_MASK                  0x00000020L
#define MC_SEQ_SUP_CNTL__PGM_WRITE_MASK                 0x00000010L
#define MC_SEQ_SUP_CNTL__RESET_PC_MASK                  0x00000008L
#define MC_SEQ_SUP_CNTL__RUN_MASK                       0x00000001L
#define MC_SEQ_SUP_CNTL__SINGLE_STEP_MASK               0x00000002L
#define MC_SEQ_SUP_CNTL__SW_WAKE_MASK                   0x00000004L
#define MC_SEQ_SUP_DEC_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_GP0_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_GP1_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_GP2_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_GP3_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_IR_STAT__STATUS_MASK                 0xffffffffL
#define MC_SEQ_SUP_PGM_STAT__STATUS_MASK                0xffffffffL
#define MC_SEQ_SUP_PGM__CNTL_MASK                       0xffffffffL
#define MC_SEQ_SUP_R_PGM__PGM_MASK                      0xffffffffL
#define MC_SEQ_TCG_CNTL__AREF_BOTH_MASK__SI__CI         0x04000000L
#define MC_SEQ_TCG_CNTL__AREF_LAST_MASK__SI__CI         0x02000000L
#define MC_SEQ_TCG_CNTL__BURST_NUM_MASK__SI__CI         0x00380000L
#define MC_SEQ_TCG_CNTL__DATA_CNT_MASK__SI__CI          0x0000f000L
#define MC_SEQ_TCG_CNTL__DONE_MASK__SI__CI              0x80000000L
#define MC_SEQ_TCG_CNTL__ENABLE_D0_MASK__SI__CI         0x00000002L
#define MC_SEQ_TCG_CNTL__ENABLE_D1_MASK__SI__CI         0x00000004L
#define MC_SEQ_TCG_CNTL__FRAME_TRAIN_MASK__SI__CI       0x00040000L
#define MC_SEQ_TCG_CNTL__INFINITE_CMD_MASK__SI__CI      0x00000080L
#define MC_SEQ_TCG_CNTL__ISSUE_AREF_MASK__SI__CI        0x00400000L
#define MC_SEQ_TCG_CNTL__LD_RTDATA_CH_MASK__CI          0x20000000L
#define MC_SEQ_TCG_CNTL__LD_RTDATA_OVR_MASK__CI         0x10000000L
#define MC_SEQ_TCG_CNTL__LOAD_FIFO_MASK__SI__CI         0x00010000L
#define MC_SEQ_TCG_CNTL__MOP_MASK__SI__CI               0x00000f00L
#define MC_SEQ_TCG_CNTL__NFIFO_MASK__SI__CI             0x00000070L
#define MC_SEQ_TCG_CNTL__RESET_MASK__SI__CI             0x00000001L
#define MC_SEQ_TCG_CNTL__SHORT_LDFF_MASK__SI__CI        0x00020000L
#define MC_SEQ_TCG_CNTL__START_MASK__SI__CI             0x00000008L
#define MC_SEQ_TCG_CNTL__TXDBI_CNTL_MASK__SI__CI        0x00800000L
#define MC_SEQ_TCG_CNTL__VPTR_MASK_MASK__SI__CI         0x01000000L
#define MC_SEQ_TIMER_RD__COUNTER_MASK                   0xffffffffL
#define MC_SEQ_TIMER_WR__COUNTER_MASK                   0xffffffffL
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_CAPTURE__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_CAPTURE__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_CAPTURE__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_CAPTURE__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_CAPTURE__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_CAPTURE__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_CAPTURE__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_CAPTURE__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_CAPTURE__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_CAPTURE__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_CAPTURE__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_CAPTURE__DPM_WAKEUP_MASK__SI__CI   0x00100000L
#define MC_SEQ_TRAIN_CAPTURE__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_CAPTURE__PHY_PG_WAKEUP_MASK__CI    0x04000000L
#define MC_SEQ_TRAIN_CAPTURE__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_CAPTURE__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_CAPTURE__SREG_WAKEUP_MASK__CI      0x08000000L
#define MC_SEQ_TRAIN_CAPTURE__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_CAPTURE__TIMER_DONE_WAKEUP_MASK    0x00008000L
#define MC_SEQ_TRAIN_CAPTURE__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_IN_PROGRESS_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_STATUS_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_IN_PROGRESS_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_STATUS_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CLEAR_RETRAIN_STATUS_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_MONITOR_MASK__SI__CI 0x00000030L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_VBI_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_EDC_THRESHOLD__READ_EDC_THRESHOLD_MASK__SI__CI 0xffff0000L
#define MC_SEQ_TRAIN_EDC_THRESHOLD__WRITE_EDC_THRESHOLD_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_TRAIN_TIMING__TARF2T_MASK__SI__CI        0x000003e0L
#define MC_SEQ_TRAIN_TIMING__TLD2LD_MASK__SI__CI        0x000f8000L
#define MC_SEQ_TRAIN_TIMING__TT2ROW_MASK__SI__CI        0x00007c00L
#define MC_SEQ_TRAIN_TIMING__TWT2RT_MASK__SI__CI        0x0000001fL
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__CLEARALL_MASK        0x00010000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SREG_WAKEUP_MASK__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TIMER_DONE_WAKEUP_MASK 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_ADDR_TRAIN_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_READ_TRAIN_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WCK_TRAIN_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WRITE_TRAIN_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_ADDR_TRAIN_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_READ_TRAIN_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WCK_TRAIN_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WRITE_TRAIN_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__DISP_ASTOP_WAKEUP_MASK__SI__CI 0x20000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_ADDR_TRAIN_MASK__SI__CI 0x00010000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_READ_TRAIN_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WCK_TRAIN_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WRITE_TRAIN_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_ADDR_TRAIN_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_READ_TRAIN_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WCK_TRAIN_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WRITE_TRAIN_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D0_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D1_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_ADDR_TRAIN_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_READ_TRAIN_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WCK_TRAIN_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WRITE_TRAIN_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SREG_WAKEUP_MASK__CI  0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TIMER_DONE_WAKEUP_MASK 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_MASK__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SREG_WAKEUP_MASK__CI  0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TIMER_DONE_WAKEUP_MASK 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TSM_BCNT__BCNT_TESTS_MASK__SI__CI        0x0000ff00L
#define MC_SEQ_TSM_BCNT__COMP_VALUE_MASK__SI__CI        0x00ff0000L
#define MC_SEQ_TSM_BCNT__DONE_TESTS_MASK__SI__CI        0xff000000L
#define MC_SEQ_TSM_BCNT__FALSE_ACT_MASK__SI__CI         0x000000f0L
#define MC_SEQ_TSM_BCNT__TRUE_ACT_MASK__SI__CI          0x0000000fL
#define MC_SEQ_TSM_CTRL__CAPTURE_START_MASK__SI__CI     0x00000002L
#define MC_SEQ_TSM_CTRL__DIRECTION_MASK__SI__CI         0x00000020L
#define MC_SEQ_TSM_CTRL__DONE0_MASK__CI                 0x00001000L
#define MC_SEQ_TSM_CTRL__DONE1_MASK__CI                 0x00002000L
#define MC_SEQ_TSM_CTRL__DONE_MASK__SI__CI              0x00000004L
#define MC_SEQ_TSM_CTRL__DUAL_CH_EN_MASK__CI            0x00000800L
#define MC_SEQ_TSM_CTRL__ERR_MASK__SI__CI               0x00000008L
#define MC_SEQ_TSM_CTRL__INVERT_MASK__SI__CI            0x00000040L
#define MC_SEQ_TSM_CTRL__MASK_BITS_MASK__SI__CI         0x00000080L
#define MC_SEQ_TSM_CTRL__POINTER_MASK__SI__CI           0xffff0000L
#define MC_SEQ_TSM_CTRL__ROT_INV_MASK__SI__CI           0x00000400L
#define MC_SEQ_TSM_CTRL__START_MASK__SI__CI             0x00000001L
#define MC_SEQ_TSM_CTRL__STEP_MASK__SI__CI              0x00000010L
#define MC_SEQ_TSM_CTRL__UPDATE_LOOP_MASK__SI__CI       0x00000300L
#define MC_SEQ_TSM_DBI__DBI_MASK__SI__CI                0xffffffffL
#define MC_SEQ_TSM_DEBUG_DATA__TSM_DEBUG_DATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TSM_DEBUG_INDEX__TSM_DEBUG_INDEX_MASK__SI__CI 0x0000001fL
#define MC_SEQ_TSM_EDC__EDC_MASK__SI__CI                0xffffffffL
#define MC_SEQ_TSM_FLAG__ERROR_TESTS_MASK__SI__CI       0xff000000L
#define MC_SEQ_TSM_FLAG__FALSE_ACT_MASK__SI__CI         0x000000f0L
#define MC_SEQ_TSM_FLAG__FLAG_TESTS_MASK__SI__CI        0x0000ff00L
#define MC_SEQ_TSM_FLAG__NBBL_MASK_MASK__SI__CI         0x000f0000L
#define MC_SEQ_TSM_FLAG__TRUE_ACT_MASK__SI__CI          0x0000000fL
#define MC_SEQ_TSM_GCNT__COMP_VALUE_MASK__SI__CI        0xffff0000L
#define MC_SEQ_TSM_GCNT__FALSE_ACT_MASK__SI__CI         0x000000f0L
#define MC_SEQ_TSM_GCNT__TESTS_MASK__SI__CI             0x0000ff00L
#define MC_SEQ_TSM_GCNT__TRUE_ACT_MASK__SI__CI          0x0000000fL
#define MC_SEQ_TSM_MISC__CH1_OFFSET_MASK__CI            0x03f00000L
#define MC_SEQ_TSM_MISC__CH1_WCDR_OFFSET_MASK__CI       0xfc000000L
#define MC_SEQ_TSM_MISC__WCDR_MASK_MASK__SI__CI         0x000f0000L
#define MC_SEQ_TSM_MISC__WCDR_PTR_MASK__SI__CI          0x0000ffffL
#define MC_SEQ_TSM_NCNT__FALSE_ACT_MASK__SI__CI         0x000000f0L
#define MC_SEQ_TSM_NCNT__NIBBLE_SKIP_MASK__SI__CI       0x0f000000L
#define MC_SEQ_TSM_NCNT__RANGE_HIGH_MASK__SI__CI        0x00f00000L
#define MC_SEQ_TSM_NCNT__RANGE_LOW_MASK__SI__CI         0x000f0000L
#define MC_SEQ_TSM_NCNT__TESTS_MASK__SI__CI             0x0000ff00L
#define MC_SEQ_TSM_NCNT__TRUE_ACT_MASK__SI__CI          0x0000000fL
#define MC_SEQ_TSM_OCNT__CMP_VALUE_MASK__SI__CI         0xffff0000L
#define MC_SEQ_TSM_OCNT__FALSE_ACT_MASK__SI__CI         0x000000f0L
#define MC_SEQ_TSM_OCNT__TESTS_MASK__SI__CI             0x0000ff00L
#define MC_SEQ_TSM_OCNT__TRUE_ACT_MASK__SI__CI          0x0000000fL
#define MC_SEQ_TSM_UPDATE__AREF_COUNT_MASK__SI__CI      0x00ff0000L
#define MC_SEQ_TSM_UPDATE__CAPTR_TESTS_MASK__SI__CI     0xff000000L
#define MC_SEQ_TSM_UPDATE__FALSE_ACT_MASK__SI__CI       0x000000f0L
#define MC_SEQ_TSM_UPDATE__TRUE_ACT_MASK__SI__CI        0x0000000fL
#define MC_SEQ_TSM_UPDATE__UPDT_TESTS_MASK__SI__CI      0x0000ff00L
#define MC_SEQ_TSM_WCDR__WCDR_MASK__SI__CI              0xffffffffL
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ0_MASK__SI__CI     0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ1_MASK__SI__CI     0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ2_MASK__SI__CI     0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ3_MASK__SI__CI     0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ4_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ5_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ6_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ7_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_DBI_D0__DBI1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_DBI_D1__DBI1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_EDC_D0__EDC1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR0_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR1_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR2_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR3_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_EDC_D1__EDC1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR0_MASK__SI__CI     0x000f0000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR1_MASK__SI__CI     0x00f00000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR2_MASK__SI__CI     0x0f000000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR3_MASK__SI__CI     0xf0000000L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_FCK_D0__FCK1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK0_MASK__SI__CI      0x0000000fL
#define MC_SEQ_TXFRAMING_FCK_D1__FCK1_MASK__SI__CI      0x000000f0L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK2_MASK__SI__CI      0x00000f00L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK3_MASK__SI__CI      0x0000f000L
#define MC_SEQ_VENDOR_ID_I0__VALUE_MASK__SI__CI         0xffffffffL
#define MC_SEQ_VENDOR_ID_I1__VALUE_MASK__SI__CI         0xffffffffL
#define MC_SEQ_WCDR_CTRL__AREF_EN_MASK__SI__CI          0x00004000L
#define MC_SEQ_WCDR_CTRL__PRBS_EN_MASK__SI__CI          0x00100000L
#define MC_SEQ_WCDR_CTRL__PRBS_RST_MASK__SI__CI         0x00200000L
#define MC_SEQ_WCDR_CTRL__PREAMBLE_MASK__SI__CI         0x0f000000L
#define MC_SEQ_WCDR_CTRL__PRE_MASK_MASK__SI__CI         0xf0000000L
#define MC_SEQ_WCDR_CTRL__RD_EN_MASK__SI__CI            0x00002000L
#define MC_SEQ_WCDR_CTRL__TRAIN_EN_MASK__SI__CI         0x00008000L
#define MC_SEQ_WCDR_CTRL__TWCDRL_MASK__SI__CI           0x000f0000L
#define MC_SEQ_WCDR_CTRL__WCDR_PRE_MASK__SI__CI         0x000000ffL
#define MC_SEQ_WCDR_CTRL__WCDR_TIM_MASK__SI__CI         0x00000f00L
#define MC_SEQ_WCDR_CTRL__WR_EN_MASK__SI__CI            0x00001000L
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D0_MASK__SI__CI   0x00000001L
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D1_MASK__SI__CI   0x00000008L
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D0_MASK__SI__CI   0x00000002L
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D1_MASK__SI__CI   0x00000010L
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D0_MASK__SI__CI   0x00000004L
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D1_MASK__SI__CI   0x00000020L
#define MC_SEQ_WR_CTL_2_LP__WCDR_EN_MASK__SI__CI        0x00000040L
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D0_MASK__SI__CI      0x00000001L
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D1_MASK__SI__CI      0x00000008L
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D0_MASK__SI__CI      0x00000002L
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D1_MASK__SI__CI      0x00000010L
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D0_MASK__SI__CI      0x00000004L
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D1_MASK__SI__CI      0x00000020L
#define MC_SEQ_WR_CTL_2__WCDR_EN_MASK__SI__CI           0x00000040L
#define MC_SEQ_WR_CTL_D0_LP__ADR_2Y_DLY_MASK__SI__CI    0x00000400L
#define MC_SEQ_WR_CTL_D0_LP__CMD_2Y_DLY_MASK__SI__CI    0x00000800L
#define MC_SEQ_WR_CTL_D0_LP__DAT_2Y_DLY_MASK__SI__CI    0x00000200L
#define MC_SEQ_WR_CTL_D0_LP__ODT_DLY_MASK__SI__CI       0x0f000000L
#define MC_SEQ_WR_CTL_D0_LP__ODT_EXT_MASK__SI__CI       0x10000000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_EXT_MASK               0x000f0000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_SEL_MASK               0x00300000L
#define MC_SEQ_WR_CTL_D0__ADR_2Y_DLY_MASK__SI__CI       0x00000400L
#define MC_SEQ_WR_CTL_D0__CMD_2Y_DLY_MASK__SI__CI       0x00000800L
#define MC_SEQ_WR_CTL_D0__DAT_2Y_DLY_MASK__SI__CI       0x00000200L
#define MC_SEQ_WR_CTL_D0__ODT_DLY_MASK__SI__CI          0x0f000000L
#define MC_SEQ_WR_CTL_D0__ODT_EXT_MASK__SI__CI          0x10000000L
#define MC_SEQ_WR_CTL_D0__OEN_EXT_MASK                  0x000f0000L
#define MC_SEQ_WR_CTL_D0__OEN_SEL_MASK                  0x00300000L
#define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY_MASK__SI__CI    0x00000400L
#define MC_SEQ_WR_CTL_D1_LP__CMD_2Y_DLY_MASK__SI__CI    0x00000800L
#define MC_SEQ_WR_CTL_D1_LP__DAT_2Y_DLY_MASK__SI__CI    0x00000200L
#define MC_SEQ_WR_CTL_D1_LP__ODT_DLY_MASK__SI__CI       0x0f000000L
#define MC_SEQ_WR_CTL_D1_LP__ODT_EXT_MASK__SI__CI       0x10000000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_EXT_MASK               0x000f0000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_SEL_MASK               0x00300000L
#define MC_SEQ_WR_CTL_D1__ADR_2Y_DLY_MASK__SI__CI       0x00000400L
#define MC_SEQ_WR_CTL_D1__CMD_2Y_DLY_MASK__SI__CI       0x00000800L
#define MC_SEQ_WR_CTL_D1__DAT_2Y_DLY_MASK__SI__CI       0x00000200L
#define MC_SEQ_WR_CTL_D1__ODT_DLY_MASK__SI__CI          0x0f000000L
#define MC_SEQ_WR_CTL_D1__ODT_EXT_MASK__SI__CI          0x10000000L
#define MC_SEQ_WR_CTL_D1__OEN_EXT_MASK                  0x000f0000L
#define MC_SEQ_WR_CTL_D1__OEN_SEL_MASK                  0x00300000L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MODE_MASK     0x00000007L
#define MC_SHARED_CHMAP__CHAN0_MASK                     0x0000000fL
#define MC_SHARED_CHMAP__CHAN1_MASK                     0x000000f0L
#define MC_SHARED_CHMAP__CHAN2_MASK                     0x00000f00L
#define MC_SHARED_CHMAP__NOOFCHAN_MASK                  0x0000f000L
#define MC_TRAIN_EDCCDR_R_D0__EDC0_MASK__SI__CI         0x000000ffL
#define MC_TRAIN_EDCCDR_R_D0__EDC1_MASK__SI__CI         0x0000ff00L
#define MC_TRAIN_EDCCDR_R_D0__EDC2_MASK__SI__CI         0x00ff0000L
#define MC_TRAIN_EDCCDR_R_D0__EDC3_MASK__SI__CI         0xff000000L
#define MC_TRAIN_EDCCDR_R_D1__EDC0_MASK__SI__CI         0x000000ffL
#define MC_TRAIN_EDCCDR_R_D1__EDC1_MASK__SI__CI         0x0000ff00L
#define MC_TRAIN_EDCCDR_R_D1__EDC2_MASK__SI__CI         0x00ff0000L
#define MC_TRAIN_EDCCDR_R_D1__EDC3_MASK__SI__CI         0xff000000L
#define MC_TRAIN_EDC_STATUS_D0__REDC_CNT_MASK__SI__CI   0xffff0000L
#define MC_TRAIN_EDC_STATUS_D0__WEDC_CNT_MASK__SI__CI   0x0000ffffL
#define MC_TRAIN_EDC_STATUS_D1__REDC_CNT_MASK__SI__CI   0xffff0000L
#define MC_TRAIN_EDC_STATUS_D1__WEDC_CNT_MASK__SI__CI   0x0000ffffL
#define MC_TRAIN_PRBSERR_0_D0__DQ_STATUS_MASK__SI__CI   0xffffffffL
#define MC_TRAIN_PRBSERR_0_D1__DQ_STATUS_MASK__SI__CI   0xffffffffL
#define MC_TRAIN_PRBSERR_1_D0__DBI_STATUS_MASK__SI__CI  0x0000000fL
#define MC_TRAIN_PRBSERR_1_D0__EDC_STATUS_MASK__SI__CI  0x000000f0L
#define MC_TRAIN_PRBSERR_1_D0__PMA_PRBSCLR_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_1_D0__PMD0_PRBSCLR_MASK__SI__CI 0x20000000L
#define MC_TRAIN_PRBSERR_1_D0__PMD1_PRBSCLR_MASK__SI__CI 0x40000000L
#define MC_TRAIN_PRBSERR_1_D0__WCDR_STATUS_MASK__SI__CI 0x0000f000L
#define MC_TRAIN_PRBSERR_1_D0__WCK_STATUS_MASK__SI__CI  0x00000f00L
#define MC_TRAIN_PRBSERR_1_D1__DBI_STATUS_MASK__SI__CI  0x0000000fL
#define MC_TRAIN_PRBSERR_1_D1__EDC_STATUS_MASK__SI__CI  0x000000f0L
#define MC_TRAIN_PRBSERR_1_D1__PMA_PRBSCLR_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_1_D1__PMD0_PRBSCLR_MASK__SI__CI 0x20000000L
#define MC_TRAIN_PRBSERR_1_D1__PMD1_PRBSCLR_MASK__SI__CI 0x40000000L
#define MC_TRAIN_PRBSERR_1_D1__WCDR_STATUS_MASK__SI__CI 0x0000f000L
#define MC_TRAIN_PRBSERR_1_D1__WCK_STATUS_MASK__SI__CI  0x00000f00L
#define MC_TRAIN_PRBSERR_2_D0__ABI_STATUS_MASK__SI__CI  0x10000000L
#define MC_TRAIN_PRBSERR_2_D0__ADDR_STATUS_MASK__SI__CI 0x03ff0000L
#define MC_TRAIN_PRBSERR_2_D0__CAS_STATUS_MASK__SI__CI  0x00000400L
#define MC_TRAIN_PRBSERR_2_D0__CKB_STATUS_MASK__SI__CI  0x00000002L
#define MC_TRAIN_PRBSERR_2_D0__CKE_STATUS_MASK__SI__CI  0x00000100L
#define MC_TRAIN_PRBSERR_2_D0__CK_STATUS_MASK__SI__CI   0x00000001L
#define MC_TRAIN_PRBSERR_2_D0__CS_STATUS_MASK__SI__CI   0x00000030L
#define MC_TRAIN_PRBSERR_2_D0__RAS_STATUS_MASK__SI__CI  0x00000200L
#define MC_TRAIN_PRBSERR_2_D0__WE_STATUS_MASK__SI__CI   0x00000800L
#define MC_TRAIN_PRBSERR_2_D1__ABI_STATUS_MASK__SI__CI  0x10000000L
#define MC_TRAIN_PRBSERR_2_D1__ADDR_STATUS_MASK__SI__CI 0x03ff0000L
#define MC_TRAIN_PRBSERR_2_D1__CAS_STATUS_MASK__SI__CI  0x00000400L
#define MC_TRAIN_PRBSERR_2_D1__CKB_STATUS_MASK__SI__CI  0x00000002L
#define MC_TRAIN_PRBSERR_2_D1__CKE_STATUS_MASK__SI__CI  0x00000100L
#define MC_TRAIN_PRBSERR_2_D1__CK_STATUS_MASK__SI__CI   0x00000001L
#define MC_TRAIN_PRBSERR_2_D1__CS_STATUS_MASK__SI__CI   0x00000030L
#define MC_TRAIN_PRBSERR_2_D1__RAS_STATUS_MASK__SI__CI  0x00000200L
#define MC_TRAIN_PRBSERR_2_D1__WE_STATUS_MASK__SI__CI   0x00000800L
#define MC_TSM_DEBUG_BCNT0__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT0__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT0__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT0__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT10__BYTE0_MASK__SI__CI         0x000000ffL
#define MC_TSM_DEBUG_BCNT10__BYTE1_MASK__SI__CI         0x0000ff00L
#define MC_TSM_DEBUG_BCNT10__BYTE2_MASK__SI__CI         0x00ff0000L
#define MC_TSM_DEBUG_BCNT10__BYTE3_MASK__SI__CI         0xff000000L
#define MC_TSM_DEBUG_BCNT1__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT1__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT1__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT1__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT2__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT2__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT2__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT2__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT3__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT3__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT3__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT3__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT4__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT4__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT4__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT4__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT5__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT5__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT5__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT5__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT6__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT6__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT6__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT6__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT7__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT7__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT7__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT7__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT8__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT8__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT8__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT8__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BCNT9__BYTE0_MASK__SI__CI          0x000000ffL
#define MC_TSM_DEBUG_BCNT9__BYTE1_MASK__SI__CI          0x0000ff00L
#define MC_TSM_DEBUG_BCNT9__BYTE2_MASK__SI__CI          0x00ff0000L
#define MC_TSM_DEBUG_BCNT9__BYTE3_MASK__SI__CI          0xff000000L
#define MC_TSM_DEBUG_BKPT__DATA_MASK__SI__CI            0xffffffffL
#define MC_TSM_DEBUG_FLAG__DATA_MASK__SI__CI            0xffffffffL
#define MC_TSM_DEBUG_GCNT__DATA_MASK__SI__CI            0xffffffffL
#define MC_TSM_DEBUG_MISC__FLAG_MASK__SI__CI            0x000000ffL
#define MC_TSM_DEBUG_MISC__NCNT_RD_MASK__SI__CI         0x00000f00L
#define MC_TSM_DEBUG_MISC__NCNT_WR_MASK__SI__CI         0x0000f000L
#define MC_TSM_DEBUG_ST01__DATA_MASK__SI__CI            0xffffffffL
#define MC_TSM_DEBUG_ST23__DATA_MASK__SI__CI            0xffffffffL
#define MC_TSM_DEBUG_ST45__DATA_MASK__SI__CI            0xffffffffL
#define MC_VM_AGP_BASE__AGP_BASE_MASK                   0x0003ffffL
#define MC_VM_AGP_BOT__AGP_BOT_MASK                     0x0003ffffL
#define MC_VM_AGP_TOP__AGP_TOP_MASK                     0x0003ffffL
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_LOCAL_MASK 0x00000100L
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_SYSTEM_MASK 0x00000200L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_0_MODE_MASK 0x00000003L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_1_MODE_MASK 0x0000000cL
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_2_MODE_MASK 0x00000030L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_3_MODE_MASK 0x000000c0L
#define MC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_FB_LOCATION__FB_BASE_MASK                 0x0000ffffL
#define MC_VM_FB_LOCATION__FB_TOP_MASK                  0xffff0000L
#define MC_VM_FB_OFFSET__FB_OFFSET_MASK                 0x0003ffffL
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI   0x20000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI  0x10000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB0_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB0_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MB_L1_TLB0_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MB_L1_TLB1_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB2_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB2_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MB_L1_TLB2_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB3_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB3_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MB_L1_TLB3_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MB_L2ARBITER_L2_CREDITS__L2_IF_CREDITS_MASK 0x0000003fL
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB0_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB0_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MD_L1_TLB0_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB1_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB1_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MD_L1_TLB1_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB2_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB2_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MD_L1_TLB2_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB3_DEBUG__INVALIDATE_L1_TLB_MASK  0x00000001L
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_DEBUG_MASK       0x00078000L
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB3_DEBUG__SEND_FREE_AT_RTN_MASK   0x00000100L
#define MC_VM_MD_L1_TLB3_STATUS__BUSY_MASK              0x00000001L
#define MC_VM_MD_L2ARBITER_L2_CREDITS__L2_IF_CREDITS_MASK 0x0000003fL
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK             0x00000780L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK 0x00000040L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_FRAGMENT_PROCESSING_MASK 0x00000002L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK        0x00000001L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK   0x00000018L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK 0x00000020L
#define MC_VM_STEERING__DEFAULT_STEERING_MASK__CI__VI   0x00000003L
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_WR_CB__BLACKOUT_EXEMPT_MASK                  0x00000008L
#define MC_WR_CB__ENABLE_MASK                           0x00000001L
#define MC_WR_CB__LAZY_TIMER_MASK                       0x00007800L
#define MC_WR_CB__MAX_BURST_MASK                        0x00000780L
#define MC_WR_CB__PRESCALE_MASK                         0x00000006L
#define MC_WR_CB__STALL_MODE_MASK                       0x00000030L
#define MC_WR_CB__STALL_OVERRIDE_MASK                   0x00000040L
#define MC_WR_CB__STALL_OVERRIDE_WTM_MASK               0x00008000L
#define MC_WR_DB__BLACKOUT_EXEMPT_MASK                  0x00000008L
#define MC_WR_DB__ENABLE_MASK                           0x00000001L
#define MC_WR_DB__LAZY_TIMER_MASK                       0x00007800L
#define MC_WR_DB__MAX_BURST_MASK                        0x00000780L
#define MC_WR_DB__PRESCALE_MASK                         0x00000006L
#define MC_WR_DB__STALL_MODE_MASK                       0x00000030L
#define MC_WR_DB__STALL_OVERRIDE_MASK                   0x00000040L
#define MC_WR_DB__STALL_OVERRIDE_WTM_MASK               0x00008000L
#define MC_WR_GRP_EXT__DBSTEN0_MASK                     0x0000000fL
#define MC_WR_GRP_EXT__TC0_MASK                         0x000000f0L
#define MC_WR_GRP_GFX__ACPG_MASK__CI__VI                0x00000f00L
#define MC_WR_GRP_GFX__ACPO_MASK__CI__VI                0x0000f000L
#define MC_WR_GRP_GFX__CP_MASK                          0x0000000fL
#define MC_WR_GRP_GFX__SH_MASK__CI__VI                  0x000000f0L
#define MC_WR_GRP_GFX__XDMAM_MASK__CI                   0x00f00000L
#define MC_WR_GRP_GFX__XDMAM_MASK__SI                   0x000f0000L
#define MC_WR_GRP_GFX__XDMA_MASK__CI                    0x000f0000L
#define MC_WR_GRP_GFX__XDMA_MASK__SI                    0x0000f000L
#define MC_WR_GRP_LCL__CB0_MASK                         0x0000000fL
#define MC_WR_GRP_LCL__CBCMASK0_MASK                    0x000000f0L
#define MC_WR_GRP_LCL__CBFMASK0_MASK                    0x00000f00L
#define MC_WR_GRP_LCL__CBIMMED0_MASK                    0xf0000000L
#define MC_WR_GRP_LCL__DB0_MASK                         0x0000f000L
#define MC_WR_GRP_LCL__DBHTILE0_MASK                    0x000f0000L
#define MC_WR_GRP_LCL__SX0_MASK                         0x00f00000L
#define MC_WR_GRP_OTH__HDP_MASK                         0x00000f00L
#define MC_WR_GRP_OTH__SDMA0_MASK__CI__VI               0x000000f0L
#define MC_WR_GRP_OTH__SEM_MASK                         0x0000f000L
#define MC_WR_GRP_OTH__UMC_MASK                         0x000f0000L
#define MC_WR_GRP_OTH__UVD_EXT0_MASK                    0x0000000fL
#define MC_WR_GRP_OTH__UVD_EXT1_MASK                    0xf0000000L
#define MC_WR_GRP_OTH__UVD_MASK                         0x00f00000L
#define MC_WR_GRP_OTH__XDP_MASK                         0x0f000000L
#define MC_WR_GRP_SYS__IH_MASK                          0x0000000fL
#define MC_WR_GRP_SYS__MCIF_MASK                        0x000000f0L
#define MC_WR_GRP_SYS__RLC_MASK                         0x00000f00L
#define MC_WR_GRP_SYS__SAM_MASK__CI                     0x0000f000L
#define MC_WR_GRP_SYS__SDMA1_MASK__CI__VI               0x00f00000L
#define MC_WR_GRP_SYS__SMU_MASK__CI__VI                 0x000f0000L
#define MC_WR_GRP_SYS__SMU_MASK__SI                     0x00f00000L
#define MC_WR_GRP_SYS__VCEU_MASK                        0xf0000000L
#define MC_WR_GRP_SYS__VCE_MASK                         0x0f000000L
#define MC_WR_HUB__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_WR_HUB__ENABLE_MASK                          0x00000001L
#define MC_WR_HUB__LAZY_TIMER_MASK                      0x00007800L
#define MC_WR_HUB__MAX_BURST_MASK                       0x00000780L
#define MC_WR_HUB__PRESCALE_MASK                        0x00000006L
#define MC_WR_HUB__STALL_MODE_MASK                      0x00000030L
#define MC_WR_HUB__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_WR_HUB__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_WR_TC0__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_WR_TC0__ENABLE_MASK                          0x00000001L
#define MC_WR_TC0__LAZY_TIMER_MASK                      0x00007800L
#define MC_WR_TC0__MAX_BURST_MASK                       0x00000780L
#define MC_WR_TC0__PRESCALE_MASK                        0x00000006L
#define MC_WR_TC0__STALL_MODE_MASK                      0x00000030L
#define MC_WR_TC0__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_WR_TC0__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_WR_TC1__BLACKOUT_EXEMPT_MASK                 0x00000008L
#define MC_WR_TC1__ENABLE_MASK                          0x00000001L
#define MC_WR_TC1__LAZY_TIMER_MASK                      0x00007800L
#define MC_WR_TC1__MAX_BURST_MASK                       0x00000780L
#define MC_WR_TC1__PRESCALE_MASK                        0x00000006L
#define MC_WR_TC1__STALL_MODE_MASK                      0x00000030L
#define MC_WR_TC1__STALL_OVERRIDE_MASK                  0x00000040L
#define MC_WR_TC1__STALL_OVERRIDE_WTM_MASK              0x00008000L
#define MC_XBAR_ADDR_DEC__GECC_MASK                     0x00000002L
#define MC_XBAR_ADDR_DEC__NO_DIV_BY_3_MASK              0x00000001L
#define MC_XBAR_ADDR_DEC__RB_SPLIT_COLHI_MASK           0x00000008L
#define MC_XBAR_ADDR_DEC__RB_SPLIT_MASK                 0x00000004L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT0_MASK            0x0000000fL
#define MC_XBAR_ARB_MAX_BURST__RD_PORT1_MASK            0x000000f0L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT2_MASK            0x00000f00L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT3_MASK            0x0000f000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT0_MASK            0x000f0000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT1_MASK            0x00f00000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT2_MASK            0x0f000000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT3_MASK            0xf0000000L
#define MC_XBAR_ARB__BREAK_BURST_CID_CHANGE_MASK        0x00000004L
#define MC_XBAR_ARB__DISABLE_HUB_STALL_HIGHEST_MASK     0x00000002L
#define MC_XBAR_ARB__HUBRD_HIGHEST_MASK                 0x00000001L
#define MC_XBAR_CHTRIREMAP__CH0_MASK                    0x00000003L
#define MC_XBAR_CHTRIREMAP__CH1_MASK                    0x0000000cL
#define MC_XBAR_CHTRIREMAP__CH2_MASK                    0x00000030L
#define MC_XBAR_PERF_MON_CNTL0__ALLOW_WRAP_MASK__SI__CI 0x10000000L
#define MC_XBAR_PERF_MON_CNTL0__START_MODE_MASK__SI__CI 0x03000000L
#define MC_XBAR_PERF_MON_CNTL0__START_THRESH_MASK__SI__CI 0x00000fffL
#define MC_XBAR_PERF_MON_CNTL0__STOP_MODE_MASK__SI__CI  0x0c000000L
#define MC_XBAR_PERF_MON_CNTL0__STOP_THRESH_MASK__SI__CI 0x00fff000L
#define MC_XBAR_PERF_MON_CNTL1__START_TRIG_ID_MASK__SI__CI 0x0000ff00L
#define MC_XBAR_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__SI__CI 0x00ff0000L
#define MC_XBAR_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__SI__CI 0x000000ffL
#define MC_XBAR_PERF_MON_CNTL2__MON0_ID_MASK__SI__CI    0x000000ffL
#define MC_XBAR_PERF_MON_CNTL2__MON1_ID_MASK__SI__CI    0x0000ff00L
#define MC_XBAR_PERF_MON_CNTL2__MON2_ID_MASK__SI__CI    0x00ff0000L
#define MC_XBAR_PERF_MON_CNTL2__MON3_ID_MASK__SI__CI    0xff000000L
#define MC_XBAR_PERF_MON_MAX_THSH__MON0_MASK__SI__CI    0x000000ffL
#define MC_XBAR_PERF_MON_MAX_THSH__MON1_MASK__SI__CI    0x0000ff00L
#define MC_XBAR_PERF_MON_MAX_THSH__MON2_MASK__SI__CI    0x00ff0000L
#define MC_XBAR_PERF_MON_MAX_THSH__MON3_MASK__SI__CI    0xff000000L
#define MC_XBAR_PERF_MON_RSLT0__COUNT_MASK__SI__CI      0xffffffffL
#define MC_XBAR_PERF_MON_RSLT1__COUNT_MASK__SI__CI      0xffffffffL
#define MC_XBAR_PERF_MON_RSLT2__COUNT_MASK__SI__CI      0xffffffffL
#define MC_XBAR_PERF_MON_RSLT3__COUNT_MASK__SI__CI      0xffffffffL
#define MC_XBAR_RDREQ_CREDIT__OUT0_MASK                 0x000000ffL
#define MC_XBAR_RDREQ_CREDIT__OUT1_MASK                 0x0000ff00L
#define MC_XBAR_RDREQ_CREDIT__OUT2_MASK                 0x00ff0000L
#define MC_XBAR_RDREQ_CREDIT__OUT3_MASK                 0xff000000L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT0_MASK             0x000000ffL
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT1_MASK             0x0000ff00L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT2_MASK             0x00ff0000L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT3_MASK             0xff000000L
#define MC_XBAR_RDRET_CREDIT1__OUT0_MASK                0x000000ffL
#define MC_XBAR_RDRET_CREDIT1__OUT1_MASK                0x0000ff00L
#define MC_XBAR_RDRET_CREDIT1__OUT2_MASK                0x00ff0000L
#define MC_XBAR_RDRET_CREDIT1__OUT3_MASK                0xff000000L
#define MC_XBAR_RDRET_CREDIT2__HUB_LP_RDRET_SKID_MASK   0x00ff0000L
#define MC_XBAR_RDRET_CREDIT2__OUT4_MASK                0x000000ffL
#define MC_XBAR_RDRET_CREDIT2__OUT5_MASK                0x0000ff00L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT0_MASK            0x000000ffL
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT1_MASK            0x0000ff00L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT2_MASK            0x00ff0000L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT3_MASK            0xff000000L
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT4_MASK            0x000000ffL
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT5_MASK            0x0000ff00L
#define MC_XBAR_REMOTE__RDREQ_EN_GOQ_MASK               0x00000002L
#define MC_XBAR_REMOTE__WRREQ_EN_GOQ_MASK               0x00000001L
#define MC_XBAR_SPARE0__BIT_MASK                        0xffffffffL
#define MC_XBAR_SPARE1__BIT_MASK                        0xffffffffL
#define MC_XBAR_TWOCHAN__CH0_MASK                       0x00000006L
#define MC_XBAR_TWOCHAN__CH1_MASK                       0x00000018L
#define MC_XBAR_TWOCHAN__DISABLE_ONEPORT_MASK           0x00000001L
#define MC_XBAR_WRREQ_CREDIT__OUT0_MASK                 0x000000ffL
#define MC_XBAR_WRREQ_CREDIT__OUT1_MASK                 0x0000ff00L
#define MC_XBAR_WRREQ_CREDIT__OUT2_MASK                 0x00ff0000L
#define MC_XBAR_WRREQ_CREDIT__OUT3_MASK                 0xff000000L
#define MC_XBAR_WRRET_CREDIT1__OUT0_MASK                0x000000ffL
#define MC_XBAR_WRRET_CREDIT1__OUT1_MASK                0x0000ff00L
#define MC_XBAR_WRRET_CREDIT1__OUT2_MASK                0x00ff0000L
#define MC_XBAR_WRRET_CREDIT1__OUT3_MASK                0xff000000L
#define MC_XBAR_WRRET_CREDIT2__OUT4_MASK                0x000000ffL
#define MC_XBAR_WRRET_CREDIT2__OUT5_MASK                0x0000ff00L
#define MC_XPB_CLG_CFG0__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG0__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG0__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG0__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG0__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG10__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG10__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG10__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG10__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG10__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG11__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG11__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG11__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG11__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG11__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG12__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG12__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG12__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG12__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG12__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG13__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG13__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG13__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG13__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG13__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG14__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG14__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG14__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG14__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG14__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG15__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG15__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG15__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG15__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG15__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG16__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG16__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG16__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG16__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG16__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG17__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG17__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG17__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG17__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG17__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG18__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG18__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG18__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG18__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG18__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG19__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG19__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG19__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG19__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG19__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG1__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG1__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG1__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG1__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG1__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG20__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG20__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG20__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG20__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG20__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG21__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG21__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG21__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG21__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG21__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG22__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG22__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG22__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG22__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG22__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG23__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG23__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG23__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG23__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG23__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG24__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG24__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG24__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG24__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG24__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG25__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG25__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG25__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG25__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG25__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG26__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG26__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG26__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG26__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG26__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG27__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG27__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG27__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG27__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG27__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG28__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG28__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG28__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG28__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG28__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG29__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG29__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG29__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG29__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG29__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG2__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG2__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG2__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG2__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG2__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG30__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG30__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG30__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG30__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG30__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG31__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG31__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG31__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG31__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG31__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG32__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG32__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG32__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG32__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG32__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG33__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG33__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG33__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG33__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG33__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG34__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG34__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG34__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG34__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG34__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG35__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG35__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG35__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG35__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG35__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG36__HOST_FLUSH_MASK               0x00003c00L
#define MC_XPB_CLG_CFG36__LB_TYPE_MASK                  0x00000070L
#define MC_XPB_CLG_CFG36__P2P_BAR_MASK                  0x00000380L
#define MC_XPB_CLG_CFG36__SIDE_FLUSH_MASK               0x0003c000L
#define MC_XPB_CLG_CFG36__WCB_NUM_MASK                  0x0000000fL
#define MC_XPB_CLG_CFG3__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG3__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG3__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG3__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG3__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG4__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG4__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG4__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG4__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG4__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG5__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG5__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG5__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG5__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG5__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG6__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG6__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG6__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG6__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG6__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG7__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG7__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG7__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG7__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG7__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG8__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG8__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG8__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG8__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG8__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_CFG9__HOST_FLUSH_MASK                0x00003c00L
#define MC_XPB_CLG_CFG9__LB_TYPE_MASK                   0x00000070L
#define MC_XPB_CLG_CFG9__P2P_BAR_MASK                   0x00000380L
#define MC_XPB_CLG_CFG9__SIDE_FLUSH_MASK                0x0003c000L
#define MC_XPB_CLG_CFG9__WCB_NUM_MASK                   0x0000000fL
#define MC_XPB_CLG_EXTRA_RD__CMP0_MASK                  0x000000ffL
#define MC_XPB_CLG_EXTRA_RD__CMP1_MASK                  0x01fe0000L
#define MC_XPB_CLG_EXTRA_RD__MSK0_MASK                  0x0000ff00L
#define MC_XPB_CLG_EXTRA_RD__VLD0_MASK                  0x00010000L
#define MC_XPB_CLG_EXTRA_RD__VLD1_MASK                  0x02000000L
#define MC_XPB_CLG_EXTRA__CMP0_MASK                     0x000000ffL
#define MC_XPB_CLG_EXTRA__CMP1_MASK                     0x01fe0000L
#define MC_XPB_CLG_EXTRA__MSK0_MASK                     0x0000ff00L
#define MC_XPB_CLG_EXTRA__VLD0_MASK                     0x00010000L
#define MC_XPB_CLG_EXTRA__VLD1_MASK                     0x02000000L
#define MC_XPB_CLK_GAT__ENABLE_MASK                     0x00040000L
#define MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK              0x00080000L
#define MC_XPB_CLK_GAT__OFFDLY_MASK                     0x00000fc0L
#define MC_XPB_CLK_GAT__ONDLY_MASK                      0x0000003fL
#define MC_XPB_CLK_GAT__RDYDLY_MASK                     0x0003f000L
#define MC_XPB_INTF_CFG2__RPB_RDREQ_CRD_MASK            0x000000ffL
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_SEL_MASK         0x02000000L
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_VAL_MASK         0x04000000L
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_SEL_MASK         0x00800000L
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_VAL_MASK         0x01000000L
#define MC_XPB_INTF_CFG__MC_WRRET_ASK_MASK              0x0000ff00L
#define MC_XPB_INTF_CFG__RPB_WRREQ_CRD_MASK             0x000000ffL
#define MC_XPB_INTF_CFG__XSP_ORDERING_SEL_MASK          0x40000000L
#define MC_XPB_INTF_CFG__XSP_ORDERING_VAL_MASK          0x80000000L
#define MC_XPB_INTF_CFG__XSP_REQ_CRD_MASK               0x007f0000L
#define MC_XPB_INTF_CFG__XSP_SNOOP_SEL_MASK             0x18000000L
#define MC_XPB_INTF_CFG__XSP_SNOOP_VAL_MASK             0x20000000L
#define MC_XPB_INTF_STS__CNS_BUF_BUSY_MASK              0x00040000L
#define MC_XPB_INTF_STS__CNS_BUF_FULL_MASK              0x00020000L
#define MC_XPB_INTF_STS__HOP_ATTR_BUF_FULL_MASK         0x00010000L
#define MC_XPB_INTF_STS__HOP_DATA_BUF_FULL_MASK         0x00008000L
#define MC_XPB_INTF_STS__RPB_RDREQ_CRD_MASK             0x07f80000L
#define MC_XPB_INTF_STS__RPB_WRREQ_CRD_MASK             0x000000ffL
#define MC_XPB_INTF_STS__XSP_REQ_CRD_MASK               0x00007f00L
#define MC_XPB_LB_ADDR__CMP0_MASK                       0x000003ffL
#define MC_XPB_LB_ADDR__CMP1_MASK                       0x03f00000L
#define MC_XPB_LB_ADDR__MASK0_MASK                      0x000ffc00L
#define MC_XPB_LB_ADDR__MASK1_MASK                      0xfc000000L
#define MC_XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM_MASK 0x0000ffffL
#define MC_XPB_MISC_CFG__FIELDNAME0_MASK                0x000000ffL
#define MC_XPB_MISC_CFG__FIELDNAME1_MASK                0x0000ff00L
#define MC_XPB_MISC_CFG__FIELDNAME2_MASK                0x00ff0000L
#define MC_XPB_MISC_CFG__FIELDNAME3_MASK                0x7f000000L
#define MC_XPB_MISC_CFG__TRIGGERNAME_MASK               0x80000000L
#define MC_XPB_P2P_BAR0__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR0__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR0__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR0__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR0__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR0__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR0__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR0__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR1__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR1__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR1__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR1__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR1__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR1__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR1__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR1__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR2__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR2__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR2__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR2__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR2__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR2__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR2__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR2__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR3__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR3__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR3__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR3__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR3__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR3__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR3__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR3__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR4__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR4__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR4__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR4__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR4__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR4__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR4__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR4__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR5__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR5__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR5__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR5__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR5__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR5__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR5__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR5__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR6__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR6__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR6__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR6__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR6__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR6__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR6__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR6__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR7__ADDRESS_MASK                   0xffff0000L
#define MC_XPB_P2P_BAR7__COMPRESS_DIS_MASK              0x00004000L
#define MC_XPB_P2P_BAR7__HOST_FLUSH_MASK                0x0000000fL
#define MC_XPB_P2P_BAR7__MEM_SYS_BAR_MASK               0x00000f00L
#define MC_XPB_P2P_BAR7__REG_SYS_BAR_MASK               0x000000f0L
#define MC_XPB_P2P_BAR7__RESERVED_MASK                  0x00008000L
#define MC_XPB_P2P_BAR7__SEND_DIS_MASK                  0x00002000L
#define MC_XPB_P2P_BAR7__VALID_MASK                     0x00001000L
#define MC_XPB_P2P_BAR_CFG__ADDR_SIZE_MASK              0x0000000fL
#define MC_XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK         0x00001000L
#define MC_XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK           0x00000100L
#define MC_XPB_P2P_BAR_CFG__RD_EN_MASK                  0x00000800L
#define MC_XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK     0x00000400L
#define MC_XPB_P2P_BAR_CFG__SEND_BAR_MASK               0x00000030L
#define MC_XPB_P2P_BAR_CFG__SEND_DIS_MASK               0x00000080L
#define MC_XPB_P2P_BAR_CFG__SNOOP_MASK                  0x00000040L
#define MC_XPB_P2P_BAR_CFG__UPDATE_DIS_MASK             0x00000200L
#define MC_XPB_P2P_BAR_DEBUG__HOST_FLUSH_MASK           0x00000f00L
#define MC_XPB_P2P_BAR_DEBUG__MEM_SYS_BAR_MASK          0x0000f000L
#define MC_XPB_P2P_BAR_DEBUG__SEL_MASK                  0x000000ffL
#define MC_XPB_P2P_BAR_DELTA_ABOVE__DELTA_MASK          0x0fffff00L
#define MC_XPB_P2P_BAR_DELTA_ABOVE__EN_MASK             0x000000ffL
#define MC_XPB_P2P_BAR_DELTA_BELOW__DELTA_MASK          0x0fffff00L
#define MC_XPB_P2P_BAR_DELTA_BELOW__EN_MASK             0x000000ffL
#define MC_XPB_P2P_BAR_SETUP__ADDRESS_MASK              0xffff0000L
#define MC_XPB_P2P_BAR_SETUP__COMPRESS_DIS_MASK         0x00004000L
#define MC_XPB_P2P_BAR_SETUP__REG_SYS_BAR_MASK          0x00000f00L
#define MC_XPB_P2P_BAR_SETUP__RESERVED_MASK             0x00008000L
#define MC_XPB_P2P_BAR_SETUP__SEL_MASK                  0x000000ffL
#define MC_XPB_P2P_BAR_SETUP__SEND_DIS_MASK             0x00002000L
#define MC_XPB_P2P_BAR_SETUP__VALID_MASK                0x00001000L
#define MC_XPB_PEER_SYS_BAR0__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR0__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR0__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR1__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR1__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR1__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR2__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR2__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR2__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR3__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR3__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR3__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR4__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR4__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR4__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR5__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR5__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR5__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR6__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR6__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR6__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR7__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR7__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR7__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR8__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR8__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR8__VALID_MASK                0x00000001L
#define MC_XPB_PEER_SYS_BAR9__ADDR_MASK                 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR9__SIDE_OK_MASK              0x00000002L
#define MC_XPB_PEER_SYS_BAR9__VALID_MASK                0x00000001L
#define MC_XPB_PERF_KNOBS__CNS_FIFO_DEPTH_MASK          0x0000003fL
#define MC_XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH_MASK      0x00000fc0L
#define MC_XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH_MASK      0x0003f000L
#define MC_XPB_PIPE_STS__RET_BUF_FULL_MASK              0x00800000L
#define MC_XPB_PIPE_STS__WCB_ANY_PBUF_MASK              0x00000001L
#define MC_XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT_MASK      0x000000feL
#define MC_XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL_MASK    0x00200000L
#define MC_XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL_MASK   0x00008000L
#define MC_XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL_MASK     0x00020000L
#define MC_XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL_MASK     0x00080000L
#define MC_XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT_MASK      0x00007f00L
#define MC_XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL_MASK    0x00400000L
#define MC_XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL_MASK   0x00010000L
#define MC_XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL_MASK     0x00040000L
#define MC_XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL_MASK     0x00100000L
#define MC_XPB_PIPE_STS__XPB_CLK_BUSY_BITS_MASK         0xff000000L
#define MC_XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP0__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP0__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP1__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP1__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP2__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP2__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP3__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP3__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP4__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP4__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP5__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP5__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP6__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP6__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP7__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP7__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP8__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP8__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK           0x7c000000L
#define MC_XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK          0x000ffffeL
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_MASK             0x00f00000L
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK         0x01000000L
#define MC_XPB_RTR_DEST_MAP9__NMR_MASK                  0x00000001L
#define MC_XPB_RTR_DEST_MAP9__SIDE_OK_MASK              0x02000000L
#define MC_XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK           0x01ffffffL
#define MC_XPB_STICKY_W1C__BITS_MASK                    0xffffffffL
#define MC_XPB_STICKY__BITS_MASK                        0xffffffffL
#define MC_XPB_SUB_CTRL__RESET_CGR_MASK                 0x00080000L
#define MC_XPB_SUB_CTRL__RESET_CNS_MASK                 0x00000400L
#define MC_XPB_SUB_CTRL__RESET_HOP_MASK                 0x00010000L
#define MC_XPB_SUB_CTRL__RESET_HST_MASK                 0x00008000L
#define MC_XPB_SUB_CTRL__RESET_MAP_MASK                 0x00002000L
#define MC_XPB_SUB_CTRL__RESET_RET_MASK                 0x00001000L
#define MC_XPB_SUB_CTRL__RESET_RTR_MASK                 0x00000800L
#define MC_XPB_SUB_CTRL__RESET_SID_MASK                 0x00020000L
#define MC_XPB_SUB_CTRL__RESET_SRB_MASK                 0x00040000L
#define MC_XPB_SUB_CTRL__RESET_WCB_MASK                 0x00004000L
#define MC_XPB_SUB_CTRL__STALL_CNS_RTR_REQ_MASK         0x00000002L
#define MC_XPB_SUB_CTRL__STALL_HST_HOP_REQ_MASK         0x00000100L
#define MC_XPB_SUB_CTRL__STALL_MAP_WCB_REQ_MASK         0x00000010L
#define MC_XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND_MASK     0x00000040L
#define MC_XPB_SUB_CTRL__STALL_RTR_MAP_REQ_MASK         0x00000008L
#define MC_XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ_MASK       0x00000004L
#define MC_XPB_SUB_CTRL__STALL_WCB_HST_REQ_MASK         0x00000080L
#define MC_XPB_SUB_CTRL__STALL_WCB_SID_REQ_MASK         0x00000020L
#define MC_XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR_MASK    0x00000200L
#define MC_XPB_SUB_CTRL__WRREQ_BYPASS_XPB_MASK          0x00000001L
#define MC_XPB_UNC_THRESH_HST__CHANGE_PREF_MASK         0x0000003fL
#define MC_XPB_UNC_THRESH_HST__STRONG_PREF_MASK         0x00000fc0L
#define MC_XPB_UNC_THRESH_HST__USE_UNFULL_MASK          0x0003f000L
#define MC_XPB_UNC_THRESH_SID__CHANGE_PREF_MASK         0x0000003fL
#define MC_XPB_UNC_THRESH_SID__STRONG_PREF_MASK         0x00000fc0L
#define MC_XPB_UNC_THRESH_SID__USE_UNFULL_MASK          0x0003f000L
#define MC_XPB_WCB_CFG__HST_MAX_MASK                    0x00030000L
#define MC_XPB_WCB_CFG__SID_MAX_MASK                    0x000c0000L
#define MC_XPB_WCB_CFG__TIMEOUT_MASK                    0x0000ffffL
#define MC_XPB_WCB_STS__PBUF_VLD_MASK                   0x0000ffffL
#define MC_XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK       0x007f0000L
#define MC_XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK       0x3f800000L
#define MC_XPB_XDMA_PEER_SYS_BAR0__ADDR_MASK            0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR0__SIDE_OK_MASK         0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR0__VALID_MASK           0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR1__ADDR_MASK            0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR1__SIDE_OK_MASK         0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR1__VALID_MASK           0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR2__ADDR_MASK            0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR2__SIDE_OK_MASK         0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR2__VALID_MASK           0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR3__ADDR_MASK            0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR3__SIDE_OK_MASK         0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR3__VALID_MASK           0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK      0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK     0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK        0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK    0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__NMR_MASK             0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP0__SIDE_OK_MASK         0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK      0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK     0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK        0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK    0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__NMR_MASK             0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP1__SIDE_OK_MASK         0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK      0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK     0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK        0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK    0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__NMR_MASK             0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP2__SIDE_OK_MASK         0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK      0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK     0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK        0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK    0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__NMR_MASK             0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP3__SIDE_OK_MASK         0x02000000L
#define MC_XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK      0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK      0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK      0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK      0x01ffffffL
#define MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3_MASK__CI__VI    0x00000001L
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL_MASK__SI__VI 0x00100000L
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_DIV_MASK__SI__VI 0x0000007fL
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_CLOCK_SOURCE_SEL_MASK__SI__VI 0x00020000L
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_DIV_MASK__SI__VI 0x00007f00L
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_SEL_MASK__SI__VI 0x00010000L
#define MINOR_VERSION__MINOR_VERSION_MASK__SI__VI       0x000000ffL
#define MIN_GRANT__MIN_GNT_MASK                         0x000000ffL
#define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK__CI__VI  0x000000ffL
#define MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL_MASK__CI__VI  0x00ff0000L
#define MISC_CLK_CTRL__ZCLK_SEL_MASK__CI__VI            0x0000ff00L
#define MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL_MASK           0x00000007L
#define MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN_MASK           0x00000008L
#define MM_DATA__MM_DATA_MASK                           0xffffffffL
#define MM_INDEX_HI__MM_OFFSET_HI_MASK__CI__VI          0xffffffffL
#define MM_INDEX__MM_APER_MASK                          0x80000000L
#define MM_INDEX__MM_OFFSET_MASK                        0x7fffffffL
#define MPLL_AD_FUNC_CNTL__SPARE_MASK__SI__CI           0xfffffff8L
#define MPLL_AD_FUNC_CNTL__YCLK_POST_DIV_MASK__SI__CI   0x00000007L
#define MPLL_AD_STATUS__FREQ_LOCK_MASK__SI__CI          0x00040000L
#define MPLL_AD_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_AD_STATUS__OINT_RESET_MASK__SI__CI         0x00020000L
#define MPLL_AD_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI    0x00000070L
#define MPLL_AD_STATUS__TEST_FBDIV_INT_MASK__SI__CI     0x0001ff80L
#define MPLL_AD_STATUS__VCTRLADC_MASK__SI__CI           0x00000007L
#define MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL_MASK        0x0000ff00L
#define MPLL_CNTL_MODE__FAST_LOCK_CNTRL_MASK__SI__CI    0x00600000L
#define MPLL_CNTL_MODE__FAST_LOCK_EN_MASK__SI__CI       0x00100000L
#define MPLL_CNTL_MODE__FORCE_TESTMODE_MASK__SI__CI     0x00020000L
#define MPLL_CNTL_MODE__GLOBAL_MPLL_RESET_MASK__SI__CI  0x80000000L
#define MPLL_CNTL_MODE__INSTR_DELAY_MASK__SI__CI        0x000000ffL
#define MPLL_CNTL_MODE__MPLL_CHG_STATUS_MASK__SI__CI    0x00010000L
#define MPLL_CNTL_MODE__MPLL_CTLREQ_MASK__SI__CI        0x00004000L
#define MPLL_CNTL_MODE__MPLL_MCLK_SEL_MASK__SI__CI      0x00000800L
#define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK__SI__CI 0x00000100L
#define MPLL_CNTL_MODE__QDR_MASK__SI__CI                0x00002000L
#define MPLL_CNTL_MODE__SPARE_1_MASK__SI__CI            0x00001000L
#define MPLL_CNTL_MODE__SPARE_2_MASK__SI__CI            0x00800000L
#define MPLL_CNTL_MODE__SPARE_3_MASK__SI__CI            0x70000000L
#define MPLL_CNTL_MODE__SS_DSMODE_EN_MASK__SI__CI       0x04000000L
#define MPLL_CNTL_MODE__SS_SSEN_MASK__SI__CI            0x03000000L
#define MPLL_CNTL_MODE__VTOI_BIAS_CNTRL_MASK__SI__CI    0x08000000L
#define MPLL_CONTROL__AD_BG_PWRON_MASK__SI__CI          0x00001000L
#define MPLL_CONTROL__AD_PLL_PWRON_MASK__SI__CI         0x00002000L
#define MPLL_CONTROL__AD_PLL_RESET_MASK__SI__CI         0x00004000L
#define MPLL_CONTROL__DQ_0_0_BG_PWRON_MASK__SI__CI      0x00010000L
#define MPLL_CONTROL__DQ_0_0_PLL_PWRON_MASK__SI__CI     0x00020000L
#define MPLL_CONTROL__DQ_0_0_PLL_RESET_MASK__SI__CI     0x00040000L
#define MPLL_CONTROL__DQ_0_1_BG_PWRON_MASK__SI__CI      0x00100000L
#define MPLL_CONTROL__DQ_0_1_PLL_PWRON_MASK__SI__CI     0x00200000L
#define MPLL_CONTROL__DQ_0_1_PLL_RESET_MASK__SI__CI     0x00400000L
#define MPLL_CONTROL__DQ_1_0_BG_PWRON_MASK__SI__CI      0x01000000L
#define MPLL_CONTROL__DQ_1_0_PLL_PWRON_MASK__SI__CI     0x02000000L
#define MPLL_CONTROL__DQ_1_0_PLL_RESET_MASK__SI__CI     0x04000000L
#define MPLL_CONTROL__DQ_1_1_BG_PWRON_MASK__SI__CI      0x10000000L
#define MPLL_CONTROL__DQ_1_1_PLL_PWRON_MASK__SI__CI     0x20000000L
#define MPLL_CONTROL__DQ_1_1_PLL_RESET_MASK__SI__CI     0x40000000L
#define MPLL_CONTROL__GDDR_PWRON_MASK__SI__CI           0x00000001L
#define MPLL_CONTROL__PLL_BUF_PWRON_TX_MASK__SI__CI     0x00000004L
#define MPLL_CONTROL__REFCLK_PWRON_MASK__SI__CI         0x00000002L
#define MPLL_CONTROL__SPARE_AD_0_MASK__SI__CI           0x00008000L
#define MPLL_CONTROL__SPARE_DQ_0_0_MASK__SI__CI         0x00080000L
#define MPLL_CONTROL__SPARE_DQ_0_1_MASK__SI__CI         0x00800000L
#define MPLL_CONTROL__SPARE_DQ_1_0_MASK__SI__CI         0x08000000L
#define MPLL_CONTROL__SPARE_DQ_1_1_MASK__SI__CI         0x80000000L
#define MPLL_DQ_0_0_STATUS__FREQ_LOCK_MASK__SI__CI      0x00040000L
#define MPLL_DQ_0_0_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_0_0_STATUS__OINT_RESET_MASK__SI__CI     0x00020000L
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_0_0_STATUS__VCTRLADC_MASK__SI__CI       0x00000007L
#define MPLL_DQ_0_1_STATUS__FREQ_LOCK_MASK__SI__CI      0x00040000L
#define MPLL_DQ_0_1_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_0_1_STATUS__OINT_RESET_MASK__SI__CI     0x00020000L
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_0_1_STATUS__VCTRLADC_MASK__SI__CI       0x00000007L
#define MPLL_DQ_1_0_STATUS__FREQ_LOCK_MASK__SI__CI      0x00040000L
#define MPLL_DQ_1_0_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_1_0_STATUS__OINT_RESET_MASK__SI__CI     0x00020000L
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_1_0_STATUS__VCTRLADC_MASK__SI__CI       0x00000007L
#define MPLL_DQ_1_1_STATUS__FREQ_LOCK_MASK__SI__CI      0x00040000L
#define MPLL_DQ_1_1_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_1_1_STATUS__OINT_RESET_MASK__SI__CI     0x00020000L
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_1_1_STATUS__VCTRLADC_MASK__SI__CI       0x00000007L
#define MPLL_DQ_FUNC_CNTL__SPARE_0_MASK__SI__CI         0x00000008L
#define MPLL_DQ_FUNC_CNTL__SPARE_MASK__SI__CI           0xffffffe0L
#define MPLL_DQ_FUNC_CNTL__YCLK_POST_DIV_MASK__SI__CI   0x00000007L
#define MPLL_DQ_FUNC_CNTL__YCLK_SEL_MASK__SI__CI        0x00000010L
#define MPLL_FUNC_CNTL_1__CLKFRAC_MASK__SI__CI          0x0000fff0L
#define MPLL_FUNC_CNTL_1__CLKF_MASK__SI__CI             0x0fff0000L
#define MPLL_FUNC_CNTL_1__SPARE_0_MASK__SI__CI          0x0000000cL
#define MPLL_FUNC_CNTL_1__SPARE_1_MASK__SI__CI          0xf0000000L
#define MPLL_FUNC_CNTL_1__VCO_MODE_MASK__SI__CI         0x00000003L
#define MPLL_FUNC_CNTL_2__BACKUP_2_MASK__SI__CI         0x000e0000L
#define MPLL_FUNC_CNTL_2__BACKUP_MASK__SI__CI           0xf8000000L
#define MPLL_FUNC_CNTL_2__ISO_DIS_P_MASK__CI            0x00010000L
#define MPLL_FUNC_CNTL_2__LF_CNTRL_MASK__SI__CI         0x07f00000L
#define MPLL_FUNC_CNTL_2__MPLL_UNLOCK_CLEAR_MASK__SI__CI 0x00000080L
#define MPLL_FUNC_CNTL_2__PFD_RESET_CNTRL_MASK__SI__CI  0x00003000L
#define MPLL_FUNC_CNTL_2__PWRGOOD_OVR_MASK__CI          0x00008000L
#define MPLL_FUNC_CNTL_2__RESET_EN_MASK__SI__CI         0x00000004L
#define MPLL_FUNC_CNTL_2__RESET_TIMER_MASK__SI__CI      0x00000c00L
#define MPLL_FUNC_CNTL_2__RISEFBVCO_EN_MASK__CI         0x00004000L
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_EN_MASK__SI__CI   0x00000008L
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_SRC_MASK__SI__CI  0x00000010L
#define MPLL_FUNC_CNTL_2__TEST_BYPMCLK_MASK__SI__CI     0x00000040L
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_FRAC_BYPASS_MASK__SI__CI 0x00000020L
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_SSC_BYPASS_MASK__SI__CI 0x00000200L
#define MPLL_FUNC_CNTL_2__TEST_VCTL_CNTRL_MASK__SI__CI  0x00000100L
#define MPLL_FUNC_CNTL_2__TEST_VCTL_EN_MASK__SI__CI     0x00000002L
#define MPLL_FUNC_CNTL_2__VCTRLADC_EN_MASK__SI__CI      0x00000001L
#define MPLL_FUNC_CNTL__BG_100ADJ_MASK__SI__CI          0x00000f00L
#define MPLL_FUNC_CNTL__BG_135ADJ_MASK__SI__CI          0x000f0000L
#define MPLL_FUNC_CNTL__BWCTRL_MASK__SI__CI             0x0ff00000L
#define MPLL_FUNC_CNTL__REG_BIAS_MASK__SI__CI           0xc0000000L
#define MPLL_FUNC_CNTL__SPARE_0_MASK__SI__CI            0x00000020L
#define MPLL_SEQ_UCODE_1__INSTR0_MASK__SI__CI           0x0000000fL
#define MPLL_SEQ_UCODE_1__INSTR1_MASK__SI__CI           0x000000f0L
#define MPLL_SEQ_UCODE_1__INSTR2_MASK__SI__CI           0x00000f00L
#define MPLL_SEQ_UCODE_1__INSTR3_MASK__SI__CI           0x0000f000L
#define MPLL_SEQ_UCODE_1__INSTR4_MASK__SI__CI           0x000f0000L
#define MPLL_SEQ_UCODE_1__INSTR5_MASK__SI__CI           0x00f00000L
#define MPLL_SEQ_UCODE_1__INSTR6_MASK__SI__CI           0x0f000000L
#define MPLL_SEQ_UCODE_1__INSTR7_MASK__SI__CI           0xf0000000L
#define MPLL_SEQ_UCODE_2__INSTR10_MASK__SI__CI          0x00000f00L
#define MPLL_SEQ_UCODE_2__INSTR11_MASK__SI__CI          0x0000f000L
#define MPLL_SEQ_UCODE_2__INSTR12_MASK__SI__CI          0x000f0000L
#define MPLL_SEQ_UCODE_2__INSTR13_MASK__SI__CI          0x00f00000L
#define MPLL_SEQ_UCODE_2__INSTR14_MASK__SI__CI          0x0f000000L
#define MPLL_SEQ_UCODE_2__INSTR15_MASK__SI__CI          0xf0000000L
#define MPLL_SEQ_UCODE_2__INSTR8_MASK__SI__CI           0x0000000fL
#define MPLL_SEQ_UCODE_2__INSTR9_MASK__SI__CI           0x000000f0L
#define MPLL_SS1__CLKV_MASK__SI__CI                     0x03ffffffL
#define MPLL_SS1__SPARE_MASK__SI__CI                    0xfc000000L
#define MPLL_SS2__CLKS_MASK__SI__CI                     0x00000fffL
#define MPLL_SS2__SPARE_MASK__SI__CI                    0xfffff000L
#define MPLL_TIME__MPLL_LOCK_TIME_MASK__SI__CI          0x0000ffffL
#define MPLL_TIME__MPLL_RESET_TIME_MASK__SI__CI         0xffff0000L
#define MSI_CAP_LIST__CAP_ID_MASK                       0x000000ffL
#define MSI_CAP_LIST__NEXT_PTR_MASK                     0x0000ff00L
#define MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI_MASK           0xffffffffL
#define MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO_MASK           0xfffffffcL
#define MSI_MSG_CNTL__MSI_64BIT_MASK                    0x00000080L
#define MSI_MSG_CNTL__MSI_EN_MASK                       0x00000001L
#define MSI_MSG_CNTL__MSI_MULTI_CAP_MASK                0x0000000eL
#define MSI_MSG_CNTL__MSI_MULTI_EN_MASK                 0x00000070L
#define MSI_MSG_DATA_64__MSI_DATA_64_MASK               0x0000ffffL
#define MSI_MSG_DATA__MSI_DATA_MASK                     0x0000ffffL
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_NUM_ENTRIES_MASK__SI__VI 0x0000000fL
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_ACK_MASK__SI__VI 0x00001000L
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_FLAG_MASK__SI__VI 0x00000100L
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_MASK__SI__VI 0x00000010L
#define MVP_AFR_FLIP_MODE__MVP_AFR_FLIP_MODE_MASK__SI__VI 0x00000003L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_B_MASK__SI__VI 0x3ff00000L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_G_MASK__SI__VI 0x000ffc00L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_R_MASK__SI__VI 0x000003ffL
#define MVP_CONTROL1__MVP_30BPP_EN_MASK__SI__VI         0x10000000L
#define MVP_CONTROL1__MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE_MASK__SI__VI 0x00000400L
#define MVP_CONTROL1__MVP_CHANNEL_CONTROL_MASK__SI__VI  0x00010000L
#define MVP_CONTROL1__MVP_DISABLE_MSB_EXPAND_MASK__SI__VI 0x01000000L
#define MVP_CONTROL1__MVP_EN_MASK__SI__VI               0x00000001L
#define MVP_CONTROL1__MVP_GPU_CHAIN_LOCATION_MASK__SI__VI 0x00300000L
#define MVP_CONTROL1__MVP_MIXER_MODE_MASK__SI__VI       0x00000070L
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK_MASK__SI__VI 0x00000200L
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_MASK__SI__VI  0x00000100L
#define MVP_CONTROL1__MVP_RATE_CONTROL_MASK__SI__VI     0x00001000L
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_A_MASK__SI__VI 0x40000000L
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_B_MASK__SI__VI 0x80000000L
#define MVP_CONTROL2__MVP_DVOCNTL_MUX_MASK__SI__VI      0x00010000L
#define MVP_CONTROL2__MVP_FLOW_CONTROL_OUT_EN_MASK__SI__VI 0x00100000L
#define MVP_CONTROL2__MVP_MUXA_CLK_SEL_MASK__SI__VI     0x00000100L
#define MVP_CONTROL2__MVP_MUXB_CLK_SEL_MASK__SI__VI     0x00001000L
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL0_SEL_MASK__SI__VI 0x00000001L
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL2_SEL_MASK__SI__VI 0x00000010L
#define MVP_CONTROL2__MVP_SWAP_AB_IN_DC_DDR_MASK__SI__VI 0x10000000L
#define MVP_CONTROL2__MVP_SWAP_LOCK_OUT_EN_MASK__SI__VI 0x01000000L
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL_MASK__SI__VI    0x00000010L
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE_MASK__SI__VI 0x00000100L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN_MASK__SI__VI 0x00100000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP_MASK__SI__VI 0x10000000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE_MASK__SI__VI 0x00001000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO_MASK__SI__VI 0x00010000L
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES_MASK__SI__VI 0x00000001L
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN_MASK__SI__VI    0x01000000L
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK_MASK__SI__VI    0x000000ffL
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN_MASK__SI__VI      0x20000000L
#define MVP_CRC_CNTL__MVP_CRC_EN_MASK__SI__VI           0x10000000L
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK_MASK__SI__VI   0x0000ff00L
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK_MASK__SI__VI     0x00ff0000L
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL_MASK__SI__VI 0x40000000L
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT_MASK__SI__VI 0x0000ffffL
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT_MASK__SI__VI 0xffff0000L
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT_MASK__SI__VI 0x0000ffffL
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION_MASK__SI__VI 0x00000006L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION_MASK__SI__VI 0x00000006L
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H_MASK__SI__VI    0x00000001L
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_MASK__SI__VI      0x01fffffeL
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H_MASK__SI__VI    0x00000001L
#define MVP_DEBUG_13__IDED_MVP_DATA_B_MASK__SI__VI      0x01fffffeL
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B_MASK__SI__VI 0x04000000L
#define MVP_DEBUG_13__IDED_START_READ_B_MASK__SI__VI    0x02000000L
#define MVP_DEBUG_13__IDED_WRITE_ADD_B_MASK__SI__VI     0x38000000L
#define MVP_DEBUG_14__IDEE_CRC_PHASE_MASK__SI__VI       0x00100000L
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A_MASK__SI__VI 0x00080000L
#define MVP_DEBUG_14__IDEE_READ_ADD_MASK__SI__VI        0x00000007L
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B_MASK__SI__VI  0x00020000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_MASK__SI__VI    0x00010000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE_MASK__SI__VI 0x00040000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B_MASK__SI__VI 0x00008000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_MASK__SI__VI 0x00004000L
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A_MASK__SI__VI 0x00000800L
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B_MASK__SI__VI 0x00001000L
#define MVP_DEBUG_14__IDEE_START_READ_B_MASK__SI__VI    0x00000400L
#define MVP_DEBUG_14__IDEE_START_READ_MASK__SI__VI      0x00000200L
#define MVP_DEBUG_14__IDEE_WRITE2FIFO_MASK__SI__VI      0x00002000L
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A_MASK__SI__VI     0x00000038L
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B_MASK__SI__VI     0x000001c0L
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WDATA_MASK__SI__VI 0xfffffff0L
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WEN_MASK__SI__VI 0x00000001L
#define MVP_DEBUG_16__IDCC_FLOW_CONTROL_OUT_MASK__SI__VI 0x00000008L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_PAUSE_LEVEL_MASK__SI__VI 0x00000004L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_STOP_LEVEL_MASK__SI__VI 0x00000002L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_NUM_ENTRIES_MASK__SI__VI 0x00000ff0L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_OVERFLOW_MASK__SI__VI 0x00001000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_READ_MASK__SI__VI 0x00000001L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_UNDERFLOW_MASK__SI__VI 0x00002000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_READ_ADDR_MASK__SI__VI 0x00ff0000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_WRITE_ADDR_MASK__SI__VI 0xff000000L
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_PHASE_MASK__SI__VI 0x00000002L
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_DATA_MASK__SI__VI 0xfffffffcL
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_MASK__SI__VI 0x00000001L
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_CNT_MASK__SI__VI 0x00ff0000L
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_WM_MASK__SI__VI 0x0000ff00L
#define MVP_FIFO_CONTROL__MVP_STOP_SLAVE_WM_MASK__SI__VI 0x000000ffL
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_INT_STATUS_MASK__SI__VI 0x80000000L
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_MASK_MASK__SI__VI 0x40000000L
#define MVP_FIFO_STATUS__MVP_FIFO_LEVEL_MASK__SI__VI    0x000000ffL
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_ACK_MASK__SI__VI 0x00010000L
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_MASK__SI__VI 0x00000100L
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_OCCURRED_MASK__SI__VI 0x00001000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_ACK_MASK__SI__VI 0x10000000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_MASK__SI__VI 0x00100000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_OCCURRED_MASK__SI__VI 0x01000000L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_AUTO_ENABLE_MASK__SI__VI 0x40000000L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MASK__SI 0x003fff00L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MODE_MASK__SI__VI 0x00000003L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_OFFSET_MASK__SI__VI 0x3f000000L
#define MVP_INBAND_CNTL_CAP__MVP_IGNOR_INBAND_CNTL_MASK__SI__VI 0x00000001L
#define MVP_INBAND_CNTL_CAP__MVP_INBAND_CNTL_CHAR_CAP_MASK__SI__VI 0xffffff00L
#define MVP_INBAND_CNTL_CAP__MVP_PASSING_INBAND_CNTL_EN_MASK__SI__VI 0x00000010L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN_MASK__SI__VI 0x80000000L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT_MASK__SI__VI 0x1fff0000L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT_MASK__SI__VI 0x00001fffL
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_MASK__SI__VI 0x00001fffL
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET_MASK__SI__VI 0x80000000L
#define MVP_SLAVE_STATUS__MVP_SLAVE_LINES_PER_FRAME_RCVED_MASK__SI__VI 0x1fff0000L
#define MVP_SLAVE_STATUS__MVP_SLAVE_PIXELS_PER_LINE_RCVED_MASK__SI__VI 0x00001fffL
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define NEW_REFCLKB_TIMER_1__PHY_PLL_PDWN_TIMER_MASK__CI 0x000003ffL
#define NEW_REFCLKB_TIMER_1__PLL0_PDNB_EN_MASK__CI      0x00000400L
#define NEW_REFCLKB_TIMER__REFCLK_ON_MASK__CI           0x00200000L
#define NEW_REFCLKB_TIMER__REG_STOP_REFCLK_EN_MASK__CI  0x00000001L
#define NEW_REFCLKB_TIMER__STOP_REFCLK_TIMER_MASK__CI   0x001ffffeL
#define OUTPUT_PAYLOAD_CAPABILITY__OUTPUT_PAYLOAD_CAPABILITY_MASK__SI__VI 0x0000ffffL
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_BCB_MASK__SI__VI 0x000003ffL
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_GY_MASK__SI__VI 0x000ffc00L
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_RCR_MASK__SI__VI 0x3ff00000L
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_EDGE_PIXEL_SEL_MASK__SI__VI 0x80000000L
#define OVL_CONTROL1__OVL_ADDRESS_TRANSLATION_ENABLE_MASK__SI__VI 0x00010000L
#define OVL_CONTROL1__OVL_ARRAY_MODE_MASK__SI__VI       0x00f00000L
#define OVL_CONTROL1__OVL_COLOR_EXPANSION_MODE_MASK__SI__VI 0x01000000L
#define OVL_CONTROL1__OVL_DEPTH_MASK__SI__VI            0x00000003L
#define OVL_CONTROL1__OVL_FORMAT_MASK__SI__VI           0x00000700L
#define OVL_CONTROL1__OVL_PRIVILEGED_ACCESS_ENABLE_MASK__SI__VI 0x00020000L
#define OVL_CONTROL1__OVL_Z_MASK__SI__VI                0x00000030L
#define OVL_CONTROL2__OVL_HALF_RESOLUTION_ENABLE_MASK__SI__VI 0x00000001L
#define OVL_DFQ_CONTROL__OVL_DFQ_MIN_FREE_ENTRIES_MASK__SI__VI 0x00000700L
#define OVL_DFQ_CONTROL__OVL_DFQ_RESET_MASK__SI__VI     0x00000001L
#define OVL_DFQ_CONTROL__OVL_DFQ_SIZE_MASK__SI__VI      0x00000070L
#define OVL_DFQ_STATUS__OVL_DFQ_NUM_ENTRIES_MASK__SI__VI 0x0000000fL
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_ACK_MASK__SI__VI  0x00000200L
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_FLAG_MASK__SI__VI 0x00000100L
#define OVL_ENABLE__OVLSCL_EN_MASK__SI__VI              0x00000100L
#define OVL_ENABLE__OVL_ENABLE_MASK__SI__VI             0x00000001L
#define OVL_END__OVL_X_END_MASK__SI                     0x3fff0000L
#define OVL_END__OVL_Y_END_MASK__SI                     0x00003fffL
#define OVL_PITCH__OVL_PITCH_MASK__SI                   0x00003fffL
#define OVL_START__OVL_X_START_MASK__SI                 0x1fff0000L
#define OVL_START__OVL_Y_START_MASK__SI                 0x00001fffL
#define OVL_SURFACE_ADDRESS_HIGH_INUSE__OVL_SURFACE_ADDRESS_HIGH_INUSE_MASK__SI__VI 0x000000ffL
#define OVL_SURFACE_ADDRESS_HIGH__OVL_SURFACE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define OVL_SURFACE_ADDRESS_INUSE__OVL_SURFACE_ADDRESS_INUSE_MASK__SI__VI 0xffffff00L
#define OVL_SURFACE_ADDRESS__OVL_DFQ_ENABLE_MASK__SI__VI 0x00000001L
#define OVL_SURFACE_ADDRESS__OVL_SURFACE_ADDRESS_MASK__SI__VI 0xffffff00L
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X_MASK__SI 0x00001fffL
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y_MASK__SI 0x00001fffL
#define OVL_SWAP_CNTL__OVL_ALPHA_CROSSBAR_MASK__SI__VI  0x00000c00L
#define OVL_SWAP_CNTL__OVL_BLUE_CROSSBAR_MASK__SI__VI   0x00000300L
#define OVL_SWAP_CNTL__OVL_ENDIAN_SWAP_MASK__SI__VI     0x00000003L
#define OVL_SWAP_CNTL__OVL_GREEN_CROSSBAR_MASK__SI__VI  0x000000c0L
#define OVL_SWAP_CNTL__OVL_RED_CROSSBAR_MASK__SI__VI    0x00000030L
#define OVL_UPDATE__OVL_DISABLE_MULTIPLE_UPDATE_MASK__SI__VI 0x01000000L
#define OVL_UPDATE__OVL_UPDATE_LOCK_MASK__SI__VI        0x00010000L
#define OVL_UPDATE__OVL_UPDATE_PENDING_MASK__SI__VI     0x00000001L
#define OVL_UPDATE__OVL_UPDATE_TAKEN_MASK__SI__VI       0x00000002L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR_MASK    0x00ffffffL
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE_MASK       0x02000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE_MASK   0x01000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE_MASK        0x0c000000L
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK    0x00040000L
#define PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK              0x00010000L
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK       0x00100000L
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK         0x00080000L
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK   0x01000000L
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK     0x00400000L
#define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK               0x0000c000L
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK        0x00002000L
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK         0x00020000L
#define PA_CL_CLIP_CNTL__UCP_ENA_0_MASK                 0x00000001L
#define PA_CL_CLIP_CNTL__UCP_ENA_1_MASK                 0x00000002L
#define PA_CL_CLIP_CNTL__UCP_ENA_2_MASK                 0x00000004L
#define PA_CL_CLIP_CNTL__UCP_ENA_3_MASK                 0x00000008L
#define PA_CL_CLIP_CNTL__UCP_ENA_4_MASK                 0x00000010L
#define PA_CL_CLIP_CNTL__UCP_ENA_5_MASK                 0x00000020L
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK 0x02000000L
#define PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK               0x00200000L
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK         0x08000000L
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK        0x04000000L
#define PA_CL_CNTL_STATUS__CL_BUSY_MASK                 0x80000000L
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK      0x00000008L
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK        0x00000001L
#define PA_CL_ENHANCE__ECO_SPARE0_MASK                  0x80000000L
#define PA_CL_ENHANCE__ECO_SPARE1_MASK                  0x40000000L
#define PA_CL_ENHANCE__ECO_SPARE2_MASK                  0x20000000L
#define PA_CL_ENHANCE__ECO_SPARE3_MASK                  0x10000000L
#define PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK                0x00000006L
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK         0x00000010L
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK          0x00000020L
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK      0xffffffffL
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK 0x00004000L
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK         0x00002000L
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK         0x00001000L
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK        0x00000200L
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK        0x00000100L
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK         0x00000800L
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK         0x00000400L
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK       0x00000008L
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK     0x00100000L
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK       0x00000004L
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK        0x00000040L
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK    0x00000080L
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK      0x00000001L
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK       0x00000010L
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK       0x00000002L
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK        0x00000020L
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK        0xffffffffL
#define PA_CL_POINT_SIZE__DATA_REGISTER_MASK            0xffffffffL
#define PA_CL_POINT_X_RAD__DATA_REGISTER_MASK           0xffffffffL
#define PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK           0xffffffffL
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK__CI__VI 0x00000001L
#define PA_CL_UCP_0_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_0_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_1_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_2_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_3_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_4_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_W__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_X__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_Y__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_UCP_5_Z__DATA_REGISTER_MASK               0xffffffffL
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK           0xffffffffL
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK           0xffffffffL
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK      0xffffffffL
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK       0xffffffffL
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK        0xffffffffL
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK         0xffffffffL
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK           0xffffffffL
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK         0x00000001L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK         0x00000002L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK         0x00000004L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK         0x00000008L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK         0x00000010L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK         0x00000020L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK         0x00000040L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK         0x00000080L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK         0x00000100L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK         0x00000200L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK         0x00000400L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK         0x00000800L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK         0x00001000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK         0x00002000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK         0x00004000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK         0x00008000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK       0x00020000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK     0x02000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK       0x00100000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK      0x00010000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK 0x00040000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK   0x00080000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK  0x00400000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK  0x00800000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK 0x01000000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK     0x00200000L
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK            0x00000800L
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK         0x00000002L
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK          0x00000001L
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK         0x00000008L
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK          0x00000004L
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK         0x00000020L
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK          0x00000010L
#define PA_CL_VTE_CNTL__VTX_W0_FMT_MASK                 0x00000400L
#define PA_CL_VTE_CNTL__VTX_XY_FMT_MASK                 0x00000100L
#define PA_CL_VTE_CNTL__VTX_Z_FMT_MASK                  0x00000200L
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK     0x00000010L
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK    0x03000000L
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK           0x0001e000L
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK      0x00700000L
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK          0x00000007L
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK      0x0000ffffL
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK      0xffff0000L
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK      0x0000ffffL
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK      0xffff0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK    0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK    0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK    0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK    0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK   0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK    0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK    0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK    0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK    0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK   0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK   0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK   0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK   0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK   0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK   0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK   0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK   0xf0000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK      0x0000000fL
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK      0x000000f0L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK      0x00000f00L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK      0x0000f000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK      0x000f0000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK      0x00f00000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK      0x0f000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK      0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK     0x00000f00L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK     0x0000f000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK     0x000f0000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK     0x00f00000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK     0x0f000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK     0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK      0x0000000fL
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK      0x000000f0L
#define PA_SC_CLIPRECT_0_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_0_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_0_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_0_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_1_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_1_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_1_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_1_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_2_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_2_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_2_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_2_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_3_BR__BR_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_3_BR__BR_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_3_TL__TL_X_MASK                  0x00007fffL
#define PA_SC_CLIPRECT_3_TL__TL_Y_MASK                  0x7fff0000L
#define PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK             0x0000ffffL
#define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX_MASK            0x0000003fL
#define PA_SC_DEBUG_DATA__DATA_MASK                     0xffffffffL
#define PA_SC_DEBUG_REG0__REG0_FIELD0_MASK              0x00000003L
#define PA_SC_DEBUG_REG0__REG0_FIELD1_MASK              0x0000000cL
#define PA_SC_DEBUG_REG1__REG1_FIELD0_MASK              0x00000003L
#define PA_SC_DEBUG_REG1__REG1_FIELD1_MASK              0x0000000cL
#define PA_SC_EDGERULE__ER_LINE_BT_MASK                 0xf0000000L
#define PA_SC_EDGERULE__ER_LINE_LR_MASK                 0x0003f000L
#define PA_SC_EDGERULE__ER_LINE_RL_MASK                 0x00fc0000L
#define PA_SC_EDGERULE__ER_LINE_TB_MASK                 0x0f000000L
#define PA_SC_EDGERULE__ER_POINT_MASK                   0x000000f0L
#define PA_SC_EDGERULE__ER_RECT_MASK                    0x00000f00L
#define PA_SC_EDGERULE__ER_TRI_MASK                     0x0000000fL
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK    0x00000004L
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK 0x00000200L
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK__CI__VI 0x10000000L
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK__CI__VI 0x00004000L
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK__CI__VI 0x02000000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK__CI__VI 0x00200000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK__CI__VI 0x00800000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK__CI__VI 0x00040000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK__CI__VI 0x00010000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK__CI__VI 0x00400000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK__CI__VI 0x00080000L
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK__CI__VI 0x00002000L
#define PA_SC_ENHANCE__DISABLE_PW_BUBBLE_COLLAPSE_MASK  0x000000c0L
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK         0x00000020L
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK      0x00000002L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK__CI__VI 0x00000400L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK__CI__VI 0x00000800L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK__CI__VI 0x00001000L
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK__CI__VI 0x20000000L
#define PA_SC_ENHANCE__ECO_SPARE0_MASK                  0x80000000L
#define PA_SC_ENHANCE__ECO_SPARE1_MASK                  0x40000000L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK 0x00000008L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK 0x00000010L
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK__CI__VI 0x00008000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK__CI__VI 0x01000000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK__CI__VI 0x00020000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK__CI__VI 0x00100000L
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK   0x00000001L
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK__CI__VI 0x08000000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK__CI__VI 0x04000000L
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK 0x00000100L
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK__CI__VI       0x000003ffL
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK__SI           0x000000ffL
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK 0x00007fc0L
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK  0xff800000L
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK     0x001f8000L
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK 0x0000ffffL
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK 0xffff0000L
#define PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK             0x00007fffL
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK             0x00007fffL
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK__CI__VI  0x00003fffL
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI  0x00003fffL
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK    0x00fc0000L
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK 0x00000fc0L
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK    0x0003f000L
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK     0x00001000L
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK         0x00000200L
#define PA_SC_LINE_CNTL__LAST_PIXEL_MASK                0x00000400L
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK  0x00000800L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK    0x0000ff00L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK      0x0000000fL
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK        0x60000000L
#define PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK           0x0000ffffL
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK      0x10000000L
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK           0x00ff0000L
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK     0x00000004L
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK             0x00000001L
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK 0x00000008L
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK    0x00000002L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK 0x02000000L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK    0x04000000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK  0x00080000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK         0x00f00000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK 0x00008000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK      0x00004000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK 0x01000000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK 0x00040000L
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK 0x00020000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK 0x08000000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK 0x70000000L
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK          0x00010000L
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK 0x00000080L
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK      0x00000200L
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK   0x00000400L
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK  0x00000100L
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK 0x00000004L
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK          0x00000002L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK       0x00000008L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK         0x00000070L
#define PA_SC_MODE_CNTL_1__WALK_SIZE_MASK               0x00000001L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK         0x00000800L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK         0x00001000L
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK         0x00002000L
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK__CI__VI   0x00003fffL
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI   0x00003fffL
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK__SI    0x000001ffL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK__CI__VI 0x00000003L
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK__CI__VI 0x0000000cL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK__CI__VI 0x00000030L
#define PA_SC_RASTER_CONFIG__PKR_MAP_MASK               0x00000300L
#define PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK__CI__VI     0x0000c000L
#define PA_SC_RASTER_CONFIG__PKR_XSEL_MASK              0x00000c00L
#define PA_SC_RASTER_CONFIG__PKR_YSEL_MASK              0x00003000L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK           0x00000003L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK           0x0000000cL
#define PA_SC_RASTER_CONFIG__RB_XSEL2_MASK              0x00000030L
#define PA_SC_RASTER_CONFIG__RB_XSEL_MASK               0x00000040L
#define PA_SC_RASTER_CONFIG__RB_YSEL_MASK               0x00000080L
#define PA_SC_RASTER_CONFIG__SC_MAP_MASK                0x00030000L
#define PA_SC_RASTER_CONFIG__SC_XSEL_MASK               0x000c0000L
#define PA_SC_RASTER_CONFIG__SC_YSEL_MASK               0x00300000L
#define PA_SC_RASTER_CONFIG__SE_MAP_MASK                0x03000000L
#define PA_SC_RASTER_CONFIG__SE_XSEL_MASK               0x0c000000L
#define PA_SC_RASTER_CONFIG__SE_YSEL_MASK               0x30000000L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK__CI__VI 0x00000003L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK__CI__VI 0x0000000cL
#define PA_SC_SCREEN_EXTENT_MAX_0__X_MASK__CI__VI       0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK__CI__VI       0xffff0000L
#define PA_SC_SCREEN_EXTENT_MAX_1__X_MASK__CI__VI       0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK__CI__VI       0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_0__X_MASK__CI__VI       0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK__CI__VI       0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_1__X_MASK__CI__VI       0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK__CI__VI       0xffff0000L
#define PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK              0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK              0xffff0000L
#define PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK              0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK              0xffff0000L
#define PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI     0x0000ffffL
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_TRAP_SCREEN_H__X_COORD_MASK__CI__VI       0x00003fffL
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI       0x00003fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK            0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK            0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK             0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK             0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK            0xffffffffL
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK            0xffffffffL
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK             0xffffffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK       0x0000ffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK       0xffff0000L
#define PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK              0x00007fffL
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK              0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK              0x00007fffL
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK              0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SU_CNTL_STATUS__SU_BUSY_MASK                 0x80000000L
#define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX_MASK            0x0000001fL
#define PA_SU_DEBUG_DATA__DATA_MASK                     0xffffffffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK 0x000001ffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK 0x01ff0000L
#define PA_SU_LINE_CNTL__WIDTH_MASK                     0x0000ffffL
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK    0x00000010L
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK 0x00000004L
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK  0x00000008L
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK 0x00000003L
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK 0xffffffffL
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK 0x00ffffffL
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI    0x000000ffL
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI    0x000000ffL
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI    0x000000ffL
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK      0x0000ffffL
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK      0xffffffffL
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI    0x000000ffL
#define PA_SU_POINT_MINMAX__MAX_SIZE_MASK               0xffff0000L
#define PA_SU_POINT_MINMAX__MIN_SIZE_MASK               0x0000ffffL
#define PA_SU_POINT_SIZE__HEIGHT_MASK                   0x0000ffffL
#define PA_SU_POINT_SIZE__WIDTH_MASK                    0xffff0000L
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK      0xffffffffL
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK        0xffffffffL
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK             0xffffffffL
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK 0x00000100L
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK 0x000000ffL
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK     0xffffffffL
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK       0xffffffffL
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK    0x00000020L
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK   0x00000040L
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK 0x0000ff00L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK 0x00000080L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK 0x00000010L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000001L
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK__CI__VI 0x40000000L
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK__CI__VI 0x80000000L
#define PA_SU_SC_MODE_CNTL__CULL_BACK_MASK              0x00000002L
#define PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK             0x00000001L
#define PA_SU_SC_MODE_CNTL__FACE_MASK                   0x00000004L
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK      0x00200000L
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK         0x00100000L
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK    0x00000700L
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK   0x000000e0L
#define PA_SU_SC_MODE_CNTL__POLY_MODE_MASK              0x00000018L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK 0x00001000L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK 0x00000800L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK 0x00002000L
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK     0x00080000L
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK 0x00010000L
#define PA_SU_VTX_CNTL__PIX_CENTER_MASK                 0x00000001L
#define PA_SU_VTX_CNTL__QUANT_MODE_MASK                 0x00000038L
#define PA_SU_VTX_CNTL__ROUND_MODE_MASK                 0x00000006L
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN_MASK__CI__VI 0x00000001L
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE_MASK__CI__VI 0x0000003eL
#define PB0_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP_MASK__CI__VI 0x00000f00L
#define PB0_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN_MASK__CI__VI 0x00800000L
#define PB0_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR_MASK__CI__VI 0x00000080L
#define PB0_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY_MASK__CI__VI 0x00200000L
#define PB0_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN_MASK__CI__VI 0x00400000L
#define PB0_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN_MASK__CI__VI 0x00100000L
#define PB0_DFT_JIT_INJ_REG0__DFT_NUM_STEPS_MASK__CI__VI 0x0000003fL
#define PB0_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME_MASK__CI__VI 0xff000000L
#define PB0_DFT_JIT_INJ_REG1__DFT_BLOCK_EN_MASK__CI__VI 0x00010000L
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_EN_MASK__CI__VI 0x00000100L
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE_MASK__CI__VI 0x000000ffL
#define PB0_DFT_JIT_INJ_REG1__DFT_CHECK_TIME_MASK__CI__VI 0x00f00000L
#define PB0_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS_MASK__CI__VI 0x000e0000L
#define PB0_DFT_JIT_INJ_REG2__DFT_LANE_EN_MASK__CI__VI  0x0000ffffL
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR_MASK__CI__VI 0x000000ffL
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED_MASK__CI__VI 0x00010000L
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR_MASK__CI__VI 0x0000ff00L
#define PB0_GLB_CTRL_REG0__BACKUP_MASK__CI__VI          0x0000ffffL
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK__CI__VI  0x00030000L
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK__CI__VI 0x00700000L
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK__CI__VI  0x00800000L
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK__CI__VI  0x01000000L
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK__CI__VI 0x02000000L
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK__CI__VI 0x04000000L
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK__CI__VI 0xc0000000L
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK__CI__VI 0x80000000L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK__CI__VI 0x0000007eL
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK__CI__VI 0x00000080L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK__CI__VI 0x00003f00L
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK__CI__VI 0x00004000L
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK__CI__VI 0x003f8000L
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK__CI__VI 0x00400000L
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK__CI__VI 0x3f800000L
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK__CI__VI 0x40000000L
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK__CI__VI 0x000000feL
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK__CI__VI 0x00000100L
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK__CI__VI 0x0000fe00L
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK__CI__VI 0x00010000L
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK__CI__VI 0x00fe0000L
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK__CI__VI 0x01000000L
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK__CI__VI 0xfe000000L
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000060L
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000180L
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000600L
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK__CI__VI 0x0001c000L
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK__CI__VI 0x00001000L
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK__CI__VI 0x00000800L
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK__CI__VI 0x001c0000L
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK__CI__VI 0x80000000L
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00400000L
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x07800000L
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK__CI__VI 0x08000000L
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK__CI__VI 0x70000000L
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK__CI__VI 0x00200000L
#define PB0_GLB_CTRL_REG3__RXDBG_SEL_MASK__CI__VI       0x0000001fL
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK__CI__VI  0x03c00000L
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK__CI__VI  0x0000ffffL
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK__CI__VI 0x00040000L
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK__CI__VI 0x00030000L
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x04000000L
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x10000000L
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK__CI__VI    0x08000000L
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK__CI__VI  0x000000ffL
#define PB0_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL_MASK__CI__VI 0x0000ffffL
#define PB0_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN_MASK__CI__VI 0x00008000L
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN_MASK__CI__VI 0x00000004L
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL_MASK__CI__VI 0x00000008L
#define PB0_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL_MASK__CI__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT_MASK__CI 0x00000010L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK__CI__VI 0x00100000L
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK__CI__VI  0x000f0000L
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK__CI__VI 0x00000f00L
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK__CI__VI 0x0000f000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_0_MASK__CI     0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_1_MASK__CI     0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_2_MASK__CI     0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_3_MASK__CI     0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_4_MASK__CI     0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_5_MASK__CI     0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_6_MASK__CI     0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_7_MASK__CI     0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_10_MASK__CI    0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_11_MASK__CI    0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_8_MASK__CI     0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_9_MASK__CI     0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_12_MASK__CI    0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_13_MASK__CI    0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_14_MASK__CI    0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_15_MASK__CI    0x30000000L
#define PB0_HW_DEBUG__PB0_HW_00_DEBUG_MASK__CI          0x00000001L
#define PB0_HW_DEBUG__PB0_HW_01_DEBUG_MASK__CI          0x00000002L
#define PB0_HW_DEBUG__PB0_HW_02_DEBUG_MASK__CI          0x00000004L
#define PB0_HW_DEBUG__PB0_HW_03_DEBUG_MASK__CI          0x00000008L
#define PB0_HW_DEBUG__PB0_HW_04_DEBUG_MASK__CI          0x00000010L
#define PB0_HW_DEBUG__PB0_HW_05_DEBUG_MASK__CI          0x00000020L
#define PB0_HW_DEBUG__PB0_HW_06_DEBUG_MASK__CI          0x00000040L
#define PB0_HW_DEBUG__PB0_HW_07_DEBUG_MASK__CI          0x00000080L
#define PB0_HW_DEBUG__PB0_HW_08_DEBUG_MASK__CI          0x00000100L
#define PB0_HW_DEBUG__PB0_HW_09_DEBUG_MASK__CI          0x00000200L
#define PB0_HW_DEBUG__PB0_HW_10_DEBUG_MASK__CI          0x00000400L
#define PB0_HW_DEBUG__PB0_HW_11_DEBUG_MASK__CI          0x00000800L
#define PB0_HW_DEBUG__PB0_HW_12_DEBUG_MASK__CI          0x00001000L
#define PB0_HW_DEBUG__PB0_HW_13_DEBUG_MASK__CI          0x00002000L
#define PB0_HW_DEBUG__PB0_HW_14_DEBUG_MASK__CI          0x00004000L
#define PB0_HW_DEBUG__PB0_HW_15_DEBUG_MASK__CI          0x00008000L
#define PB0_HW_DEBUG__PB0_HW_16_DEBUG_MASK__CI          0x00010000L
#define PB0_HW_DEBUG__PB0_HW_17_DEBUG_MASK__CI          0x00020000L
#define PB0_HW_DEBUG__PB0_HW_18_DEBUG_MASK__CI          0x00040000L
#define PB0_HW_DEBUG__PB0_HW_19_DEBUG_MASK__CI          0x00080000L
#define PB0_HW_DEBUG__PB0_HW_20_DEBUG_MASK__CI          0x00100000L
#define PB0_HW_DEBUG__PB0_HW_21_DEBUG_MASK__CI          0x00200000L
#define PB0_HW_DEBUG__PB0_HW_22_DEBUG_MASK__CI          0x00400000L
#define PB0_HW_DEBUG__PB0_HW_23_DEBUG_MASK__CI          0x00800000L
#define PB0_HW_DEBUG__PB0_HW_24_DEBUG_MASK__CI          0x01000000L
#define PB0_HW_DEBUG__PB0_HW_25_DEBUG_MASK__CI          0x02000000L
#define PB0_HW_DEBUG__PB0_HW_26_DEBUG_MASK__CI          0x04000000L
#define PB0_HW_DEBUG__PB0_HW_27_DEBUG_MASK__CI          0x08000000L
#define PB0_HW_DEBUG__PB0_HW_28_DEBUG_MASK__CI          0x10000000L
#define PB0_HW_DEBUG__PB0_HW_29_DEBUG_MASK__CI          0x20000000L
#define PB0_HW_DEBUG__PB0_HW_30_DEBUG_MASK__CI          0x40000000L
#define PB0_HW_DEBUG__PB0_HW_31_DEBUG_MASK__CI          0x80000000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_EN_MASK__CI    0x00000080L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0_MASK__CI 0x00000100L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10_MASK__CI 0x00040000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11_MASK__CI 0x00080000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12_MASK__CI 0x00100000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13_MASK__CI 0x00200000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14_MASK__CI 0x00400000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15_MASK__CI 0x00800000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2_MASK__CI 0x00000400L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3_MASK__CI 0x00000800L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4_MASK__CI 0x00001000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5_MASK__CI 0x00002000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6_MASK__CI 0x00004000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7_MASK__CI 0x00008000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8_MASK__CI 0x00010000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9_MASK__CI 0x00020000L
#define PB0_PIF_CNTL2__RXDETECT_SAMPL_TIME_MASK__CI     0x00000006L
#define PB0_PIF_CNTL2__RXPHYSTATUS_DELAY_MASK__CI       0x07000000L
#define PB0_PIF_CNTL__DA_FIFO_RESET_0_MASK__CI          0x00000002L
#define PB0_PIF_CNTL__DA_FIFO_RESET_1_MASK__CI          0x00000020L
#define PB0_PIF_CNTL__DA_FIFO_RESET_2_MASK__CI          0x00000200L
#define PB0_PIF_CNTL__DA_FIFO_RESET_3_MASK__CI          0x00002000L
#define PB0_PIF_CNTL__DIVINIT_MODE_MASK__CI             0x00000100L
#define PB0_PIF_CNTL__EI_CYCLE_OFF_TIME_MASK__CI        0x00700000L
#define PB0_PIF_CNTL__EI_DET_CYCLE_MODE_MASK__CI        0x00000010L
#define PB0_PIF_CNTL__EXIT_L0S_INIT_DIS_MASK__CI        0x00800000L
#define PB0_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP_MASK__CI   0x10000000L
#define PB0_PIF_CNTL__IGNORE_TxDataValid_EP_DIS_MASK__CI 0x20000000L
#define PB0_PIF_CNTL__LS2_EXIT_TIME_MASK__CI            0x000e0000L
#define PB0_PIF_CNTL__PHYCMD_CR_EN_MODE_MASK__CI        0x00000008L
#define PB0_PIF_CNTL__PHY_CR_EN_MODE_MASK__CI           0x00000004L
#define PB0_PIF_CNTL__PLL_BINDING_ENABLE_MASK__CI       0x00000400L
#define PB0_PIF_CNTL__RXDETECT_FIFO_RESET_MODE_MASK__CI 0x00000040L
#define PB0_PIF_CNTL__RXDETECT_TX_PWR_MODE_MASK__CI     0x00000080L
#define PB0_PIF_CNTL__RXEN_GATER_MASK__CI               0x0f000000L
#define PB0_PIF_CNTL__SC_CALIB_DONE_CNTL_MASK__CI       0x00000800L
#define PB0_PIF_CNTL__SERIAL_CFG_ENABLE_MASK__CI        0x00000001L
#define PB0_PIF_CNTL__TXGND_TIME_MASK__CI               0x00010000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_00_DEBUG_MASK__CI  0x00000001L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_01_DEBUG_MASK__CI  0x00000002L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_02_DEBUG_MASK__CI  0x00000004L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_03_DEBUG_MASK__CI  0x00000008L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_04_DEBUG_MASK__CI  0x00000010L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_05_DEBUG_MASK__CI  0x00000020L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_06_DEBUG_MASK__CI  0x00000040L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_07_DEBUG_MASK__CI  0x00000080L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_08_DEBUG_MASK__CI  0x00000100L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_09_DEBUG_MASK__CI  0x00000200L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_10_DEBUG_MASK__CI  0x00000400L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_11_DEBUG_MASK__CI  0x00000800L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_12_DEBUG_MASK__CI  0x00001000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_13_DEBUG_MASK__CI  0x00002000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_14_DEBUG_MASK__CI  0x00004000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_15_DEBUG_MASK__CI  0x00008000L
#define PB0_PIF_PAIRING__MULTI_PIF_MASK__CI             0x02000000L
#define PB0_PIF_PAIRING__X16_LANE_15_0_MASK__CI         0x00100000L
#define PB0_PIF_PAIRING__X2_LANE_11_10_MASK__CI         0x00000020L
#define PB0_PIF_PAIRING__X2_LANE_13_12_MASK__CI         0x00000040L
#define PB0_PIF_PAIRING__X2_LANE_15_14_MASK__CI         0x00000080L
#define PB0_PIF_PAIRING__X2_LANE_1_0_MASK__CI           0x00000001L
#define PB0_PIF_PAIRING__X2_LANE_3_2_MASK__CI           0x00000002L
#define PB0_PIF_PAIRING__X2_LANE_5_4_MASK__CI           0x00000004L
#define PB0_PIF_PAIRING__X2_LANE_7_6_MASK__CI           0x00000008L
#define PB0_PIF_PAIRING__X2_LANE_9_8_MASK__CI           0x00000010L
#define PB0_PIF_PAIRING__X4_LANE_11_8_MASK__CI          0x00000400L
#define PB0_PIF_PAIRING__X4_LANE_15_12_MASK__CI         0x00000800L
#define PB0_PIF_PAIRING__X4_LANE_3_0_MASK__CI           0x00000100L
#define PB0_PIF_PAIRING__X4_LANE_7_4_MASK__CI           0x00000200L
#define PB0_PIF_PAIRING__X8_LANE_15_8_MASK__CI          0x00020000L
#define PB0_PIF_PAIRING__X8_LANE_7_0_MASK__CI           0x00010000L
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x0000000eL
#define PB0_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0_MASK__CI  0x07000000L
#define PB0_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1_MASK__CI  0x07000000L
#define PB0_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2_MASK__CI  0x07000000L
#define PB0_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3_MASK__CI  0x07000000L
#define PB0_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000007L
#define PB0_PIF_SCRATCH__PIF_SCRATCH_MASK__CI__VI       0xffffffffL
#define PB0_PIF_SC_CTL__SC_CALIBRATION_MASK__CI         0x00000001L
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S_MASK__CI   0x00000010L
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0_MASK__CI    0x00000020L
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0S_MASK__CI      0x00000004L
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0_MASK__CI       0x00000008L
#define PB0_PIF_SC_CTL__SC_LANE_0_RESUME_MASK__CI       0x00010000L
#define PB0_PIF_SC_CTL__SC_LANE_10_RESUME_MASK__CI      0x04000000L
#define PB0_PIF_SC_CTL__SC_LANE_11_RESUME_MASK__CI      0x08000000L
#define PB0_PIF_SC_CTL__SC_LANE_12_RESUME_MASK__CI      0x10000000L
#define PB0_PIF_SC_CTL__SC_LANE_13_RESUME_MASK__CI      0x20000000L
#define PB0_PIF_SC_CTL__SC_LANE_14_RESUME_MASK__CI      0x40000000L
#define PB0_PIF_SC_CTL__SC_LANE_15_RESUME_MASK__CI      0x80000000L
#define PB0_PIF_SC_CTL__SC_LANE_1_RESUME_MASK__CI       0x00020000L
#define PB0_PIF_SC_CTL__SC_LANE_2_RESUME_MASK__CI       0x00040000L
#define PB0_PIF_SC_CTL__SC_LANE_3_RESUME_MASK__CI       0x00080000L
#define PB0_PIF_SC_CTL__SC_LANE_4_RESUME_MASK__CI       0x00100000L
#define PB0_PIF_SC_CTL__SC_LANE_5_RESUME_MASK__CI       0x00200000L
#define PB0_PIF_SC_CTL__SC_LANE_6_RESUME_MASK__CI       0x00400000L
#define PB0_PIF_SC_CTL__SC_LANE_7_RESUME_MASK__CI       0x00800000L
#define PB0_PIF_SC_CTL__SC_LANE_8_RESUME_MASK__CI       0x01000000L
#define PB0_PIF_SC_CTL__SC_LANE_9_RESUME_MASK__CI       0x02000000L
#define PB0_PIF_SC_CTL__SC_PHASE_1_MASK__CI             0x00000100L
#define PB0_PIF_SC_CTL__SC_PHASE_2_MASK__CI             0x00000200L
#define PB0_PIF_SC_CTL__SC_PHASE_3_MASK__CI             0x00000400L
#define PB0_PIF_SC_CTL__SC_PHASE_4_MASK__CI             0x00000800L
#define PB0_PIF_SC_CTL__SC_PHASE_5_MASK__CI             0x00001000L
#define PB0_PIF_SC_CTL__SC_PHASE_6_MASK__CI             0x00002000L
#define PB0_PIF_SC_CTL__SC_PHASE_7_MASK__CI             0x00004000L
#define PB0_PIF_SC_CTL__SC_PHASE_8_MASK__CI             0x00008000L
#define PB0_PIF_SC_CTL__SC_RXDETECT_MASK__CI            0x00000002L
#define PB0_PIF_SC_CTL__SC_SPEED_CHANGE_MASK__CI        0x00000040L
#define PB0_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_0__SEQ_PHASE_0_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_10__SEQ_PHASE_10_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_11__SEQ_PHASE_11_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_12__SEQ_PHASE_12_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_13__SEQ_PHASE_13_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_14__SEQ_PHASE_14_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_15__SEQ_PHASE_15_MASK__CI    0x00000700L
#define PB0_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_1__SEQ_PHASE_1_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_2__SEQ_PHASE_2_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_3__SEQ_PHASE_3_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_4__SEQ_PHASE_4_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_5__SEQ_PHASE_5_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_6__SEQ_PHASE_6_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_7__SEQ_PHASE_7_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_8__SEQ_PHASE_8_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_9__SEQ_PHASE_9_MASK__CI      0x00000700L
#define PB0_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9_MASK__CI   0x00000002L
#define PB0_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9_MASK__CI 0x00000040L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_0_MASK__CI     0x00000001L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_10_MASK__CI    0x00000400L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_11_MASK__CI    0x00000800L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_12_MASK__CI    0x00001000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_13_MASK__CI    0x00002000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_14_MASK__CI    0x00004000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_15_MASK__CI    0x00008000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_1_MASK__CI     0x00000002L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_2_MASK__CI     0x00000004L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_3_MASK__CI     0x00000008L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_4_MASK__CI     0x00000010L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_5_MASK__CI     0x00000020L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_6_MASK__CI     0x00000040L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_7_MASK__CI     0x00000080L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_8_MASK__CI     0x00000100L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_9_MASK__CI     0x00000200L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0_MASK__CI__VI 0x00000010L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0003fc00L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x0ff80000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x60000000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0_MASK__CI__VI 0x0003c000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0_MASK__CI__VI 0x000007f0L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x000000ffL
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000e00L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0fff8000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x40000000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00400000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00380000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x0000001fL
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0_MASK__CI__VI 0x000000c0L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000400L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000200L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000400L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00100000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00200000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00400000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00800000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000002L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000004L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000008L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00010000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00020000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000010L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000020L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000040L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00040000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00080000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000080L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1_MASK__CI__VI 0x000003ffL
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2_MASK__CI__VI 0x000ffc00L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3_MASK__CI__VI 0x3ff00000L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE_MASK__CI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN_MASK__CI__VI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2_MASK__CI__VI 0x02000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3_MASK__CI__VI 0x04000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1_MASK__CI__VI 0x03000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2_MASK__CI__VI 0x0c000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3_MASK__CI__VI 0x30000000L
#define PB0_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD_MASK__CI__VI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3_MASK__CI__VI 0x00000004L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1_MASK__CI__VI 0x00000007L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2_MASK__CI__VI 0x00000038L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3_MASK__CI__VI 0x000001c0L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1_MASK__CI__VI 0x00000e00L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2_MASK__CI__VI 0x00007000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3_MASK__CI__VI 0x00038000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1_MASK__CI__VI 0x0000001fL
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2_MASK__CI__VI 0x000003e0L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3_MASK__CI__VI 0x00007c00L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1_MASK__CI__VI 0x00008000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2_MASK__CI__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3_MASK__CI__VI 0x00020000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1_MASK__CI__VI 0x00040000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2_MASK__CI__VI 0x00080000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3_MASK__CI__VI 0x00100000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0_MASK__CI__VI 0x40000000L
#define PB0_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x04000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1_MASK__CI__VI 0x001c0000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2_MASK__CI__VI 0x00e00000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3_MASK__CI__VI 0x07000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x00001000L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00002000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2_MASK__CI 0x00020000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x000000c0L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN_MASK__CI__VI 0x00010000L
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL_MASK__CI__VI 0x00008000L
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN_MASK__CI__VI 0x00040000L
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL_MASK__CI__VI 0x00020000L
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN_MASK__CI__VI 0x00100000L
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL_MASK__CI__VI 0x00080000L
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN_MASK__CI__VI 0x00400000L
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL_MASK__CI__VI 0x00200000L
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL_MASK__CI__VI 0x00800000L
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3_MASK__CI 0x00010000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15_MASK__CI 0x00080000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7_MASK__CI 0x00020000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11_MASK__CI 0x00040000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3_MASK__CI 0x00100000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15_MASK__CI 0x00800000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7_MASK__CI 0x00200000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11_MASK__CI 0x00400000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_RX_LANE0_CTRL_REG0__RX_BACKUP_0_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0_MASK__CI 0x00000070L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE10_CTRL_REG0__RX_BACKUP_10_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10_MASK__CI 0x00000070L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE11_CTRL_REG0__RX_BACKUP_11_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11_MASK__CI 0x00000070L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE12_CTRL_REG0__RX_BACKUP_12_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12_MASK__CI 0x00000070L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE13_CTRL_REG0__RX_BACKUP_13_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13_MASK__CI 0x00000070L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE14_CTRL_REG0__RX_BACKUP_14_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14_MASK__CI 0x00000070L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE15_CTRL_REG0__RX_BACKUP_15_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15_MASK__CI 0x00000070L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE1_CTRL_REG0__RX_BACKUP_1_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1_MASK__CI 0x00000070L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE2_CTRL_REG0__RX_BACKUP_2_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2_MASK__CI 0x00000070L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE3_CTRL_REG0__RX_BACKUP_3_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3_MASK__CI 0x00000070L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE4_CTRL_REG0__RX_BACKUP_4_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4_MASK__CI 0x00000070L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE5_CTRL_REG0__RX_BACKUP_5_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5_MASK__CI 0x00000070L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE6_CTRL_REG0__RX_BACKUP_6_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6_MASK__CI 0x00000070L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE7_CTRL_REG0__RX_BACKUP_7_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7_MASK__CI 0x00000070L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE8_CTRL_REG0__RX_BACKUP_8_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8_MASK__CI 0x00000070L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE9_CTRL_REG0__RX_BACKUP_9_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9_MASK__CI 0x00000070L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9_MASK__CI__VI 0x00000007L
#define PB0_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH_MASK__CI__VI 0x00000060L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x00008000L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x01e00000L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x00100000L
#define PB0_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS_MASK__CI__VI 0x00000008L
#define PB0_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL_MASK__CI__VI 0x00000004L
#define PB0_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE_MASK__CI__VI 0x000f0000L
#define PB0_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD_MASK__CI__VI 0x00004000L
#define PB0_STRAP_GLB_REG0__STRAP_QUICK_SIM_START_MASK__CI__VI 0x00000002L
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL_MASK__CI__VI 0x00000f80L
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF_MASK__CI__VI 0x00001000L
#define PB0_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0__MASK__CI__VI 0x00002000L
#define PB0_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN_MASK__CI__VI 0x00000002L
#define PB0_STRAP_PIN_REG0__STRAP_TX_FULL_SWING_MASK__CI__VI 0x00000004L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL_MASK__CI__VI 0x0000000eL
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL_MASK__CI__VI 0x00001ff0L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL_MASK__CI__VI 0x00ff0000L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS_MASK__CI__VI 0x00008000L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL_MASK__CI__VI 0x01000000L
#define PB0_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF_MASK__CI__VI 0x00002000L
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000300L
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000c00L
#define PB0_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00000040L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME_MASK__CI__VI 0x0000f000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE_MASK__CI__VI 0x00000020L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME_MASK__CI__VI 0x000f0000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME_MASK__CI__VI 0x00f00000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME_MASK__CI__VI 0x0f000000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE_MASK__CI__VI 0x80000000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN_MASK__CI__VI 0x0000001eL
#define PB0_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL_MASK__CI__VI 0x70000000L
#define PB0_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000060L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE_MASK__CI__VI 0x01ff8000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN_MASK__CI__VI 0x00007800L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ_MASK__CI__VI 0x00000002L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME_MASK__CI__VI 0x1e000000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN_MASK__CI__VI 0x60000000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL_MASK__CI__VI 0x00000700L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS_MASK__CI__VI 0x80000000L
#define PB0_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG_MASK__CI__VI 0x0000001cL
#define PB0_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1__MASK__CI__VI 0x20000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN_MASK__CI__VI 0x0000001eL
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL_MASK__CI__VI 0x000001e0L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN_MASK__CI__VI 0x00003e00L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL_MASK__CI__VI 0x0007c000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN_MASK__CI__VI 0x00780000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL_MASK__CI__VI 0x07800000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN_MASK__CI__VI 0x08000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL_MASK__CI__VI 0x10000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1_MASK__CI__VI 0x00000700L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2_MASK__CI__VI 0x00003800L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3_MASK__CI__VI 0x0001c000L
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL_MASK__CI__VI 0x00000007L
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL_MASK__CI__VI 0x00000038L
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF_MASK__CI 0x01000000L
#define PB0_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL_MASK__CI__VI 0x00060000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000007L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00001e00L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x0007c000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x3c000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL_MASK__CI__VI 0x01ff8000L
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000f000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000f0000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x3e000000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00003c00L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0003c000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x007c0000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0f800000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL_MASK__CI__VI 0xf0000000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0_MASK__CI 0x00000008L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10_MASK__CI 0x00000008L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11_MASK__CI 0x00000008L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12_MASK__CI 0x00000008L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13_MASK__CI 0x00000008L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14_MASK__CI 0x00000008L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15_MASK__CI 0x00000008L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1_MASK__CI 0x00000008L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2_MASK__CI 0x00000008L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3_MASK__CI 0x00000008L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4_MASK__CI 0x00000008L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5_MASK__CI 0x00000008L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6_MASK__CI 0x00000008L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7_MASK__CI 0x00000008L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8_MASK__CI 0x00000008L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9_MASK__CI 0x00000008L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9_MASK__CI__VI 0x00000007L
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN_MASK__CI__VI 0x00000001L
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE_MASK__CI__VI 0x0000003eL
#define PB1_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP_MASK__CI__VI 0x00000f00L
#define PB1_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN_MASK__CI__VI 0x00800000L
#define PB1_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR_MASK__CI__VI 0x00000080L
#define PB1_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY_MASK__CI__VI 0x00200000L
#define PB1_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN_MASK__CI__VI 0x00400000L
#define PB1_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN_MASK__CI__VI 0x00100000L
#define PB1_DFT_JIT_INJ_REG0__DFT_NUM_STEPS_MASK__CI__VI 0x0000003fL
#define PB1_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME_MASK__CI__VI 0xff000000L
#define PB1_DFT_JIT_INJ_REG1__DFT_BLOCK_EN_MASK__CI__VI 0x00010000L
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_EN_MASK__CI__VI 0x00000100L
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE_MASK__CI__VI 0x000000ffL
#define PB1_DFT_JIT_INJ_REG1__DFT_CHECK_TIME_MASK__CI__VI 0x00f00000L
#define PB1_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS_MASK__CI__VI 0x000e0000L
#define PB1_DFT_JIT_INJ_REG2__DFT_LANE_EN_MASK__CI__VI  0x0000ffffL
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR_MASK__CI__VI 0x000000ffL
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED_MASK__CI__VI 0x00010000L
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR_MASK__CI__VI 0x0000ff00L
#define PB1_GLB_CTRL_REG0__BACKUP_MASK__CI__VI          0x0000ffffL
#define PB1_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK__CI__VI  0x00030000L
#define PB1_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK__CI__VI 0x00700000L
#define PB1_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK__CI__VI  0x00800000L
#define PB1_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK__CI__VI  0x01000000L
#define PB1_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK__CI__VI 0x02000000L
#define PB1_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK__CI__VI 0x04000000L
#define PB1_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK__CI__VI 0xc0000000L
#define PB1_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK__CI__VI 0x80000000L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK__CI__VI 0x0000007eL
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK__CI__VI 0x00000080L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK__CI__VI 0x00003f00L
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK__CI__VI 0x00004000L
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK__CI__VI 0x003f8000L
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK__CI__VI 0x00400000L
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK__CI__VI 0x3f800000L
#define PB1_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK__CI__VI 0x40000000L
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK__CI__VI 0x000000feL
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK__CI__VI 0x00000100L
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK__CI__VI 0x0000fe00L
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK__CI__VI 0x00010000L
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK__CI__VI 0x00fe0000L
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK__CI__VI 0x01000000L
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK__CI__VI 0xfe000000L
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000060L
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000180L
#define PB1_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000600L
#define PB1_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK__CI__VI 0x0001c000L
#define PB1_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK__CI__VI 0x00001000L
#define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK__CI__VI 0x00000800L
#define PB1_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK__CI__VI 0x001c0000L
#define PB1_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK__CI__VI 0x80000000L
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00400000L
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x07800000L
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK__CI__VI 0x08000000L
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK__CI__VI 0x70000000L
#define PB1_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK__CI__VI 0x00200000L
#define PB1_GLB_CTRL_REG3__RXDBG_SEL_MASK__CI__VI       0x0000001fL
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK__CI__VI  0x03c00000L
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK__CI__VI  0x0000ffffL
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK__CI__VI 0x00040000L
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK__CI__VI 0x00030000L
#define PB1_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x04000000L
#define PB1_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x10000000L
#define PB1_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK__CI__VI    0x08000000L
#define PB1_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK__CI__VI  0x000000ffL
#define PB1_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL_MASK__CI__VI 0x0000ffffL
#define PB1_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN_MASK__CI__VI 0x00008000L
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN_MASK__CI__VI 0x00000004L
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL_MASK__CI__VI 0x00000008L
#define PB1_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL_MASK__CI__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT_MASK__CI 0x00000010L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK__CI__VI 0x00100000L
#define PB1_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK__CI__VI  0x000f0000L
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK__CI__VI 0x00000f00L
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK__CI__VI 0x0000f000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_0_MASK__CI     0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_1_MASK__CI     0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_2_MASK__CI     0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_3_MASK__CI     0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_4_MASK__CI     0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_5_MASK__CI     0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_6_MASK__CI     0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_7_MASK__CI     0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_10_MASK__CI    0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_11_MASK__CI    0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_8_MASK__CI     0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_9_MASK__CI     0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_12_MASK__CI    0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_13_MASK__CI    0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_14_MASK__CI    0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_15_MASK__CI    0x30000000L
#define PB1_HW_DEBUG__PB1_HW_00_DEBUG_MASK__CI          0x00000001L
#define PB1_HW_DEBUG__PB1_HW_01_DEBUG_MASK__CI          0x00000002L
#define PB1_HW_DEBUG__PB1_HW_02_DEBUG_MASK__CI          0x00000004L
#define PB1_HW_DEBUG__PB1_HW_03_DEBUG_MASK__CI          0x00000008L
#define PB1_HW_DEBUG__PB1_HW_04_DEBUG_MASK__CI          0x00000010L
#define PB1_HW_DEBUG__PB1_HW_05_DEBUG_MASK__CI          0x00000020L
#define PB1_HW_DEBUG__PB1_HW_06_DEBUG_MASK__CI          0x00000040L
#define PB1_HW_DEBUG__PB1_HW_07_DEBUG_MASK__CI          0x00000080L
#define PB1_HW_DEBUG__PB1_HW_08_DEBUG_MASK__CI          0x00000100L
#define PB1_HW_DEBUG__PB1_HW_09_DEBUG_MASK__CI          0x00000200L
#define PB1_HW_DEBUG__PB1_HW_10_DEBUG_MASK__CI          0x00000400L
#define PB1_HW_DEBUG__PB1_HW_11_DEBUG_MASK__CI          0x00000800L
#define PB1_HW_DEBUG__PB1_HW_12_DEBUG_MASK__CI          0x00001000L
#define PB1_HW_DEBUG__PB1_HW_13_DEBUG_MASK__CI          0x00002000L
#define PB1_HW_DEBUG__PB1_HW_14_DEBUG_MASK__CI          0x00004000L
#define PB1_HW_DEBUG__PB1_HW_15_DEBUG_MASK__CI          0x00008000L
#define PB1_HW_DEBUG__PB1_HW_16_DEBUG_MASK__CI          0x00010000L
#define PB1_HW_DEBUG__PB1_HW_17_DEBUG_MASK__CI          0x00020000L
#define PB1_HW_DEBUG__PB1_HW_18_DEBUG_MASK__CI          0x00040000L
#define PB1_HW_DEBUG__PB1_HW_19_DEBUG_MASK__CI          0x00080000L
#define PB1_HW_DEBUG__PB1_HW_20_DEBUG_MASK__CI          0x00100000L
#define PB1_HW_DEBUG__PB1_HW_21_DEBUG_MASK__CI          0x00200000L
#define PB1_HW_DEBUG__PB1_HW_22_DEBUG_MASK__CI          0x00400000L
#define PB1_HW_DEBUG__PB1_HW_23_DEBUG_MASK__CI          0x00800000L
#define PB1_HW_DEBUG__PB1_HW_24_DEBUG_MASK__CI          0x01000000L
#define PB1_HW_DEBUG__PB1_HW_25_DEBUG_MASK__CI          0x02000000L
#define PB1_HW_DEBUG__PB1_HW_26_DEBUG_MASK__CI          0x04000000L
#define PB1_HW_DEBUG__PB1_HW_27_DEBUG_MASK__CI          0x08000000L
#define PB1_HW_DEBUG__PB1_HW_28_DEBUG_MASK__CI          0x10000000L
#define PB1_HW_DEBUG__PB1_HW_29_DEBUG_MASK__CI          0x20000000L
#define PB1_HW_DEBUG__PB1_HW_30_DEBUG_MASK__CI          0x40000000L
#define PB1_HW_DEBUG__PB1_HW_31_DEBUG_MASK__CI          0x80000000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_EN_MASK__CI    0x00000080L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0_MASK__CI 0x00000100L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10_MASK__CI 0x00040000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11_MASK__CI 0x00080000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12_MASK__CI 0x00100000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13_MASK__CI 0x00200000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14_MASK__CI 0x00400000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15_MASK__CI 0x00800000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2_MASK__CI 0x00000400L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3_MASK__CI 0x00000800L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4_MASK__CI 0x00001000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5_MASK__CI 0x00002000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6_MASK__CI 0x00004000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7_MASK__CI 0x00008000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8_MASK__CI 0x00010000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9_MASK__CI 0x00020000L
#define PB1_PIF_CNTL2__RXDETECT_SAMPL_TIME_MASK__CI     0x00000006L
#define PB1_PIF_CNTL2__RXPHYSTATUS_DELAY_MASK__CI       0x07000000L
#define PB1_PIF_CNTL__DA_FIFO_RESET_0_MASK__CI          0x00000002L
#define PB1_PIF_CNTL__DA_FIFO_RESET_1_MASK__CI          0x00000020L
#define PB1_PIF_CNTL__DA_FIFO_RESET_2_MASK__CI          0x00000200L
#define PB1_PIF_CNTL__DA_FIFO_RESET_3_MASK__CI          0x00002000L
#define PB1_PIF_CNTL__DIVINIT_MODE_MASK__CI             0x00000100L
#define PB1_PIF_CNTL__EI_CYCLE_OFF_TIME_MASK__CI        0x00700000L
#define PB1_PIF_CNTL__EI_DET_CYCLE_MODE_MASK__CI        0x00000010L
#define PB1_PIF_CNTL__EXIT_L0S_INIT_DIS_MASK__CI        0x00800000L
#define PB1_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP_MASK__CI   0x10000000L
#define PB1_PIF_CNTL__IGNORE_TxDataValid_EP_DIS_MASK__CI 0x20000000L
#define PB1_PIF_CNTL__LS2_EXIT_TIME_MASK__CI            0x000e0000L
#define PB1_PIF_CNTL__PHYCMD_CR_EN_MODE_MASK__CI        0x00000008L
#define PB1_PIF_CNTL__PHY_CR_EN_MODE_MASK__CI           0x00000004L
#define PB1_PIF_CNTL__PLL_BINDING_ENABLE_MASK__CI       0x00000400L
#define PB1_PIF_CNTL__RXDETECT_FIFO_RESET_MODE_MASK__CI 0x00000040L
#define PB1_PIF_CNTL__RXDETECT_TX_PWR_MODE_MASK__CI     0x00000080L
#define PB1_PIF_CNTL__RXEN_GATER_MASK__CI               0x0f000000L
#define PB1_PIF_CNTL__SC_CALIB_DONE_CNTL_MASK__CI       0x00000800L
#define PB1_PIF_CNTL__SERIAL_CFG_ENABLE_MASK__CI        0x00000001L
#define PB1_PIF_CNTL__TXGND_TIME_MASK__CI               0x00010000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_00_DEBUG_MASK__CI  0x00000001L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_01_DEBUG_MASK__CI  0x00000002L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_02_DEBUG_MASK__CI  0x00000004L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_03_DEBUG_MASK__CI  0x00000008L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_04_DEBUG_MASK__CI  0x00000010L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_05_DEBUG_MASK__CI  0x00000020L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_06_DEBUG_MASK__CI  0x00000040L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_07_DEBUG_MASK__CI  0x00000080L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_08_DEBUG_MASK__CI  0x00000100L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_09_DEBUG_MASK__CI  0x00000200L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_10_DEBUG_MASK__CI  0x00000400L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_11_DEBUG_MASK__CI  0x00000800L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_12_DEBUG_MASK__CI  0x00001000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_13_DEBUG_MASK__CI  0x00002000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_14_DEBUG_MASK__CI  0x00004000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_15_DEBUG_MASK__CI  0x00008000L
#define PB1_PIF_PAIRING__MULTI_PIF_MASK__CI             0x02000000L
#define PB1_PIF_PAIRING__X16_LANE_15_0_MASK__CI         0x00100000L
#define PB1_PIF_PAIRING__X2_LANE_11_10_MASK__CI         0x00000020L
#define PB1_PIF_PAIRING__X2_LANE_13_12_MASK__CI         0x00000040L
#define PB1_PIF_PAIRING__X2_LANE_15_14_MASK__CI         0x00000080L
#define PB1_PIF_PAIRING__X2_LANE_1_0_MASK__CI           0x00000001L
#define PB1_PIF_PAIRING__X2_LANE_3_2_MASK__CI           0x00000002L
#define PB1_PIF_PAIRING__X2_LANE_5_4_MASK__CI           0x00000004L
#define PB1_PIF_PAIRING__X2_LANE_7_6_MASK__CI           0x00000008L
#define PB1_PIF_PAIRING__X2_LANE_9_8_MASK__CI           0x00000010L
#define PB1_PIF_PAIRING__X4_LANE_11_8_MASK__CI          0x00000400L
#define PB1_PIF_PAIRING__X4_LANE_15_12_MASK__CI         0x00000800L
#define PB1_PIF_PAIRING__X4_LANE_3_0_MASK__CI           0x00000100L
#define PB1_PIF_PAIRING__X4_LANE_7_4_MASK__CI           0x00000200L
#define PB1_PIF_PAIRING__X8_LANE_15_8_MASK__CI          0x00020000L
#define PB1_PIF_PAIRING__X8_LANE_7_0_MASK__CI           0x00010000L
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x0000000eL
#define PB1_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0_MASK__CI  0x07000000L
#define PB1_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1_MASK__CI  0x07000000L
#define PB1_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2_MASK__CI  0x07000000L
#define PB1_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3_MASK__CI  0x07000000L
#define PB1_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000007L
#define PB1_PIF_SCRATCH__PIF_SCRATCH_MASK__CI__VI       0xffffffffL
#define PB1_PIF_SC_CTL__SC_CALIBRATION_MASK__CI         0x00000001L
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S_MASK__CI   0x00000010L
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0_MASK__CI    0x00000020L
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0S_MASK__CI      0x00000004L
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0_MASK__CI       0x00000008L
#define PB1_PIF_SC_CTL__SC_LANE_0_RESUME_MASK__CI       0x00010000L
#define PB1_PIF_SC_CTL__SC_LANE_10_RESUME_MASK__CI      0x04000000L
#define PB1_PIF_SC_CTL__SC_LANE_11_RESUME_MASK__CI      0x08000000L
#define PB1_PIF_SC_CTL__SC_LANE_12_RESUME_MASK__CI      0x10000000L
#define PB1_PIF_SC_CTL__SC_LANE_13_RESUME_MASK__CI      0x20000000L
#define PB1_PIF_SC_CTL__SC_LANE_14_RESUME_MASK__CI      0x40000000L
#define PB1_PIF_SC_CTL__SC_LANE_15_RESUME_MASK__CI      0x80000000L
#define PB1_PIF_SC_CTL__SC_LANE_1_RESUME_MASK__CI       0x00020000L
#define PB1_PIF_SC_CTL__SC_LANE_2_RESUME_MASK__CI       0x00040000L
#define PB1_PIF_SC_CTL__SC_LANE_3_RESUME_MASK__CI       0x00080000L
#define PB1_PIF_SC_CTL__SC_LANE_4_RESUME_MASK__CI       0x00100000L
#define PB1_PIF_SC_CTL__SC_LANE_5_RESUME_MASK__CI       0x00200000L
#define PB1_PIF_SC_CTL__SC_LANE_6_RESUME_MASK__CI       0x00400000L
#define PB1_PIF_SC_CTL__SC_LANE_7_RESUME_MASK__CI       0x00800000L
#define PB1_PIF_SC_CTL__SC_LANE_8_RESUME_MASK__CI       0x01000000L
#define PB1_PIF_SC_CTL__SC_LANE_9_RESUME_MASK__CI       0x02000000L
#define PB1_PIF_SC_CTL__SC_PHASE_1_MASK__CI             0x00000100L
#define PB1_PIF_SC_CTL__SC_PHASE_2_MASK__CI             0x00000200L
#define PB1_PIF_SC_CTL__SC_PHASE_3_MASK__CI             0x00000400L
#define PB1_PIF_SC_CTL__SC_PHASE_4_MASK__CI             0x00000800L
#define PB1_PIF_SC_CTL__SC_PHASE_5_MASK__CI             0x00001000L
#define PB1_PIF_SC_CTL__SC_PHASE_6_MASK__CI             0x00002000L
#define PB1_PIF_SC_CTL__SC_PHASE_7_MASK__CI             0x00004000L
#define PB1_PIF_SC_CTL__SC_PHASE_8_MASK__CI             0x00008000L
#define PB1_PIF_SC_CTL__SC_RXDETECT_MASK__CI            0x00000002L
#define PB1_PIF_SC_CTL__SC_SPEED_CHANGE_MASK__CI        0x00000040L
#define PB1_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_0__SEQ_PHASE_0_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_10__SEQ_PHASE_10_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_11__SEQ_PHASE_11_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_12__SEQ_PHASE_12_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_13__SEQ_PHASE_13_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_14__SEQ_PHASE_14_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_15__SEQ_PHASE_15_MASK__CI    0x00000700L
#define PB1_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_1__SEQ_PHASE_1_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_2__SEQ_PHASE_2_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_3__SEQ_PHASE_3_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_4__SEQ_PHASE_4_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_5__SEQ_PHASE_5_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_6__SEQ_PHASE_6_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_7__SEQ_PHASE_7_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_8__SEQ_PHASE_8_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_9__SEQ_PHASE_9_MASK__CI      0x00000700L
#define PB1_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9_MASK__CI   0x00000002L
#define PB1_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9_MASK__CI 0x00000040L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_0_MASK__CI     0x00000001L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_10_MASK__CI    0x00000400L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_11_MASK__CI    0x00000800L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_12_MASK__CI    0x00001000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_13_MASK__CI    0x00002000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_14_MASK__CI    0x00004000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_15_MASK__CI    0x00008000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_1_MASK__CI     0x00000002L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_2_MASK__CI     0x00000004L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_3_MASK__CI     0x00000008L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_4_MASK__CI     0x00000010L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_5_MASK__CI     0x00000020L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_6_MASK__CI     0x00000040L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_7_MASK__CI     0x00000080L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_8_MASK__CI     0x00000100L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_9_MASK__CI     0x00000200L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0_MASK__CI__VI 0x00000010L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0003fc00L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x0ff80000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x60000000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0_MASK__CI__VI 0x0003c000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0_MASK__CI__VI 0x000007f0L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x000000ffL
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000e00L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0fff8000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x40000000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00400000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00380000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x0000001fL
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0_MASK__CI__VI 0x000000c0L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000400L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000200L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000400L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00100000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00200000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00400000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00800000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000002L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000004L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000008L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00010000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00020000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000010L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000020L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000040L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00040000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00080000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000080L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1_MASK__CI__VI 0x000003ffL
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2_MASK__CI__VI 0x000ffc00L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3_MASK__CI__VI 0x3ff00000L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE_MASK__CI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN_MASK__CI__VI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2_MASK__CI__VI 0x02000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3_MASK__CI__VI 0x04000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1_MASK__CI__VI 0x03000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2_MASK__CI__VI 0x0c000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3_MASK__CI__VI 0x30000000L
#define PB1_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD_MASK__CI__VI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3_MASK__CI__VI 0x00000004L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1_MASK__CI__VI 0x00000007L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2_MASK__CI__VI 0x00000038L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3_MASK__CI__VI 0x000001c0L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1_MASK__CI__VI 0x00000e00L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2_MASK__CI__VI 0x00007000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3_MASK__CI__VI 0x00038000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1_MASK__CI__VI 0x0000001fL
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2_MASK__CI__VI 0x000003e0L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3_MASK__CI__VI 0x00007c00L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1_MASK__CI__VI 0x00008000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2_MASK__CI__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3_MASK__CI__VI 0x00020000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1_MASK__CI__VI 0x00040000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2_MASK__CI__VI 0x00080000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3_MASK__CI__VI 0x00100000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0_MASK__CI__VI 0x40000000L
#define PB1_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x04000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1_MASK__CI__VI 0x001c0000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2_MASK__CI__VI 0x00e00000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3_MASK__CI__VI 0x07000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x00001000L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00002000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2_MASK__CI 0x00020000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x000000c0L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN_MASK__CI__VI 0x00010000L
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL_MASK__CI__VI 0x00008000L
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN_MASK__CI__VI 0x00040000L
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL_MASK__CI__VI 0x00020000L
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN_MASK__CI__VI 0x00100000L
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL_MASK__CI__VI 0x00080000L
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN_MASK__CI__VI 0x00400000L
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL_MASK__CI__VI 0x00200000L
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL_MASK__CI__VI 0x00800000L
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3_MASK__CI 0x00010000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15_MASK__CI 0x00080000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7_MASK__CI 0x00020000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11_MASK__CI 0x00040000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3_MASK__CI 0x00100000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15_MASK__CI 0x00800000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7_MASK__CI 0x00200000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11_MASK__CI 0x00400000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_RX_LANE0_CTRL_REG0__RX_BACKUP_0_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0_MASK__CI 0x00000070L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE10_CTRL_REG0__RX_BACKUP_10_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10_MASK__CI 0x00000070L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE11_CTRL_REG0__RX_BACKUP_11_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11_MASK__CI 0x00000070L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE12_CTRL_REG0__RX_BACKUP_12_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12_MASK__CI 0x00000070L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE13_CTRL_REG0__RX_BACKUP_13_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13_MASK__CI 0x00000070L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE14_CTRL_REG0__RX_BACKUP_14_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14_MASK__CI 0x00000070L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE15_CTRL_REG0__RX_BACKUP_15_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15_MASK__CI 0x00000070L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE1_CTRL_REG0__RX_BACKUP_1_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1_MASK__CI 0x00000070L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE2_CTRL_REG0__RX_BACKUP_2_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2_MASK__CI 0x00000070L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE3_CTRL_REG0__RX_BACKUP_3_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3_MASK__CI 0x00000070L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE4_CTRL_REG0__RX_BACKUP_4_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4_MASK__CI 0x00000070L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE5_CTRL_REG0__RX_BACKUP_5_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5_MASK__CI 0x00000070L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE6_CTRL_REG0__RX_BACKUP_6_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6_MASK__CI 0x00000070L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE7_CTRL_REG0__RX_BACKUP_7_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7_MASK__CI 0x00000070L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE8_CTRL_REG0__RX_BACKUP_8_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8_MASK__CI 0x00000070L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE9_CTRL_REG0__RX_BACKUP_9_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9_MASK__CI 0x00000070L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9_MASK__CI__VI 0x00000007L
#define PB1_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH_MASK__CI__VI 0x00000060L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x00008000L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x01e00000L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x00100000L
#define PB1_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS_MASK__CI__VI 0x00000008L
#define PB1_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL_MASK__CI__VI 0x00000004L
#define PB1_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE_MASK__CI__VI 0x000f0000L
#define PB1_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD_MASK__CI__VI 0x00004000L
#define PB1_STRAP_GLB_REG0__STRAP_QUICK_SIM_START_MASK__CI__VI 0x00000002L
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL_MASK__CI__VI 0x00000f80L
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF_MASK__CI__VI 0x00001000L
#define PB1_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0__MASK__CI__VI 0x00002000L
#define PB1_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN_MASK__CI__VI 0x00000002L
#define PB1_STRAP_PIN_REG0__STRAP_TX_FULL_SWING_MASK__CI__VI 0x00000004L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL_MASK__CI__VI 0x0000000eL
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL_MASK__CI__VI 0x00001ff0L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL_MASK__CI__VI 0x00ff0000L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS_MASK__CI__VI 0x00008000L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL_MASK__CI__VI 0x01000000L
#define PB1_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF_MASK__CI__VI 0x00002000L
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000300L
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000c00L
#define PB1_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00000040L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME_MASK__CI__VI 0x0000f000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE_MASK__CI__VI 0x00000020L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME_MASK__CI__VI 0x000f0000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME_MASK__CI__VI 0x00f00000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME_MASK__CI__VI 0x0f000000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE_MASK__CI__VI 0x80000000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN_MASK__CI__VI 0x0000001eL
#define PB1_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL_MASK__CI__VI 0x70000000L
#define PB1_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000060L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE_MASK__CI__VI 0x01ff8000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN_MASK__CI__VI 0x00007800L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ_MASK__CI__VI 0x00000002L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME_MASK__CI__VI 0x1e000000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN_MASK__CI__VI 0x60000000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL_MASK__CI__VI 0x00000700L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS_MASK__CI__VI 0x80000000L
#define PB1_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG_MASK__CI__VI 0x0000001cL
#define PB1_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1__MASK__CI__VI 0x20000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN_MASK__CI__VI 0x0000001eL
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL_MASK__CI__VI 0x000001e0L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN_MASK__CI__VI 0x00003e00L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL_MASK__CI__VI 0x0007c000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN_MASK__CI__VI 0x00780000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL_MASK__CI__VI 0x07800000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN_MASK__CI__VI 0x08000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL_MASK__CI__VI 0x10000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1_MASK__CI__VI 0x00000700L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2_MASK__CI__VI 0x00003800L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3_MASK__CI__VI 0x0001c000L
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL_MASK__CI__VI 0x00000007L
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL_MASK__CI__VI 0x00000038L
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF_MASK__CI 0x01000000L
#define PB1_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL_MASK__CI__VI 0x00060000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000007L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00001e00L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x0007c000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x3c000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL_MASK__CI__VI 0x01ff8000L
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000f000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000f0000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x3e000000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00003c00L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0003c000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x007c0000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0f800000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL_MASK__CI__VI 0xf0000000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0_MASK__CI 0x00000008L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10_MASK__CI 0x00000008L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11_MASK__CI 0x00000008L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12_MASK__CI 0x00000008L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13_MASK__CI 0x00000008L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14_MASK__CI 0x00000008L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15_MASK__CI 0x00000008L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1_MASK__CI 0x00000008L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2_MASK__CI 0x00000008L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3_MASK__CI 0x00000008L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4_MASK__CI 0x00000008L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5_MASK__CI 0x00000008L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6_MASK__CI 0x00000008L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7_MASK__CI 0x00000008L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8_MASK__CI 0x00000008L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9_MASK__CI 0x00000008L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9_MASK__CI__VI 0x00000007L
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS_MASK__CI__VI 0xffff0000L
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD_MASK__CI__VI 0x0000ff00L
#define PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN_MASK__CI__VI 0x00000001L
#define PCIEP_HW_DEBUG__HW_00_DEBUG_MASK                0x00000001L
#define PCIEP_HW_DEBUG__HW_01_DEBUG_MASK                0x00000002L
#define PCIEP_HW_DEBUG__HW_02_DEBUG_MASK                0x00000004L
#define PCIEP_HW_DEBUG__HW_03_DEBUG_MASK                0x00000008L
#define PCIEP_HW_DEBUG__HW_04_DEBUG_MASK                0x00000010L
#define PCIEP_HW_DEBUG__HW_05_DEBUG_MASK                0x00000020L
#define PCIEP_HW_DEBUG__HW_06_DEBUG_MASK                0x00000040L
#define PCIEP_HW_DEBUG__HW_07_DEBUG_MASK                0x00000080L
#define PCIEP_HW_DEBUG__HW_08_DEBUG_MASK                0x00000100L
#define PCIEP_HW_DEBUG__HW_09_DEBUG_MASK                0x00000200L
#define PCIEP_HW_DEBUG__HW_10_DEBUG_MASK                0x00000400L
#define PCIEP_HW_DEBUG__HW_11_DEBUG_MASK                0x00000800L
#define PCIEP_HW_DEBUG__HW_12_DEBUG_MASK                0x00001000L
#define PCIEP_HW_DEBUG__HW_13_DEBUG_MASK                0x00002000L
#define PCIEP_HW_DEBUG__HW_14_DEBUG_MASK                0x00004000L
#define PCIEP_HW_DEBUG__HW_15_DEBUG_MASK                0x00008000L
#define PCIEP_PORT_CNTL__CI_MAX_CPL_PAYLOAD_SIZE_MODE_MASK__CI__VI 0x00030000L
#define PCIEP_PORT_CNTL__CI_PRIV_MAX_CPL_PAYLOAD_SIZE_MASK__CI__VI 0x001c0000L
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_S_MASK 0x00007f00L
#define PCIEP_PORT_CNTL__CI_SNOOP_OVERRIDE_MASK         0x00000002L
#define PCIEP_PORT_CNTL__HOTPLUG_MSG_EN_MASK            0x00000004L
#define PCIEP_PORT_CNTL__NATIVE_PME_EN_MASK             0x00000008L
#define PCIEP_PORT_CNTL__PMI_BM_DIS_MASK                0x00000020L
#define PCIEP_PORT_CNTL__PWR_FAULT_EN_MASK__CI__VI      0x00000010L
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE_MASK__CI__VI 0x00000040L
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE_MASK__SI     0x00000010L
#define PCIEP_PORT_CNTL__SLV_PORT_REQ_EN_MASK           0x00000001L
#define PCIEP_RESERVED__PCIEP_RESERVED_MASK             0xffffffffL
#define PCIEP_SCRATCH__PCIEP_SCRATCH_MASK               0xffffffffL
#define PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x00008000L
#define PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK      0x00000800L
#define PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK       0x00001000L
#define PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK     0x00002000L
#define PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK       0x00000003L
#define PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK     0x00070000L
#define PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK      0x0000000cL
#define PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK       0x00000030L
#define PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK     0x00004000L
#define PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK     0x000000c0L
#define PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK        0x00000700L
#define PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK__CI__VI 0x00000002L
#define PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK__CI__VI 0x00000004L
#define PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED_MASK__CI__VI 0x00000020L
#define PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED_MASK__CI__VI 0x00000018L
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK__CI__VI 0x00000001L
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK__SI  0x00000010L
#define PCIE_ACS_CAP__DIRECT_TRANSLATED_P2P_MASK__CI__VI 0x00000040L
#define PCIE_ACS_CAP__EGRESS_CONTROL_VECTOR_SIZE_MASK__CI__VI 0x0000ff00L
#define PCIE_ACS_CAP__P2P_COMPLETION_REDIRECT_MASK__CI__VI 0x00000008L
#define PCIE_ACS_CAP__P2P_EGRESS_CONTROL_MASK__CI__VI   0x00000020L
#define PCIE_ACS_CAP__P2P_REQUEST_REDIRECT_MASK__CI__VI 0x00000004L
#define PCIE_ACS_CAP__SOURCE_VALIDATION_MASK__CI__VI    0x00000001L
#define PCIE_ACS_CAP__TRANSLATION_BLOCKING_MASK__CI__VI 0x00000002L
#define PCIE_ACS_CAP__UPSTREAM_FORWARDING_MASK__CI__VI  0x00000010L
#define PCIE_ACS_CNTL__DIRECT_TRANSLATED_P2P_EN_MASK__CI__VI 0x00000040L
#define PCIE_ACS_CNTL__P2P_COMPLETION_REDIRECT_EN_MASK__CI__VI 0x00000008L
#define PCIE_ACS_CNTL__P2P_EGRESS_CONTROL_EN_MASK__CI__VI 0x00000020L
#define PCIE_ACS_CNTL__P2P_REQUEST_REDIRECT_EN_MASK__CI__VI 0x00000004L
#define PCIE_ACS_CNTL__SOURCE_VALIDATION_EN_MASK__CI__VI 0x00000001L
#define PCIE_ACS_CNTL__TRANSLATION_BLOCKING_EN_MASK__CI__VI 0x00000002L
#define PCIE_ACS_CNTL__UPSTREAM_FORWARDING_EN_MASK__CI__VI 0x00000010L
#define PCIE_ACS_ENH_CAP_LIST__CAP_ID_MASK__CI__VI      0x0000ffffL
#define PCIE_ACS_ENH_CAP_LIST__CAP_VER_MASK__CI__VI     0x000f0000L
#define PCIE_ACS_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI    0xfff00000L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_CAP_MASK      0x00000080L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_EN_MASK       0x00000100L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_CAP_MASK        0x00000020L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_EN_MASK         0x00000040L
#define PCIE_ADV_ERR_CAP_CNTL__FIRST_ERR_PTR_MASK       0x0000001fL
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_CAP_MASK__CI__VI 0x00000200L
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_EN_MASK__CI__VI 0x00000400L
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT_MASK__CI 0x00008000L
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_ID_MASK      0x0000ffffL
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_VER_MASK     0x000f0000L
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__NEXT_PTR_MASK    0xfff00000L
#define PCIE_ATS_CAP__INVALIDATE_Q_DEPTH_MASK__CI__VI   0x0000001fL
#define PCIE_ATS_CAP__PAGE_ALIGNED_REQUEST_MASK__CI__VI 0x00000020L
#define PCIE_ATS_CNTL__ATC_ENABLE_MASK__CI__VI          0x00008000L
#define PCIE_ATS_CNTL__STU_MASK__CI__VI                 0x0000001fL
#define PCIE_ATS_ENH_CAP_LIST__CAP_ID_MASK__CI__VI      0x0000ffffL
#define PCIE_ATS_ENH_CAP_LIST__CAP_VER_MASK__CI__VI     0x000f0000L
#define PCIE_ATS_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI    0xfff00000L
#define PCIE_BAR1_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR1_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR1_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR1_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR2_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR2_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR2_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR2_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR3_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR3_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR3_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR3_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR4_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR4_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR4_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR4_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR5_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR5_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR5_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR5_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR6_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI  0x00fffff0L
#define PCIE_BAR6_CNTL__BAR_INDEX_MASK__CI__VI          0x00000007L
#define PCIE_BAR6_CNTL__BAR_SIZE_MASK__CI__VI           0x00001f00L
#define PCIE_BAR6_CNTL__BAR_TOTAL_NUM_MASK__CI__VI      0x000000e0L
#define PCIE_BAR_ENH_CAP_LIST__CAP_ID_MASK__CI__VI      0x0000ffffL
#define PCIE_BAR_ENH_CAP_LIST__CAP_VER_MASK__CI__VI     0x000f0000L
#define PCIE_BAR_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI    0xfff00000L
#define PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS_MASK           0x00000080L
#define PCIE_BUS_CNTL__PMI_INT_DIS_MASK                 0x00000040L
#define PCIE_BUS_CNTL__TRUE_PM_STATUS_EN_MASK__CI__VI   0x00001000L
#define PCIE_CAP_LIST__CAP_ID_MASK                      0x000000ffL
#define PCIE_CAP_LIST__NEXT_PTR_MASK                    0x0000ff00L
#define PCIE_CAP__DEVICE_TYPE_MASK                      0x000000f0L
#define PCIE_CAP__INT_MESSAGE_NUM_MASK                  0x00003e00L
#define PCIE_CAP__SLOT_IMPLEMENTED_MASK                 0x00000100L
#define PCIE_CAP__VERSION_MASK                          0x0000000fL
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK__CI__VI 0x00000002L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK__SI 0x00000001L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG_MASK__CI__VI 0x00000004L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK__CI__VI 0x00000001L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK__SI 0x00000002L
#define PCIE_CI_CNTL__CI_MST_CMPL_DUMMY_DATA_MASK       0x00000010L
#define PCIE_CI_CNTL__CI_MST_IGNORE_PAGE_ALIGNED_REQUEST_MASK__CI__VI 0x00002000L
#define PCIE_CI_CNTL__CI_RC_ORDERING_DIS_MASK           0x00000200L
#define PCIE_CI_CNTL__CI_SLAVE_GEN_USR_DIS_MASK         0x00000008L
#define PCIE_CI_CNTL__CI_SLAVE_SPLIT_MODE_MASK          0x00000004L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_DIS_MASK         0x00000400L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_MODE_MASK        0x00000800L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_SOR_MASK__CI__VI 0x00001000L
#define PCIE_CI_CNTL__CI_SLV_ORDERING_DIS_MASK          0x00000100L
#define PCIE_CI_CNTL__CI_SLV_RC_RD_REQ_SIZE_MASK        0x000000c0L
#define PCIE_CNTL2__MST_MEM_LS_EN_MASK__CI__VI          0x00040000L
#define PCIE_CNTL2__MST_MEM_SD_EN_MASK__CI__VI          0x00400000L
#define PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK__CI__VI       0x00080000L
#define PCIE_CNTL2__REPLAY_MEM_SD_EN_MASK__CI__VI       0x00800000L
#define PCIE_CNTL2__RX_NP_MEM_WRITE_ENCODING_MASK__CI__VI 0x1f000000L
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_LS_EN_MASK__CI__VI 0x00020000L
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_SD_EN_MASK__CI__VI 0x00200000L
#define PCIE_CNTL2__SLV_MEM_LS_EN_MASK__CI__VI          0x00010000L
#define PCIE_CNTL2__SLV_MEM_SD_EN_MASK__CI__VI          0x00100000L
#define PCIE_CNTL2__TX_ARB_MST_LIMIT_MASK               0x000007c0L
#define PCIE_CNTL2__TX_ARB_ROUND_ROBIN_EN_MASK          0x00000001L
#define PCIE_CNTL2__TX_ARB_SLV_LIMIT_MASK               0x0000003eL
#define PCIE_CNTL__HWINIT_WR_LOCK_MASK                  0x00000001L
#define PCIE_CNTL__LC_HOT_PLUG_DELAY_SEL_MASK__CI__VI   0x0000000eL
#define PCIE_CNTL__PCIE_HT_NP_MEM_WRITE_MASK            0x00000200L
#define PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS_MASK__CI__VI 0x00000100L
#define PCIE_CNTL__RX_ATS_TRAN_CPL_SPLIT_DIS_MASK__CI__VI 0x00800000L
#define PCIE_CNTL__RX_CPL_POSTED_REQ_ORD_EN_MASK        0x80000000L
#define PCIE_CNTL__RX_IGNORE_LTR_MSG_UR_MASK__CI__VI    0x40000000L
#define PCIE_CNTL__RX_RCB_ATS_UC_DIS_MASK__CI__VI       0x00008000L
#define PCIE_CNTL__RX_RCB_CHANNEL_ORDERING_MASK__SI__CI 0x00100000L
#define PCIE_CNTL__RX_RCB_CPL_TIMEOUT_TEST_MODE_MASK    0x00080000L
#define PCIE_CNTL__RX_RCB_INVALID_SIZE_DIS_MASK         0x00020000L
#define PCIE_CNTL__RX_RCB_REORDER_EN_MASK               0x00010000L
#define PCIE_CNTL__RX_RCB_UNEXP_CPL_DIS_MASK            0x00040000L
#define PCIE_CNTL__RX_RCB_WRONG_ATTR_DIS_MASK           0x00200000L
#define PCIE_CNTL__RX_RCB_WRONG_FUNCNUM_DIS_MASK        0x00400000L
#define PCIE_CNTL__RX_SB_ADJ_PAYLOAD_SIZE_MASK          0x00001c00L
#define PCIE_CNTL__TX_CPL_DEBUG_MASK                    0x3f000000L
#define PCIE_CNTL__UR_ERR_REPORT_DIS_MASK               0x00000080L
#define PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE_MASK__CI__VI 0x06000000L
#define PCIE_CONFIG_CNTL__CI_MAX_PAYLOAD_SIZE_MODE_MASK__CI__VI 0x00010000L
#define PCIE_CONFIG_CNTL__CI_MAX_READ_REQUEST_SIZE_MODE_MASK__CI__VI 0x00100000L
#define PCIE_CONFIG_CNTL__CI_MAX_READ_SAFE_MODE_MASK__CI__VI 0x01000000L
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_PAYLOAD_SIZE_MASK__CI__VI 0x000e0000L
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_READ_REQUEST_SIZE_MASK__CI__VI 0x00e00000L
#define PCIE_CONFIG_CNTL__DYN_CLK_LATENCY_MASK          0x0000000fL
#define PCIE_CORR_ERR_MASK__ADVISORY_NONFATAL_ERR_MASK_MASK 0x00002000L
#define PCIE_CORR_ERR_MASK__BAD_DLLP_MASK_MASK          0x00000080L
#define PCIE_CORR_ERR_MASK__BAD_TLP_MASK_MASK           0x00000040L
#define PCIE_CORR_ERR_MASK__CORR_INT_ERR_MASK_MASK__CI__VI 0x00004000L
#define PCIE_CORR_ERR_MASK__HDR_LOG_OVFL_MASK_MASK__CI__VI 0x00008000L
#define PCIE_CORR_ERR_MASK__RCV_ERR_MASK_MASK           0x00000001L
#define PCIE_CORR_ERR_MASK__REPLAY_NUM_ROLLOVER_MASK_MASK 0x00000100L
#define PCIE_CORR_ERR_MASK__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x00001000L
#define PCIE_CORR_ERR_STATUS__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00002000L
#define PCIE_CORR_ERR_STATUS__BAD_DLLP_STATUS_MASK      0x00000080L
#define PCIE_CORR_ERR_STATUS__BAD_TLP_STATUS_MASK       0x00000040L
#define PCIE_CORR_ERR_STATUS__CORR_INT_ERR_STATUS_MASK__CI__VI 0x00004000L
#define PCIE_CORR_ERR_STATUS__HDR_LOG_OVFL_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_CORR_ERR_STATUS__RCV_ERR_STATUS_MASK       0x00000001L
#define PCIE_CORR_ERR_STATUS__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x00000100L
#define PCIE_CORR_ERR_STATUS__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x00001000L
#define PCIE_DATA_2__PCIE_DATA_MASK__CI__VI             0xffffffffL
#define PCIE_DATA__PCIE_DATA_MASK                       0xffffffffL
#define PCIE_DEBUG_CNTL__DEBUG_LANE_EN_MASK             0xffff0000L
#define PCIE_DEBUG_CNTL__DEBUG_PORT_EN_MASK             0x000000ffL
#define PCIE_DEBUG_CNTL__DEBUG_SELECT_MASK              0x00000100L
#define PCIE_DEV_SERIAL_NUM_DW1__SERIAL_NUMBER_LO_MASK  0xffffffffL
#define PCIE_DEV_SERIAL_NUM_DW2__SERIAL_NUMBER_HI_MASK  0xffffffffL
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_ID_MASK   0x0000ffffL
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_VER_MASK  0x000f0000L
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_DPA_CAP__PWR_ALLOC_SCALE_MASK__CI__VI      0x00003000L
#define PCIE_DPA_CAP__SUBSTATE_MAX_MASK__CI__VI         0x0000001fL
#define PCIE_DPA_CAP__TRANS_LAT_UNIT_MASK__CI__VI       0x00000300L
#define PCIE_DPA_CAP__TRANS_LAT_VAL_0_MASK__CI__VI      0x00ff0000L
#define PCIE_DPA_CAP__TRANS_LAT_VAL_1_MASK__CI__VI      0xff000000L
#define PCIE_DPA_CNTL__SUBSTATE_CNTL_MASK__CI__VI       0x0000001fL
#define PCIE_DPA_ENH_CAP_LIST__CAP_ID_MASK__CI__VI      0x0000ffffL
#define PCIE_DPA_ENH_CAP_LIST__CAP_VER_MASK__CI__VI     0x000f0000L
#define PCIE_DPA_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI    0xfff00000L
#define PCIE_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_STATUS__SUBSTATE_CNTL_ENABLED_MASK__CI__VI 0x00000100L
#define PCIE_DPA_STATUS__SUBSTATE_STATUS_MASK__CI__VI   0x0000001fL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED_MASK__CI__VI 0x00000800L
#define PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED_MASK__CI__VI 0x00001000L
#define PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED_MASK__CI__VI 0x00002000L
#define PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT_MASK__CI__VI 0x00000700L
#define PCIE_ERR_CNTL__CI_NP_SLV_BUF_RD_HALT_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_ERR_CNTL__CI_P_SLV_BUF_RD_HALT_STATUS_MASK__CI__VI 0x00004000L
#define PCIE_ERR_CNTL__CI_SLV_BUF_HALT_RESET_MASK__CI__VI 0x00010000L
#define PCIE_ERR_CNTL__ERR_REPORTING_DIS_MASK           0x00000001L
#define PCIE_ERR_CNTL__RX_DROP_ECRC_FAILURES_MASK__CI__VI 0x00000004L
#define PCIE_ERR_CNTL__RX_GENERATE_ECRC_ERR_MASK__CI__VI 0x00000080L
#define PCIE_ERR_CNTL__RX_GENERATE_LCRC_ERR_MASK__CI__VI 0x00000020L
#define PCIE_ERR_CNTL__STRAP_FIRST_RCVD_ERR_LOG_MASK__CI__VI 0x00000002L
#define PCIE_ERR_CNTL__TX_GENERATE_ECRC_ERR_MASK__CI__VI 0x00000040L
#define PCIE_ERR_CNTL__TX_GENERATE_LCRC_ERR_MASK__CI__VI 0x00000010L
#define PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE_MASK__CI__VI   0x00003000L
#define PCIE_F0_DPA_CAP__TRANS_LAT_UNIT_MASK__CI__VI    0x00000300L
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0_MASK__CI__VI   0x00ff0000L
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1_MASK__CI__VI   0xff000000L
#define PCIE_F0_DPA_CNTL__SUBSTATE_STATUS_MASK__CI__VI  0x0000001fL
#define PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_FC_CPL__CPLD_CREDITS_MASK                  0x000000ffL
#define PCIE_FC_CPL__CPLH_CREDITS_MASK                  0x0000ff00L
#define PCIE_FC_NP__NPD_CREDITS_MASK                    0x000000ffL
#define PCIE_FC_NP__NPH_CREDITS_MASK                    0x0000ff00L
#define PCIE_FC_P__PD_CREDITS_MASK                      0x000000ffL
#define PCIE_FC_P__PH_CREDITS_MASK                      0x0000ff00L
#define PCIE_HDR_LOG0__TLP_HDR_MASK                     0xffffffffL
#define PCIE_HDR_LOG1__TLP_HDR_MASK                     0xffffffffL
#define PCIE_HDR_LOG2__TLP_HDR_MASK                     0xffffffffL
#define PCIE_HDR_LOG3__TLP_HDR_MASK                     0xffffffffL
#define PCIE_HW_DEBUG__HW_00_DEBUG_MASK                 0x00000001L
#define PCIE_HW_DEBUG__HW_01_DEBUG_MASK                 0x00000002L
#define PCIE_HW_DEBUG__HW_02_DEBUG_MASK                 0x00000004L
#define PCIE_HW_DEBUG__HW_03_DEBUG_MASK                 0x00000008L
#define PCIE_HW_DEBUG__HW_04_DEBUG_MASK                 0x00000010L
#define PCIE_HW_DEBUG__HW_05_DEBUG_MASK                 0x00000020L
#define PCIE_HW_DEBUG__HW_06_DEBUG_MASK                 0x00000040L
#define PCIE_HW_DEBUG__HW_07_DEBUG_MASK                 0x00000080L
#define PCIE_HW_DEBUG__HW_08_DEBUG_MASK                 0x00000100L
#define PCIE_HW_DEBUG__HW_09_DEBUG_MASK                 0x00000200L
#define PCIE_HW_DEBUG__HW_10_DEBUG_MASK                 0x00000400L
#define PCIE_HW_DEBUG__HW_11_DEBUG_MASK                 0x00000800L
#define PCIE_HW_DEBUG__HW_12_DEBUG_MASK                 0x00001000L
#define PCIE_HW_DEBUG__HW_13_DEBUG_MASK                 0x00002000L
#define PCIE_HW_DEBUG__HW_14_DEBUG_MASK                 0x00004000L
#define PCIE_HW_DEBUG__HW_15_DEBUG_MASK                 0x00008000L
#define PCIE_I2C_REG_ADDR_EXPAND__I2C_REG_ADDR_MASK     0x0001ffffL
#define PCIE_I2C_REG_DATA__I2C_REG_DATA_MASK            0xffffffffL
#define PCIE_INDEX_2__PCIE_INDEX_MASK__CI__VI           0xffffffffL
#define PCIE_INDEX__PCIE_INDEX_MASK__CI__VI             0xffffffffL
#define PCIE_INDEX__PCIE_INDEX_MASK__SI                 0x000000ffL
#define PCIE_INT_CNTL__CORR_ERR_INT_EN_MASK             0x00000001L
#define PCIE_INT_CNTL__FATAL_ERR_INT_EN_MASK            0x00000004L
#define PCIE_INT_CNTL__LINK_BW_INT_EN_MASK              0x00000080L
#define PCIE_INT_CNTL__MISC_ERR_INT_EN_MASK             0x00000010L
#define PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN_MASK        0x00000002L
#define PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN_MASK      0x00000040L
#define PCIE_INT_CNTL__QUIESCE_RCVD_INT_EN_MASK__CI__VI 0x00000100L
#define PCIE_INT_CNTL__USR_DETECTED_INT_EN_MASK         0x00000008L
#define PCIE_INT_STATUS__CORR_ERR_INT_STATUS_MASK       0x00000001L
#define PCIE_INT_STATUS__FATAL_ERR_INT_STATUS_MASK      0x00000004L
#define PCIE_INT_STATUS__LINK_BW_INT_STATUS_MASK        0x00000080L
#define PCIE_INT_STATUS__MISC_ERR_INT_STATUS_MASK       0x00000010L
#define PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS_MASK  0x00000002L
#define PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS_MASK 0x00000040L
#define PCIE_INT_STATUS__QUIESCE_RCVD_INT_STATUS_MASK__CI__VI 0x00000100L
#define PCIE_INT_STATUS__USR_DETECTED_INT_STATUS_MASK   0x00000008L
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_0_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_10_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_11_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_12_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_13_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_14_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_15_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_1_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_3_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_4_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_5_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_6_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_7_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_8_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_9_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_ERROR_STATUS__LANE_ERROR_STATUS_BITS_MASK__CI__VI 0x0000ffffL
#define PCIE_LANE_ERROR_STATUS__RESERVED_MASK__CI__VI   0xffff0000L
#define PCIE_LC_BW_CHANGE_CNTL__LC_BW_CHANGE_INT_EN_MASK 0x00000001L
#define PCIE_LC_BW_CHANGE_CNTL__LC_FAILED_SPEED_NEG_MASK 0x00000020L
#define PCIE_LC_BW_CHANGE_CNTL__LC_HW_INIT_SPEED_CHANGE_MASK 0x00000002L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LINK_BW_NOTIFICATION_DETECT_MODE_MASK 0x00000400L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LONG_LW_CHANGE_MASK  0x00000040L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_FAILED_MASK 0x00000200L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_OTHER_MASK 0x00000100L
#define PCIE_LC_BW_CHANGE_CNTL__LC_OTHER_INIT_SPEED_CHANGE_MASK 0x00000008L
#define PCIE_LC_BW_CHANGE_CNTL__LC_RELIABILITY_SPEED_CHANGE_MASK 0x00000010L
#define PCIE_LC_BW_CHANGE_CNTL__LC_SHORT_LW_CHANGE_MASK 0x00000080L
#define PCIE_LC_BW_CHANGE_CNTL__LC_SW_INIT_SPEED_CHANGE_MASK 0x00000004L
#define PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE_MASK          0x03000000L
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF_MASK          0x00000fffL
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS_MASK         0x00fff000L
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK         0x00020000L
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK        0x00040000L
#define PCIE_LC_CNTL2__LC_ASSERT_INACTIVE_DURING_HOLD_MASK 0x00400000L
#define PCIE_LC_CNTL2__LC_BLOCK_EL_IDLE_IN_L0_MASK      0x00100000L
#define PCIE_LC_CNTL2__LC_DEASSERT_RX_EN_IN_L0S_MASK    0x00080000L
#define PCIE_LC_CNTL2__LC_DISABLE_INFERRED_ELEC_IDLE_DET_MASK 0x00010000L
#define PCIE_LC_CNTL2__LC_DISABLE_LOST_SYM_LOCK_ARCS_MASK 0x04000000L
#define PCIE_LC_CNTL2__LC_ELEC_IDLE_MODE_MASK           0x0000c000L
#define PCIE_LC_CNTL2__LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI_MASK 0x80000000L
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_MASK            0x00000800L
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_RESTART_EN_MASK 0x00001000L
#define PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS_MASK 0x08000000L
#define PCIE_LC_CNTL2__LC_LINK_UP_REVERSAL_EN_MASK      0x00000400L
#define PCIE_LC_CNTL2__LC_LOOK_FOR_BW_REDUCTION_MASK    0x00000080L
#define PCIE_LC_CNTL2__LC_MORE_TS2_EN_MASK              0x00000100L
#define PCIE_LC_CNTL2__LC_PMI_L1_WAIT_FOR_SLV_IDLE_MASK__CI__VI 0x10000000L
#define PCIE_LC_CNTL2__LC_PWR_DOWN_NEG_OFF_LANES_MASK   0x02000000L
#define PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK    0x00200000L
#define PCIE_LC_CNTL2__LC_STATE_TIMED_OUT_MASK          0x00000040L
#define PCIE_LC_CNTL2__LC_TEST_TIMER_SEL_MASK           0x60000000L
#define PCIE_LC_CNTL2__LC_TIMED_OUT_STATE_MASK          0x0000003fL
#define PCIE_LC_CNTL2__LC_WAIT_FOR_LANES_IN_LW_NEG_MASK 0x01800000L
#define PCIE_LC_CNTL2__LC_WAIT_FOR_OTHER_LANES_MODE_MASK 0x00002000L
#define PCIE_LC_CNTL2__LC_X12_NEGOTIATION_DIS_MASK      0x00000200L
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_EN_MASK__CI__VI 0x00040000L
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL_MASK__CI__VI 0x00180000L
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__CI__VI 0x000000c0L
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED_MASK__CI__VI 0x00000100L
#define PCIE_LC_CNTL3__LC_CHIP_BIF_USB_IDLE_EN_MASK__CI__VI 0x00010000L
#define PCIE_LC_CNTL3__LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT_MASK__CI__VI 0x00000200L
#define PCIE_LC_CNTL3__LC_COMP_TO_DETECT_MASK           0x00000010L
#define PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK__CI__VI 0x00800000L
#define PCIE_LC_CNTL3__LC_EHP_RX_PHY_CMD_MASK__CI__VI   0x00003000L
#define PCIE_LC_CNTL3__LC_EHP_TX_PHY_CMD_MASK__CI__VI   0x0000c000L
#define PCIE_LC_CNTL3__LC_ENHANCED_HOT_PLUG_EN_MASK__CI__VI 0x00000400L
#define PCIE_LC_CNTL3__LC_FAST_L1_ENTRY_EXIT_EN_MASK__CI__VI 0x00200000L
#define PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK__CI__VI   0x40000000L
#define PCIE_LC_CNTL3__LC_HW_VOLTAGE_IF_CONTROL_MASK__CI__VI 0x03000000L
#define PCIE_LC_CNTL3__LC_L1_BLOCK_RECONFIG_EN_MASK__CI__VI 0x00020000L
#define PCIE_LC_CNTL3__LC_N_EIE_SEL_MASK__CI__VI        0x80000000L
#define PCIE_LC_CNTL3__LC_RCVD_DEEMPHASIS_MASK          0x00000008L
#define PCIE_LC_CNTL3__LC_RCVR_DET_EN_OVERRIDE_MASK__CI__VI 0x00000800L
#define PCIE_LC_CNTL3__LC_RESET_TSX_CNT_IN_RLOCK_EN_MASK 0x00000020L
#define PCIE_LC_CNTL3__LC_RXPHYCMD_INACTIVE_EN_MODE_MASK__CI__VI 0x00400000L
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_CNTL_MASK   0x00000006L
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_MASK        0x00000001L
#define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL_MASK__CI__VI 0x3c000000L
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_MASK__CI__VI        0x00000010L
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_REQ_PHASE_MASK__CI__VI 0x00010000L
#define PCIE_LC_CNTL4__LC_EQ_SEARCH_MODE_MASK__CI__VI   0x00000300L
#define PCIE_LC_CNTL4__LC_EQ_WAIT_FOR_EVAL_DONE_MASK__CI__VI 0x01000000L
#define PCIE_LC_CNTL4__LC_EXTEND_EIEOS_MASK__CI__VI     0x00000040L
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_IN_EQ_REQ_PHASE_MASK__CI__VI 0x00020000L
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_VALUE_MASK__CI__VI 0x003c0000L
#define PCIE_LC_CNTL4__LC_IGNORE_PARITY_MASK__CI__VI    0x00000080L
#define PCIE_LC_CNTL4__LC_PCIE_TX_FULL_SWING_MASK__CI__VI 0x00800000L
#define PCIE_LC_CNTL4__LC_QUIESCE_RCVD_MASK__CI__VI     0x00004000L
#define PCIE_LC_CNTL4__LC_REDO_EQ_MASK__CI__VI          0x00000020L
#define PCIE_LC_CNTL4__LC_SET_QUIESCE_MASK__CI__VI      0x00002000L
#define PCIE_LC_CNTL4__LC_TX_ENABLE_BEHAVIOUR_MASK__CI__VI 0x00000003L
#define PCIE_LC_CNTL4__LC_UNEXPECTED_COEFFS_RCVD_MASK__CI__VI 0x00008000L
#define PCIE_LC_CNTL4__LC_USC_DELAY_DLLPS_MASK__CI__VI  0x00400000L
#define PCIE_LC_CNTL4__LC_USC_EQ_NOT_REQD_MASK__CI__VI  0x00000800L
#define PCIE_LC_CNTL4__LC_USC_GO_TO_EQ_MASK__CI__VI     0x00001000L
#define PCIE_LC_CNTL5__LC_EQ_FS_0_MASK__CI__VI          0x0000003fL
#define PCIE_LC_CNTL5__LC_EQ_FS_8_MASK__CI__VI          0x00000fc0L
#define PCIE_LC_CNTL5__LC_EQ_LF_0_MASK__CI__VI          0x0003f000L
#define PCIE_LC_CNTL5__LC_EQ_LF_8_MASK__CI__VI          0x00fc0000L
#define PCIE_LC_CNTL__LC_16X_CLEAR_TX_PIPE_MASK         0x000000f0L
#define PCIE_LC_CNTL__LC_ASPM_TO_L1_DIS_MASK            0x01000000L
#define PCIE_LC_CNTL__LC_DELAY_COUNT_MASK               0x06000000L
#define PCIE_LC_CNTL__LC_DELAY_L0S_EXIT_MASK            0x08000000L
#define PCIE_LC_CNTL__LC_DELAY_L1_EXIT_MASK             0x10000000L
#define PCIE_LC_CNTL__LC_DONT_ENTER_L23_IN_D0_MASK      0x00000002L
#define PCIE_LC_CNTL__LC_ESCAPE_L1L23_EN_MASK           0x40000000L
#define PCIE_LC_CNTL__LC_EXTEND_WAIT_FOR_EL_IDLE_MASK   0x20000000L
#define PCIE_LC_CNTL__LC_FACTOR_IN_EXT_SYNC_MASK        0x00100000L
#define PCIE_LC_CNTL__LC_GATE_RCVR_IDLE_MASK            0x80000000L
#define PCIE_LC_CNTL__LC_INC_N_FTS_EN_MASK              0x00020000L
#define PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK            0x00000f00L
#define PCIE_LC_CNTL__LC_L1_IMMEDIATE_ACK_MASK          0x00800000L
#define PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK             0x0000f000L
#define PCIE_LC_CNTL__LC_LOOK_FOR_IDLE_IN_L1L23_MASK    0x000c0000L
#define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK             0x00010000L
#define PCIE_LC_CNTL__LC_RESET_LINK_MASK                0x00000008L
#define PCIE_LC_CNTL__LC_RESET_L_IDLE_COUNT_EN_MASK     0x00000004L
#define PCIE_LC_CNTL__LC_WAIT_FOR_PM_ACK_DIS_MASK       0x00200000L
#define PCIE_LC_CNTL__LC_WAKE_FROM_L23_MASK             0x00400000L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF_MASK__CI__VI 0x00000001L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR_MASK__CI__VI 0x00001f80L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR_MASK__CI__VI 0x0007e000L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR_MASK__CI__VI 0x0000007eL
#define PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES_MASK      0x0000ffffL
#define PCIE_LC_LANE_CNTL__LC_LANE_DIS_MASK             0xffff0000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB_MASK 0x00010000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN_MASK__CI__VI 0x00080000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN_MASK__CI__VI 0x00040000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK__CI__VI 0x00600000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN_MASK__CI__VI 0x00800000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK 0x00020000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_MASK     0x00000007L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK  0x00000070L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE_MASK 0x00000080L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW_MASK   0x00000100L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN_MASK 0x00000400L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT_MASK 0x00000200L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN_MASK 0x00000800L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL_MASK 0x00008000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS_MASK 0x00004000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE_MASK__CI__VI 0x00100000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS_MASK 0x00002000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT_MASK 0x00001000L
#define PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK               0xff000000L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY_MASK 0x00000200L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT_MASK    0x00ff0000L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK          0x000000ffL
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK 0x00000100L
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK__CI__VI 0x00020000L
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK__SI 0x00400000L
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK__CI__VI 0x00400000L
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK__SI 0x02000000L
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK__CI__VI 0x04000000L
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK__SI 0x10000000L
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK__CI__VI 0x00010000L
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK__SI 0x00200000L
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK__CI__VI 0x00006000L
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK__SI 0x00000800L
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK__CI__VI 0x03000000L
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK__SI 0x08000000L
#define PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS_MASK__CI__VI 0x80000000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG_MASK__CI__VI 0x40000000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK__SI 0x00100000L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK__CI__VI 0x00000100L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK__SI 0x00000040L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK__CI__VI 0x00000040L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK__SI 0x00000010L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK__CI__VI 0x00000080L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK__SI 0x00000020L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK__CI__VI 0x00000020L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK__SI 0x00000008L
#define PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK       0x00000001L
#define PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK__CI__VI 0x00000002L
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK__CI__VI 0x00000200L
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK__SI 0x00000080L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK__CI__VI 0x10000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK__SI 0x40000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK__CI__VI 0x20000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK__SI 0x80000000L
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK__CI__VI 0x08000000L
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK__SI 0x20000000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK__CI__VI 0x00040000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK__SI 0x00800000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3_MASK__CI__VI 0x00100000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK__CI__VI 0x00080000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK__SI 0x01000000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3_MASK__CI__VI 0x00200000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__CI__VI 0x00000c00L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__SI 0x00000300L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK__CI__VI 0x00001000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK__SI 0x00000400L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK__CI__VI 0x00800000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK__SI 0x04000000L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK__CI__VI 0x00000004L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK__SI 0x00000002L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK__CI__VI 0x00000018L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK__SI 0x00000004L
#define PCIE_LC_STATE0__LC_CURRENT_STATE_MASK           0x0000003fL
#define PCIE_LC_STATE0__LC_PREV_STATE1_MASK             0x00003f00L
#define PCIE_LC_STATE0__LC_PREV_STATE2_MASK             0x003f0000L
#define PCIE_LC_STATE0__LC_PREV_STATE3_MASK             0x3f000000L
#define PCIE_LC_STATE10__LC_PREV_STATE40_MASK           0x0000003fL
#define PCIE_LC_STATE10__LC_PREV_STATE41_MASK           0x00003f00L
#define PCIE_LC_STATE10__LC_PREV_STATE42_MASK           0x003f0000L
#define PCIE_LC_STATE10__LC_PREV_STATE43_MASK           0x3f000000L
#define PCIE_LC_STATE11__LC_PREV_STATE44_MASK           0x0000003fL
#define PCIE_LC_STATE11__LC_PREV_STATE45_MASK           0x00003f00L
#define PCIE_LC_STATE11__LC_PREV_STATE46_MASK           0x003f0000L
#define PCIE_LC_STATE11__LC_PREV_STATE47_MASK           0x3f000000L
#define PCIE_LC_STATE1__LC_PREV_STATE4_MASK             0x0000003fL
#define PCIE_LC_STATE1__LC_PREV_STATE5_MASK             0x00003f00L
#define PCIE_LC_STATE1__LC_PREV_STATE6_MASK             0x003f0000L
#define PCIE_LC_STATE1__LC_PREV_STATE7_MASK             0x3f000000L
#define PCIE_LC_STATE2__LC_PREV_STATE10_MASK            0x003f0000L
#define PCIE_LC_STATE2__LC_PREV_STATE11_MASK            0x3f000000L
#define PCIE_LC_STATE2__LC_PREV_STATE8_MASK             0x0000003fL
#define PCIE_LC_STATE2__LC_PREV_STATE9_MASK             0x00003f00L
#define PCIE_LC_STATE3__LC_PREV_STATE12_MASK            0x0000003fL
#define PCIE_LC_STATE3__LC_PREV_STATE13_MASK            0x00003f00L
#define PCIE_LC_STATE3__LC_PREV_STATE14_MASK            0x003f0000L
#define PCIE_LC_STATE3__LC_PREV_STATE15_MASK            0x3f000000L
#define PCIE_LC_STATE4__LC_PREV_STATE16_MASK            0x0000003fL
#define PCIE_LC_STATE4__LC_PREV_STATE17_MASK            0x00003f00L
#define PCIE_LC_STATE4__LC_PREV_STATE18_MASK            0x003f0000L
#define PCIE_LC_STATE4__LC_PREV_STATE19_MASK            0x3f000000L
#define PCIE_LC_STATE5__LC_PREV_STATE20_MASK            0x0000003fL
#define PCIE_LC_STATE5__LC_PREV_STATE21_MASK            0x00003f00L
#define PCIE_LC_STATE5__LC_PREV_STATE22_MASK            0x003f0000L
#define PCIE_LC_STATE5__LC_PREV_STATE23_MASK            0x3f000000L
#define PCIE_LC_STATE6__LC_PREV_STATE24_MASK            0x0000003fL
#define PCIE_LC_STATE6__LC_PREV_STATE25_MASK            0x00003f00L
#define PCIE_LC_STATE6__LC_PREV_STATE26_MASK            0x003f0000L
#define PCIE_LC_STATE6__LC_PREV_STATE27_MASK            0x3f000000L
#define PCIE_LC_STATE7__LC_PREV_STATE28_MASK            0x0000003fL
#define PCIE_LC_STATE7__LC_PREV_STATE29_MASK            0x00003f00L
#define PCIE_LC_STATE7__LC_PREV_STATE30_MASK            0x003f0000L
#define PCIE_LC_STATE7__LC_PREV_STATE31_MASK            0x3f000000L
#define PCIE_LC_STATE8__LC_PREV_STATE32_MASK            0x0000003fL
#define PCIE_LC_STATE8__LC_PREV_STATE33_MASK            0x00003f00L
#define PCIE_LC_STATE8__LC_PREV_STATE34_MASK            0x003f0000L
#define PCIE_LC_STATE8__LC_PREV_STATE35_MASK            0x3f000000L
#define PCIE_LC_STATE9__LC_PREV_STATE36_MASK            0x0000003fL
#define PCIE_LC_STATE9__LC_PREV_STATE37_MASK            0x00003f00L
#define PCIE_LC_STATE9__LC_PREV_STATE38_MASK            0x003f0000L
#define PCIE_LC_STATE9__LC_PREV_STATE39_MASK            0x3f000000L
#define PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH_MASK    0x000000e0L
#define PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK   0x0000001cL
#define PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK           0x00000001L
#define PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK           0x00000002L
#define PCIE_LC_STATUS2__LC_TOTAL_INACTIVE_LANES_MASK   0x0000ffffL
#define PCIE_LC_STATUS2__LC_TURN_ON_LANE_MASK           0xffff0000L
#define PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL_MASK__CI__VI 0x10000000L
#define PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL_MASK 0x00c00000L
#define PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF_MASK 0x00020000L
#define PCIE_LC_TRAINING_CNTL__LC_COMPLIANCE_RECEIVE_MASK 0x00000010L
#define PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK__CI__VI 0x00002000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED_MASK 0x01000000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK 0x02000000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED_MASK 0x00000800L
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP_MASK 0x00010000L
#define PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN_MASK__CI__VI 0x00080000L
#define PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN_MASK 0x00001000L
#define PCIE_LC_TRAINING_CNTL__LC_L0S_L1_TRAINING_CNTL_EN_MASK 0x00000040L
#define PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN_MASK 0x00000080L
#define PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW_MASK__CI__VI 0x00100000L
#define PCIE_LC_TRAINING_CNTL__LC_LOOK_FOR_MORE_NON_MATCHING_TS1_MASK 0x00000020L
#define PCIE_LC_TRAINING_CNTL__LC_POWER_STATE_MASK      0x00000700L
#define PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER_MASK 0x04000000L
#define PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT_MASK__CI__VI 0x08000000L
#define PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN_MASK 0x00200000L
#define PCIE_LC_TRAINING_CNTL__LC_TRAINING_CNTL_MASK    0x0000000fL
#define PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF_MASK 0x00040000L
#define PCIE_LINK_CNTL3__LINK_EQUALIZATION_REQ_INT_EN_MASK__CI__VI 0x00000002L
#define PCIE_LINK_CNTL3__PERFORM_EQUALIZATION_MASK__CI__VI 0x00000001L
#define PCIE_LINK_CNTL3__RESERVED_MASK__CI__VI          0xfffffffcL
#define PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK__CI__VI 0xffffffffL
#define PCIE_OUTSTAND_PAGE_REQ_CAPACITY__OUTSTAND_PAGE_REQ_CAPACITY_MASK__CI__VI 0xffffffffL
#define PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK__CI__VI     0x00000001L
#define PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK__CI__VI      0x00000002L
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_PAGE_REQ_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_PAGE_REQ_STATUS__RESPONSE_FAILURE_MASK__CI__VI 0x00000001L
#define PCIE_PAGE_REQ_STATUS__STOPPED_MASK__CI__VI      0x00000100L
#define PCIE_PAGE_REQ_STATUS__UNEXPECTED_PAGE_REQ_GRP_INDEX_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CAP__MAX_PASID_WIDTH_MASK__CI__VI    0x00001f00L
#define PCIE_PASID_CAP__PASID_EXE_PERMISSION_SUPPORTED_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CAP__PASID_PRIV_MODE_SUPPORTED_MASK__CI__VI 0x00000004L
#define PCIE_PASID_CNTL__PASID_ENABLE_MASK__CI__VI      0x00000001L
#define PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK__CI__VI 0x00000004L
#define PCIE_PASID_ENH_CAP_LIST__CAP_ID_MASK__CI__VI    0x0000ffffL
#define PCIE_PASID_ENH_CAP_LIST__CAP_VER_MASK__CI__VI   0x000f0000L
#define PCIE_PASID_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI  0xfff00000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_C_CLK_MASK 0x00000f00L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_R_CLK_MASK 0x000000f0L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_NS_C_CLK_MASK 0x00f00000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_R_CLK_MASK 0x0000f000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_S_C_CLK_MASK 0x000f0000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK2_MASK 0x0f000000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK_MASK 0x0000000fL
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_C_CLK_MASK 0x00000f00L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_R_CLK_MASK 0x000000f0L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_NS_C_CLK_MASK 0x00f00000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_R_CLK_MASK 0x0000f000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_S_C_CLK_MASK 0x000f0000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK2_MASK 0x0f000000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK_MASK 0x0000000fL
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER0_UPPER_MASK   0x00ff0000L
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER1_UPPER_MASK   0xff000000L
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT0_SEL_MASK       0x000000ffL
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT1_SEL_MASK       0x0000ff00L
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER0_UPPER_MASK   0x00ff0000L
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER1_UPPER_MASK   0xff000000L
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT0_SEL_MASK       0x000000ffL
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT1_SEL_MASK       0x0000ff00L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT0_SEL_MASK    0x000000ffL
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT1_SEL_MASK    0x0000ff00L
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER0_UPPER_MASK   0x00ff0000L
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER1_UPPER_MASK   0xff000000L
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT0_SEL_MASK       0x000000ffL
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT1_SEL_MASK       0x0000ff00L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT0_SEL_MASK     0x000000ffL
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT1_SEL_MASK     0x0000ff00L
#define PCIE_PERF_CNTL_TXCLK2__COUNTER0_UPPER_MASK      0x00ff0000L
#define PCIE_PERF_CNTL_TXCLK2__COUNTER1_UPPER_MASK      0xff000000L
#define PCIE_PERF_CNTL_TXCLK2__EVENT0_SEL_MASK          0x000000ffL
#define PCIE_PERF_CNTL_TXCLK2__EVENT1_SEL_MASK          0x0000ff00L
#define PCIE_PERF_CNTL_TXCLK__COUNTER0_UPPER_MASK       0x00ff0000L
#define PCIE_PERF_CNTL_TXCLK__COUNTER1_UPPER_MASK       0xff000000L
#define PCIE_PERF_CNTL_TXCLK__EVENT0_SEL_MASK           0x000000ffL
#define PCIE_PERF_CNTL_TXCLK__EVENT1_SEL_MASK           0x0000ff00L
#define PCIE_PERF_COUNT0_MST_C_CLK__COUNTER0_MASK       0xffffffffL
#define PCIE_PERF_COUNT0_MST_R_CLK__COUNTER0_MASK       0xffffffffL
#define PCIE_PERF_COUNT0_SLV_NS_C_CLK__COUNTER0_MASK    0xffffffffL
#define PCIE_PERF_COUNT0_SLV_R_CLK__COUNTER0_MASK       0xffffffffL
#define PCIE_PERF_COUNT0_SLV_S_C_CLK__COUNTER0_MASK     0xffffffffL
#define PCIE_PERF_COUNT0_TXCLK2__COUNTER0_MASK          0xffffffffL
#define PCIE_PERF_COUNT0_TXCLK__COUNTER0_MASK           0xffffffffL
#define PCIE_PERF_COUNT1_MST_C_CLK__COUNTER1_MASK       0xffffffffL
#define PCIE_PERF_COUNT1_MST_R_CLK__COUNTER1_MASK       0xffffffffL
#define PCIE_PERF_COUNT1_SLV_NS_C_CLK__COUNTER1_MASK    0xffffffffL
#define PCIE_PERF_COUNT1_SLV_R_CLK__COUNTER1_MASK       0xffffffffL
#define PCIE_PERF_COUNT1_SLV_S_C_CLK__COUNTER1_MASK     0xffffffffL
#define PCIE_PERF_COUNT1_TXCLK2__COUNTER1_MASK          0xffffffffL
#define PCIE_PERF_COUNT1_TXCLK__COUNTER1_MASK           0xffffffffL
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_EN_MASK      0x00000001L
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_RESET_MASK   0x00000004L
#define PCIE_PERF_COUNT_CNTL__GLOBAL_SHADOW_WR_MASK     0x00000002L
#define PCIE_PORT_DATA__PCIE_DATA_MASK__SI              0xffffffffL
#define PCIE_PORT_INDEX__PCIE_INDEX_MASK__SI            0x000000ffL
#define PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT_MASK        0x00000007L
#define PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x00000070L
#define PCIE_PORT_VC_CAP_REG1__PORT_ARB_TABLE_ENTRY_SIZE_MASK 0x00000c00L
#define PCIE_PORT_VC_CAP_REG1__REF_CLK_MASK             0x00000300L
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_CAP_MASK          0x000000ffL
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_PORT_VC_CNTL__LOAD_VC_ARB_TABLE_MASK       0x00000001L
#define PCIE_PORT_VC_CNTL__VC_ARB_SELECT_MASK           0x0000000eL
#define PCIE_PORT_VC_STATUS__VC_ARB_TABLE_STATUS_MASK   0x00000001L
#define PCIE_PRBS_CLR__PRBS_CHECKER_DEBUG_BUS_SELECT_MASK 0x000f0000L
#define PCIE_PRBS_CLR__PRBS_CLR_MASK                    0x0000ffffL
#define PCIE_PRBS_ERRCNT_0__PRBS_ERRCNT_0_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_10__PRBS_ERRCNT_10_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_11__PRBS_ERRCNT_11_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_12__PRBS_ERRCNT_12_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_13__PRBS_ERRCNT_13_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_14__PRBS_ERRCNT_14_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_15__PRBS_ERRCNT_15_MASK        0xffffffffL
#define PCIE_PRBS_ERRCNT_1__PRBS_ERRCNT_1_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_2__PRBS_ERRCNT_2_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_3__PRBS_ERRCNT_3_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_4__PRBS_ERRCNT_4_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_5__PRBS_ERRCNT_5_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_6__PRBS_ERRCNT_6_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_7__PRBS_ERRCNT_7_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_8__PRBS_ERRCNT_8_MASK          0xffffffffL
#define PCIE_PRBS_ERRCNT_9__PRBS_ERRCNT_9_MASK          0xffffffffL
#define PCIE_PRBS_FREERUN__PRBS_FREERUN_MASK            0x0000ffffL
#define PCIE_PRBS_HI_BITCNT__PRBS_HI_BITCNT_MASK        0x000000ffL
#define PCIE_PRBS_LO_BITCNT__PRBS_LO_BITCNT_MASK        0xffffffffL
#define PCIE_PRBS_MISC__PRBS_CHK_ERR_MASK_MASK          0xffff0000L
#define PCIE_PRBS_MISC__PRBS_DATA_RATE_MASK__CI__VI     0x0000c000L
#define PCIE_PRBS_MISC__PRBS_EN_MASK                    0x00000001L
#define PCIE_PRBS_STATUS1__PRBS_ERRSTAT_MASK            0x0000ffffL
#define PCIE_PRBS_STATUS1__PRBS_LOCKED_MASK             0xffff0000L
#define PCIE_PRBS_STATUS2__PRBS_BITCNT_DONE_MASK        0x0000ffffL
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_PATTERN_MASK__CI__VI 0x3fffffffL
#define PCIE_PWR_BUDGET_CAP__SYSTEM_ALLOCATED_MASK__CI__VI 0x00000001L
#define PCIE_PWR_BUDGET_DATA_SELECT__DATA_SELECT_MASK__CI__VI 0x000000ffL
#define PCIE_PWR_BUDGET_DATA__BASE_POWER_MASK__CI__VI   0x000000ffL
#define PCIE_PWR_BUDGET_DATA__DATA_SCALE_MASK__CI__VI   0x00000300L
#define PCIE_PWR_BUDGET_DATA__PM_STATE_MASK__CI__VI     0x00006000L
#define PCIE_PWR_BUDGET_DATA__PM_SUB_STATE_MASK__CI__VI 0x00001c00L
#define PCIE_PWR_BUDGET_DATA__POWER_RAIL_MASK__CI__VI   0x001c0000L
#define PCIE_PWR_BUDGET_DATA__TYPE_MASK__CI__VI         0x00038000L
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_P_BUF_STATUS__P_OVERFLOW_ERR_MASK__CI__VI  0x0000ffffL
#define PCIE_P_BUF_STATUS__P_UNDERFLOW_ERR_MASK__CI__VI 0xffff0000L
#define PCIE_P_CNTL__DLP_IGNORE_IN_L1_EN_MASK__CI__VI   0x00010000L
#define PCIE_P_CNTL__P_ALWAYS_USE_FAST_TXCLK_MASK       0x00002000L
#define PCIE_P_CNTL__P_BLK_LOCK_MODE_MASK__CI__VI       0x00001000L
#define PCIE_P_CNTL__P_ELASTDESKEW_HW_DEBUG_MASK__CI__VI 0x00000008L
#define PCIE_P_CNTL__P_ELEC_IDLE_MODE_MASK              0x0000c000L
#define PCIE_P_CNTL__P_IGNORE_CRC_ERR_MASK__CI__VI      0x00000010L
#define PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK__CI__VI      0x00000040L
#define PCIE_P_CNTL__P_IGNORE_IDL_ERR_MASK__CI__VI      0x00000080L
#define PCIE_P_CNTL__P_IGNORE_LEN_ERR_MASK__CI__VI      0x00000020L
#define PCIE_P_CNTL__P_IGNORE_TOK_ERR_MASK__CI__VI      0x00000100L
#define PCIE_P_CNTL__P_PWRDN_EN_MASK                    0x00000001L
#define PCIE_P_CNTL__P_SYMALIGN_HW_DEBUG_MASK__CI__VI   0x00000004L
#define PCIE_P_CNTL__P_SYMALIGN_MODE_MASK               0x00000002L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_MASK__CI__VI 0x0000ffffL
#define PCIE_P_MISC_STATUS__P_DESKEW_ERR_MASK__CI__VI   0x000000ffL
#define PCIE_P_MISC_STATUS__P_SYMUNLOCK_ERR_MASK__CI__VI 0xffff0000L
#define PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH_MASK    0x0000007eL
#define PCIE_P_PORT_LANE_STATUS__PORT_LANE_REVERSAL_MASK 0x00000001L
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MAX_MASK__CI__VI 0x0000ff00L
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MIN_MASK__CI__VI 0x000000ffL
#define PCIE_RESERVED__PCIE_RESERVED_MASK               0xffffffffL
#define PCIE_RX_CNTL2__RX_IGNORE_EP_ATSTRANSREQ_UR_MASK__CI__VI 0x00000008L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR_MASK__CI__VI 0x00000001L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVCPL_UR_MASK__CI__VI 0x00000020L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_PAGEREQMSG_UR_MASK__CI__VI 0x00000010L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMRD_UR_MASK__CI__VI 0x00000002L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMWR_UR_MASK__CI__VI 0x00000004L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVCPLPASID_UR_MASK__CI__VI 0x00000010L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVREQ_UR_MASK__CI__VI 0x00000008L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_PRGRESPMSG_UR_MASK__CI__VI 0x00000004L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMRDPASID_UR_MASK__CI__VI 0x00000001L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMWRPASID_UR_MASK__CI__VI 0x00000002L
#define PCIE_RX_CNTL__RX_FC_INIT_FROM_REG_MASK          0x00008000L
#define PCIE_RX_CNTL__RX_GEN_ONE_NAK_MASK               0x00004000L
#define PCIE_RX_CNTL__RX_IGNORE_AT_ERR_MASK__CI__VI     0x00001000L
#define PCIE_RX_CNTL__RX_IGNORE_BE_ERR_MASK             0x00000002L
#define PCIE_RX_CNTL__RX_IGNORE_CFG_ERR_MASK            0x00000010L
#define PCIE_RX_CNTL__RX_IGNORE_CFG_UR_MASK             0x00000400L
#define PCIE_RX_CNTL__RX_IGNORE_CPLPREFIX_ERR_MASK__CI__VI 0x00800000L
#define PCIE_RX_CNTL__RX_IGNORE_CPL_ERR_MASK            0x00000020L
#define PCIE_RX_CNTL__RX_IGNORE_CRC_ERR_MASK            0x00000008L
#define PCIE_RX_CNTL__RX_IGNORE_EP_ERR_MASK             0x00000040L
#define PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR_MASK__CI__VI 0x01000000L
#define PCIE_RX_CNTL__RX_IGNORE_IO_ERR_MASK             0x00000001L
#define PCIE_RX_CNTL__RX_IGNORE_IO_UR_MASK              0x00000800L
#define PCIE_RX_CNTL__RX_IGNORE_LEN_MISMATCH_ERR_MASK   0x00000080L
#define PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR_MASK__CI__VI 0x00400000L
#define PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR_MASK    0x00000100L
#define PCIE_RX_CNTL__RX_IGNORE_MSG_ERR_MASK            0x00000004L
#define PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR_MASK__CI__VI 0x02000000L
#define PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR_MASK__CI__VI 0x00200000L
#define PCIE_RX_CNTL__RX_IGNORE_TC_ERR_MASK             0x00000200L
#define PCIE_RX_CNTL__RX_NAK_IF_FIFO_FULL_MASK          0x00002000L
#define PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS_MASK      0x00100000L
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MASK           0x00070000L
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MODE_MASK      0x00080000L
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLH_MASK 0x00ff0000L
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPH_MASK 0x00ff0000L
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PH_MASK 0x00ff0000L
#define PCIE_RX_EXPECTED_SEQNUM__RX_EXPECTED_SEQNUM_MASK__CI__VI 0x00000fffL
#define PCIE_RX_LAST_TLP0__RX_LAST_TLP0_MASK            0xffffffffL
#define PCIE_RX_LAST_TLP1__RX_LAST_TLP1_MASK            0xffffffffL
#define PCIE_RX_LAST_TLP2__RX_LAST_TLP2_MASK            0xffffffffL
#define PCIE_RX_LAST_TLP3__RX_LAST_TLP3_MASK            0xffffffffL
#define PCIE_RX_NUM_NAK_GENERATED__RX_NUM_NAK_GENERATED_MASK__CI__VI 0xffffffffL
#define PCIE_RX_NUM_NAK__RX_NUM_NAK_MASK__CI__VI        0xffffffffL
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_DATA_MASK    0x00ffffffL
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_STATUS_MASK  0x01000000L
#define PCIE_SCRATCH__PCIE_SCRATCH_MASK                 0xffffffffL
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_SECONDARY_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_STRAP_F0__STRAP_F0_ACS_EN_MASK__CI__VI     0x00000040L
#define PCIE_STRAP_F0__STRAP_F0_AER_EN_MASK__CI__VI     0x00000020L
#define PCIE_STRAP_F0__STRAP_F0_ATS_EN_MASK__CI__VI     0x00000400L
#define PCIE_STRAP_F0__STRAP_F0_BAR_EN_MASK__CI__VI     0x00000080L
#define PCIE_STRAP_F0__STRAP_F0_DPA_EN_MASK__CI__VI     0x00000200L
#define PCIE_STRAP_F0__STRAP_F0_DSN_EN_MASK__CI__VI     0x00000010L
#define PCIE_STRAP_F0__STRAP_F0_EN_MASK__CI__VI         0x00000001L
#define PCIE_STRAP_F0__STRAP_F0_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK__CI          0x00002000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_EN_MASK__CI__VI     0x00000004L
#define PCIE_STRAP_F0__STRAP_F0_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F0__STRAP_F0_PASID_EN_MASK__CI__VI   0x00001000L
#define PCIE_STRAP_F0__STRAP_F0_PWR_EN_MASK__CI__VI     0x00000100L
#define PCIE_STRAP_F0__STRAP_F0_VC_EN_MASK__CI__VI      0x00000008L
#define PCIE_STRAP_F1__STRAP_F1_ACS_EN_MASK__CI__VI     0x00000040L
#define PCIE_STRAP_F1__STRAP_F1_AER_EN_MASK__CI__VI     0x00000020L
#define PCIE_STRAP_F1__STRAP_F1_ATS_EN_MASK__CI__VI     0x00000400L
#define PCIE_STRAP_F1__STRAP_F1_BAR_EN_MASK__CI__VI     0x00000080L
#define PCIE_STRAP_F1__STRAP_F1_DPA_EN_MASK__CI__VI     0x00000200L
#define PCIE_STRAP_F1__STRAP_F1_DSN_EN_MASK__CI__VI     0x00000010L
#define PCIE_STRAP_F1__STRAP_F1_EN_MASK__CI             0x00000001L
#define PCIE_STRAP_F1__STRAP_F1_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F1__STRAP_F1_MSI_EN_MASK__CI__VI     0x00000004L
#define PCIE_STRAP_F1__STRAP_F1_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F1__STRAP_F1_PASID_EN_MASK__CI__VI   0x00001000L
#define PCIE_STRAP_F1__STRAP_F1_PWR_EN_MASK__CI__VI     0x00000100L
#define PCIE_STRAP_F1__STRAP_F1_VC_EN_MASK__CI__VI      0x00000008L
#define PCIE_STRAP_F2__STRAP_F2_ACS_EN_MASK__CI__VI     0x00000040L
#define PCIE_STRAP_F2__STRAP_F2_AER_EN_MASK__CI__VI     0x00000020L
#define PCIE_STRAP_F2__STRAP_F2_ATS_EN_MASK__CI__VI     0x00000400L
#define PCIE_STRAP_F2__STRAP_F2_BAR_EN_MASK__CI__VI     0x00000080L
#define PCIE_STRAP_F2__STRAP_F2_DPA_EN_MASK__CI__VI     0x00000200L
#define PCIE_STRAP_F2__STRAP_F2_DSN_EN_MASK__CI__VI     0x00000010L
#define PCIE_STRAP_F2__STRAP_F2_EN_MASK__CI             0x00000001L
#define PCIE_STRAP_F2__STRAP_F2_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F2__STRAP_F2_MSI_EN_MASK__CI__VI     0x00000004L
#define PCIE_STRAP_F2__STRAP_F2_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F2__STRAP_F2_PASID_EN_MASK__CI__VI   0x00001000L
#define PCIE_STRAP_F2__STRAP_F2_PWR_EN_MASK__CI__VI     0x00000100L
#define PCIE_STRAP_F2__STRAP_F2_VC_EN_MASK__CI__VI      0x00000008L
#define PCIE_STRAP_F3__RESERVED_MASK__CI__VI            0xffffffffL
#define PCIE_STRAP_F4__RESERVED_MASK__CI__VI            0xffffffffL
#define PCIE_STRAP_F5__RESERVED_MASK__CI__VI            0xffffffffL
#define PCIE_STRAP_F6__RESERVED_MASK__CI__VI            0xffffffffL
#define PCIE_STRAP_F7__RESERVED_MASK__CI__VI            0xffffffffL
#define PCIE_STRAP_I2C_BD__STRAP_BIF_DBG_I2C_EN_MASK    0x00000080L
#define PCIE_STRAP_I2C_BD__STRAP_BIF_I2C_SLV_ADR_MASK   0x0000007fL
#define PCIE_STRAP_MISC2__STRAP_GEN2_COMPLIANCE_MASK    0x00000002L
#define PCIE_STRAP_MISC2__STRAP_GEN3_COMPLIANCE_MASK__CI__VI 0x00000008L
#define PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN_MASK  0x00000004L
#define PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_MISC__STRAP_CLK_PM_EN_MASK           0x01000000L
#define PCIE_STRAP_MISC__STRAP_ECN1P1_EN_MASK           0x02000000L
#define PCIE_STRAP_MISC__STRAP_EXT_VC_COUNT_MASK        0x04000000L
#define PCIE_STRAP_MISC__STRAP_FLR_EN_MASK__CI__VI      0x40000000L
#define PCIE_STRAP_MISC__STRAP_LINK_CONFIG_MASK__SI__CI 0x0000000fL
#define PCIE_STRAP_MISC__STRAP_MAX_PASID_WIDTH_MASK__CI__VI 0x00001f00L
#define PCIE_STRAP_MISC__STRAP_MST_ADR64_EN_MASK        0x20000000L
#define PCIE_STRAP_MISC__STRAP_PASID_EXE_PERMISSION_SUPPORTED_MASK__CI__VI 0x00002000L
#define PCIE_STRAP_MISC__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_MASK__CI__VI 0x00008000L
#define PCIE_STRAP_MISC__STRAP_PASID_PRIV_MODE_SUPPORTED_MASK__CI__VI 0x00004000L
#define PCIE_STRAP_MISC__STRAP_REVERSE_ALL_MASK         0x10000000L
#define PCIE_STRAP_PI__STRAP_QUICKSIM_START_MASK        0x00000001L
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_MODE_MASK      0x20000000L
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_PATTERN_MASK   0x10000000L
#define PCIE_TLP_PREFIX_LOG0__TLP_PREFIX_MASK__CI__VI   0xffffffffL
#define PCIE_TLP_PREFIX_LOG1__TLP_PREFIX_MASK__CI__VI   0xffffffffL
#define PCIE_TLP_PREFIX_LOG2__TLP_PREFIX_MASK__CI__VI   0xffffffffL
#define PCIE_TLP_PREFIX_LOG3__TLP_PREFIX_MASK__CI__VI   0xffffffffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_MASK__CI__VI 0x00000fffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_MASK__SI 0x000000ffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE_MASK__CI__VI 0x00001000L
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE_MASK__SI 0x00000100L
#define PCIE_TX_CNTL__TX_CLEAR_EXTRA_PM_REQS_MASK       0x00400000L
#define PCIE_TX_CNTL__TX_CPL_PASS_P_MASK                0x00100000L
#define PCIE_TX_CNTL__TX_F0_TPH_DIS_MASK__CI__VI        0x01000000L
#define PCIE_TX_CNTL__TX_F1_TPH_DIS_MASK__CI__VI        0x02000000L
#define PCIE_TX_CNTL__TX_F2_TPH_DIS_MASK__CI__VI        0x04000000L
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_DIS_MASK__CI__VI 0x00800000L
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS_MASK__CI__VI     0x00008000L
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS_MASK__SI         0x00080000L
#define PCIE_TX_CNTL__TX_NP_PASS_P_MASK                 0x00200000L
#define PCIE_TX_CNTL__TX_PACK_PACKET_DIS_MASK           0x00004000L
#define PCIE_TX_CNTL__TX_RO_OVERRIDE_MASK               0x00003000L
#define PCIE_TX_CNTL__TX_SNR_OVERRIDE_MASK              0x00000c00L
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC0_MASK__CI__VI 0x00000700L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC1_MASK__CI__VI 0x07000000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC0_MASK__CI__VI 0x00000070L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC1_MASK__CI__VI 0x00700000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC0_MASK__CI__VI 0x00000007L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC1_MASK__CI__VI 0x00070000L
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLD_MASK 0x00100000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLH_MASK 0x00200000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPD_MASK 0x00040000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPH_MASK 0x00080000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PD_MASK 0x00010000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PH_MASK 0x00020000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLD_MASK 0x00000010L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLH_MASK 0x00000020L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPD_MASK 0x00000004L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPH_MASK 0x00000008L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PD_MASK  0x00000001L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PH_MASK  0x00000002L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00000030L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_NP_MASK__CI__VI 0x0000000cL
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_P_MASK__CI__VI 0x00000003L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_NP_MASK__CI__VI 0x00000300L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_P_MASK__CI__VI 0x000000c0L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_NP_MASK__CI__VI 0x00003000L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_P_MASK__CI__VI 0x00000c00L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00000030L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_NP_MASK__CI__VI 0x0000000cL
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_P_MASK__CI__VI 0x00000003L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_NP_MASK__CI__VI 0x00000300L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_P_MASK__CI__VI 0x000000c0L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_NP_MASK__CI__VI 0x00003000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_P_MASK__CI__VI 0x00000c00L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00300000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_NP_MASK__CI__VI 0x000c0000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_P_MASK__CI__VI 0x00030000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_NP_MASK__CI__VI 0x03000000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_P_MASK__CI__VI 0x00c00000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_NP_MASK__CI__VI 0x30000000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_P_MASK__CI__VI 0x0c000000L
#define PCIE_TX_LAST_TLP0__TX_LAST_TLP0_MASK            0xffffffffL
#define PCIE_TX_LAST_TLP1__TX_LAST_TLP1_MASK            0xffffffffL
#define PCIE_TX_LAST_TLP2__TX_LAST_TLP2_MASK            0xffffffffL
#define PCIE_TX_LAST_TLP3__TX_LAST_TLP3_MASK            0xffffffffL
#define PCIE_TX_REPLAY__TX_REPLAY_NUM_MASK__CI__VI      0x00000007L
#define PCIE_TX_REPLAY__TX_REPLAY_NUM_MASK__SI          0x000003ffL
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_MASK            0xffff0000L
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_OVERWRITE_MASK  0x00008000L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS_MASK  0x0000ff00L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE_MASK 0x000000f8L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION_MASK 0x00000007L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_EN_MASK 0x80000000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_MASK 0x3f000000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_VC1_EN_MASK 0x40000000L
#define PCIE_TX_SEQ__TX_ACKD_SEQ_MASK                   0x0fff0000L
#define PCIE_TX_SEQ__TX_NEXT_TRANSMIT_SEQ_MASK          0x00000fffL
#define PCIE_TX_VENDOR_SPECIFIC__TX_VENDOR_DATA_MASK    0x00ffffffL
#define PCIE_UNCORR_ERR_MASK__ACS_VIOLATION_MASK_MASK   0x00200000L
#define PCIE_UNCORR_ERR_MASK__ATOMICOP_EGRESS_BLOCKED_MASK_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_MASK__CPL_ABORT_ERR_MASK_MASK   0x00008000L
#define PCIE_UNCORR_ERR_MASK__CPL_TIMEOUT_MASK_MASK     0x00004000L
#define PCIE_UNCORR_ERR_MASK__DLP_ERR_MASK_MASK         0x00000010L
#define PCIE_UNCORR_ERR_MASK__ECRC_ERR_MASK_MASK        0x00080000L
#define PCIE_UNCORR_ERR_MASK__FC_ERR_MASK_MASK          0x00002000L
#define PCIE_UNCORR_ERR_MASK__MAL_TLP_MASK_MASK         0x00040000L
#define PCIE_UNCORR_ERR_MASK__MC_BLOCKED_TLP_MASK_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_MASK__PSN_ERR_MASK_MASK         0x00001000L
#define PCIE_UNCORR_ERR_MASK__RCV_OVFL_MASK_MASK        0x00020000L
#define PCIE_UNCORR_ERR_MASK__SURPDN_ERR_MASK_MASK      0x00000020L
#define PCIE_UNCORR_ERR_MASK__TLP_PREFIX_BLOCKED_ERR_MASK_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_MASK__UNCORR_INT_ERR_MASK_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_MASK__UNEXP_CPL_MASK_MASK       0x00010000L
#define PCIE_UNCORR_ERR_MASK__UNSUPP_REQ_ERR_MASK_MASK  0x00100000L
#define PCIE_UNCORR_ERR_SEVERITY__ACS_VIOLATION_SEVERITY_MASK 0x00200000L
#define PCIE_UNCORR_ERR_SEVERITY__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_SEVERITY__CPL_ABORT_ERR_SEVERITY_MASK 0x00008000L
#define PCIE_UNCORR_ERR_SEVERITY__CPL_TIMEOUT_SEVERITY_MASK 0x00004000L
#define PCIE_UNCORR_ERR_SEVERITY__DLP_ERR_SEVERITY_MASK 0x00000010L
#define PCIE_UNCORR_ERR_SEVERITY__ECRC_ERR_SEVERITY_MASK 0x00080000L
#define PCIE_UNCORR_ERR_SEVERITY__FC_ERR_SEVERITY_MASK  0x00002000L
#define PCIE_UNCORR_ERR_SEVERITY__MAL_TLP_SEVERITY_MASK 0x00040000L
#define PCIE_UNCORR_ERR_SEVERITY__MC_BLOCKED_TLP_SEVERITY_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_SEVERITY__PSN_ERR_SEVERITY_MASK 0x00001000L
#define PCIE_UNCORR_ERR_SEVERITY__RCV_OVFL_SEVERITY_MASK 0x00020000L
#define PCIE_UNCORR_ERR_SEVERITY__SURPDN_ERR_SEVERITY_MASK 0x00000020L
#define PCIE_UNCORR_ERR_SEVERITY__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_SEVERITY__UNCORR_INT_ERR_SEVERITY_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_SEVERITY__UNEXP_CPL_SEVERITY_MASK 0x00010000L
#define PCIE_UNCORR_ERR_SEVERITY__UNSUPP_REQ_ERR_SEVERITY_MASK 0x00100000L
#define PCIE_UNCORR_ERR_STATUS__ACS_VIOLATION_STATUS_MASK 0x00200000L
#define PCIE_UNCORR_ERR_STATUS__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_STATUS__CPL_ABORT_ERR_STATUS_MASK 0x00008000L
#define PCIE_UNCORR_ERR_STATUS__CPL_TIMEOUT_STATUS_MASK 0x00004000L
#define PCIE_UNCORR_ERR_STATUS__DLP_ERR_STATUS_MASK     0x00000010L
#define PCIE_UNCORR_ERR_STATUS__ECRC_ERR_STATUS_MASK    0x00080000L
#define PCIE_UNCORR_ERR_STATUS__FC_ERR_STATUS_MASK      0x00002000L
#define PCIE_UNCORR_ERR_STATUS__MAL_TLP_STATUS_MASK     0x00040000L
#define PCIE_UNCORR_ERR_STATUS__MC_BLOCKED_TLP_STATUS_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_STATUS__PSN_ERR_STATUS_MASK     0x00001000L
#define PCIE_UNCORR_ERR_STATUS__RCV_OVFL_STATUS_MASK    0x00020000L
#define PCIE_UNCORR_ERR_STATUS__SURPDN_ERR_STATUS_MASK  0x00000020L
#define PCIE_UNCORR_ERR_STATUS__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_STATUS__UNCORR_INT_ERR_STATUS_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_STATUS__UNEXP_CPL_STATUS_MASK   0x00010000L
#define PCIE_UNCORR_ERR_STATUS__UNSUPP_REQ_ERR_STATUS_MASK 0x00100000L
#define PCIE_VC0_RESOURCE_CAP__MAX_TIME_SLOTS_MASK      0x003f0000L
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_CAP_MASK        0x000000ffL
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_VC0_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK  0x00008000L
#define PCIE_VC0_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define PCIE_VC0_RESOURCE_CNTL__PORT_ARB_SELECT_MASK    0x000e0000L
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK      0x00000001L
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK    0x000000feL
#define PCIE_VC0_RESOURCE_CNTL__VC_ENABLE_MASK          0x80000000L
#define PCIE_VC0_RESOURCE_CNTL__VC_ID_MASK              0x07000000L
#define PCIE_VC0_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define PCIE_VC0_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x00000002L
#define PCIE_VC1_RESOURCE_CAP__MAX_TIME_SLOTS_MASK      0x003f0000L
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_CAP_MASK        0x000000ffL
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_VC1_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK  0x00008000L
#define PCIE_VC1_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define PCIE_VC1_RESOURCE_CNTL__PORT_ARB_SELECT_MASK    0x000e0000L
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK      0x00000001L
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK    0x000000feL
#define PCIE_VC1_RESOURCE_CNTL__VC_ENABLE_MASK          0x80000000L
#define PCIE_VC1_RESOURCE_CNTL__VC_ID_MASK              0x07000000L
#define PCIE_VC1_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define PCIE_VC1_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x00000002L
#define PCIE_VC_ENH_CAP_LIST__CAP_ID_MASK               0x0000ffffL
#define PCIE_VC_ENH_CAP_LIST__CAP_VER_MASK              0x000f0000L
#define PCIE_VC_ENH_CAP_LIST__NEXT_PTR_MASK             0xfff00000L
#define PCIE_VENDOR_SPECIFIC1__SCRATCH_MASK             0xffffffffL
#define PCIE_VENDOR_SPECIFIC2__SCRATCH_MASK             0xffffffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID_MASK  0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER_MASK 0x000f0000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID_MASK          0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH_MASK      0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV_MASK         0x000f0000L
#define PCIE_WPR_CNTL__WPR_RESET_COR_EN_MASK            0x00000008L
#define PCIE_WPR_CNTL__WPR_RESET_HOT_RST_EN_MASK        0x00000001L
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DIS_EN_MASK        0x00000004L
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DWN_EN_MASK        0x00000002L
#define PCIE_WPR_CNTL__WPR_RESET_PHY_EN_MASK            0x00000040L
#define PCIE_WPR_CNTL__WPR_RESET_REG_EN_MASK            0x00000010L
#define PCIE_WPR_CNTL__WPR_RESET_STY_EN_MASK            0x00000020L
#define PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER0_FB_OFFSET_LO__PEER0_FB_EN_MASK__CI__VI    0x80000000L
#define PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER1_FB_OFFSET_LO__PEER1_FB_EN_MASK__CI__VI    0x80000000L
#define PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER2_FB_OFFSET_LO__PEER2_FB_EN_MASK__CI__VI    0x80000000L
#define PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER3_FB_OFFSET_LO__PEER3_FB_EN_MASK__CI__VI    0x80000000L
#define PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER_REG_RANGE0__END_ADDR_MASK                  0xffff0000L
#define PEER_REG_RANGE0__START_ADDR_MASK                0x0000ffffL
#define PEER_REG_RANGE1__END_ADDR_MASK                  0xffff0000L
#define PEER_REG_RANGE1__START_ADDR_MASK                0x0000ffffL
#define PHY_AUX_CNTL__AUX_PAD_RXSEL_MASK__SI__VI        0x00010000L
#define PHY_AUX_CNTL__AUX_PAD_SLEWN_MASK__SI__VI        0x00001000L
#define PHY_AUX_CNTL__AUX_PAD_WAKE_MASK__SI__VI         0x00004000L
#define PIPE0_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIPE1_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIPE2_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIPE3_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIPE4_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIPE5_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI__VI 0x0000ffffL
#define PIXCLK1_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL1_MASK__SI__VI 0x00000030L
#define PIXCLK1_RESYNC_CNTL__PIXCLK1_RESYNC_ENABLE_MASK__SI__VI 0x00000001L
#define PIXCLK2_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL2_MASK__SI__VI 0x00000030L
#define PIXCLK2_RESYNC_CNTL__PIXCLK2_RESYNC_ENABLE_MASK__SI__VI 0x00000001L
#define PLL_TEST_CNTL__REF_TEST_COUNT_MASK              0x00007f00L
#define PLL_TEST_CNTL__TEST_COUNT_MASK                  0xfffe0000L
#define PLL_TEST_CNTL__TST_REF_SEL_MASK                 0x000000f0L
#define PLL_TEST_CNTL__TST_RESET_MASK                   0x00008000L
#define PLL_TEST_CNTL__TST_SRC_SEL_MASK                 0x0000000fL
#define PMI_CAP_LIST__CAP_ID_MASK                       0x000000ffL
#define PMI_CAP_LIST__NEXT_PTR_MASK                     0x0000ff00L
#define PMI_CAP__AUX_CURRENT_MASK                       0x000001c0L
#define PMI_CAP__D1_SUPPORT_MASK                        0x00000200L
#define PMI_CAP__D2_SUPPORT_MASK                        0x00000400L
#define PMI_CAP__DEV_SPECIFIC_INIT_MASK                 0x00000020L
#define PMI_CAP__PME_CLOCK_MASK                         0x00000008L
#define PMI_CAP__PME_SUPPORT_MASK                       0x0000f800L
#define PMI_CAP__VERSION_MASK                           0x00000007L
#define PMI_STATUS_CNTL__B2_B3_SUPPORT_MASK             0x00400000L
#define PMI_STATUS_CNTL__BUS_PWR_EN_MASK                0x00800000L
#define PMI_STATUS_CNTL__DATA_SCALE_MASK                0x00006000L
#define PMI_STATUS_CNTL__DATA_SELECT_MASK               0x00001e00L
#define PMI_STATUS_CNTL__NO_SOFT_RESET_MASK             0x00000008L
#define PMI_STATUS_CNTL__PME_EN_MASK                    0x00000100L
#define PMI_STATUS_CNTL__PME_STATUS_MASK                0x00008000L
#define PMI_STATUS_CNTL__PMI_DATA_MASK                  0xff000000L
#define PMI_STATUS_CNTL__POWER_STATE_MASK               0x00000003L
#define PROG_INTERFACE__PROG_INTERFACE_MASK             0x000000ffL
#define RAS_BCI_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RAS_BCI_SIGNATURE1__SIGNATURE_MASK              0xffffffffL
#define RAS_CB_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_DB_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_IA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_IA_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_PA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE2__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE3__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE4__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE5__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE6__SIGNATURE_MASK               0xffffffffL
#define RAS_SC_SIGNATURE7__SIGNATURE_MASK               0xffffffffL
#define RAS_SIGNATURE_CONTROL__ENABLE_MASK              0x00000001L
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK         0xffffffffL
#define RAS_SPI_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RAS_SPI_SIGNATURE1__SIGNATURE_MASK              0xffffffffL
#define RAS_SQ_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE1__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE2__SIGNATURE_MASK               0xffffffffL
#define RAS_SX_SIGNATURE3__SIGNATURE_MASK               0xffffffffL
#define RAS_TA_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_TD_SIGNATURE0__SIGNATURE_MASK               0xffffffffL
#define RAS_VGT_SIGNATURE0__SIGNATURE_MASK              0xffffffffL
#define RCU_MISC_CTRL__BREAK_PT1_DONE_MASK__CI__VI      0x00010000L
#define RCU_MISC_CTRL__BREAK_PT2_DONE_MASK__CI__VI      0x00020000L
#define RCU_MISC_CTRL__REG_CC_FUSE_DISABLE_MASK__CI__VI 0x00000010L
#define RCU_MISC_CTRL__REG_CC_SRBM_RD_DISABLE_MASK__CI__VI 0x00000100L
#define RCU_MISC_CTRL__REG_DRV_RST_MODE_MASK__CI__VI    0x00000002L
#define RCU_MISC_CTRL__REG_RCU_MEMREP_DIS_MASK__CI__VI  0x00000008L
#define RCU_MISC_CTRL__REG_SAMU_FUSE_DISABLE_MASK__CI__VI 0x00000020L
#define RCU_MISC_CTRL__RST_PULSE_WIDTH_MASK__CI__VI     0xff800000L
#define RCU_MISC_CTRL__RST_PULSE_WIDTH_MASK__SI         0x000ffc00L
#define RCU_MISC_CTRL__SAMU_START_MASK__CI__VI          0x00400000L
#define RCU_UC_EVENTS__BREAK_PT1_ACTIVE_MASK__CI__VI    0x00000200L
#define RCU_UC_EVENTS__BREAK_PT2_ACTIVE_MASK__CI__VI    0x00000400L
#define RCU_UC_EVENTS__FCH_HALT_MASK__CI__VI            0x00000800L
#define RCU_UC_EVENTS__INTERRUPTS_ENABLED_MASK__CI__VI  0x00010000L
#define RCU_UC_EVENTS__RCU_DtmCnt0_Done_MASK__CI__VI    0x00020000L
#define RCU_UC_EVENTS__RCU_DtmCnt1_Done_MASK__CI__VI    0x00040000L
#define RCU_UC_EVENTS__RCU_DtmCnt2_Done_MASK__CI__VI    0x00080000L
#define RCU_UC_EVENTS__RCU_GIO_fch_lockdown_MASK__CI__VI 0x00002000L
#define RCU_UC_EVENTS__RCU_TST_jpc_rep_req_MASK__CI__VI 0x00000001L
#define RCU_UC_EVENTS__SMU_DC_efuse_status_invalid_MASK__CI__VI 0x00000008L
#define RCU_UC_EVENTS__TP_Tester_MASK__CI__VI           0x00000040L
#define RCU_UC_EVENTS__TST_RCU_jpc_rep_done_MASK__CI__VI 0x00000002L
#define RCU_UC_EVENTS__boot_seq_done_MASK__CI__VI       0x00000080L
#define RCU_UC_EVENTS__drv_rst_mode_MASK__CI__VI        0x00000004L
#define RCU_UC_EVENTS__sclk_deep_sleep_exit_MASK__CI__VI 0x00000100L
#define RESPONSE_INTERRUPT_COUNT__N_RESPONSE_INTERRUPT_COUNT_MASK__SI__VI 0x000000ffL
#define REVISION_ID__MAJOR_REV_ID_MASK                  0x000000f0L
#define REVISION_ID__MINOR_REV_ID_MASK                  0x0000000fL
#define RINGOSC_MASK__MASK_MASK                         0x0000ffffL
#define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK__SI__VI 0x00000001L
#define RIRB_CONTROL__RESPONSE_OVERRUN_INTERRUPT_CONTROL_MASK__SI__VI 0x00000004L
#define RIRB_CONTROL__RIRB_DMA_ENABLE_MASK__SI__VI      0x00000002L
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_ADDRESS_MASK__SI__VI 0xffffff80L
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI__VI 0x0000007fL
#define RIRB_SIZE__RIRB_SIZE_CAPABILITY_MASK__SI__VI    0x000000f0L
#define RIRB_SIZE__RIRB_SIZE_MASK__SI__VI               0x00000003L
#define RIRB_STATUS__RESPONSE_INTERRUPT_MASK__SI__VI    0x00000001L
#define RIRB_STATUS__RESPONSE_OVERRUN_INTERRUPT_STATUS_MASK__SI__VI 0x00000004L
#define RIRB_UPPER_BASE_ADDRESS__RIRB_UPPER_BASE_ADDRESS_MASK__SI__VI 0xffffffffL
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER_MASK__SI__VI 0x000000ffL
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER_RESET_MASK__SI__VI 0x00008000L
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK 0x00000002L
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK               0x00000001L
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK          0x00000004L
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK 0x0007fff8L
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK 0xfff80000L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK       0x00000001L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK      0xfffffffeL
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK        0x08000000L
#define RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK                0x00000001L
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK__CI__VI 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK__SI 0x0000ff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK          0x10000000L
#define RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK                0x00000002L
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK             0x60000000L
#define RLC_CGCG_CGLS_CTRL__SPARE_MASK__SI__CI          0x80000000L
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK    0x0000000fL
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK     0x000000f0L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK         0x0fff0000L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK        0xf0000000L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK      0x00000f00L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK       0x0000f000L
#define RLC_CGTT_MGCG_OVERRIDE__OVERRIDE_MASK           0xffffffffL
#define RLC_CNTL__FORCE_RETRY_MASK                      0x00000002L
#define RLC_CNTL__READ_CACHE_DISABLE_MASK               0x00000004L
#define RLC_CNTL__RESERVED_MASK                         0xffffff00L
#define RLC_CNTL__RLC_ENABLE_F32_MASK                   0x00000001L
#define RLC_CNTL__RLC_STEP_F32_MASK                     0x00000008L
#define RLC_CNTL__SOFT_RESET_DEBUG_MODE_MASK            0x00000010L
#define RLC_CU_STATUS__WORK_PENDING_MASK__CI__VI        0xffffffffL
#define RLC_DEBUG_SELECT__RESERVED_MASK__CI__VI         0xffffff00L
#define RLC_DEBUG_SELECT__RESERVED_MASK__SI             0xffff8000L
#define RLC_DEBUG_SELECT__SELECT_MASK                   0x000000ffL
#define RLC_DEBUG__DATA_MASK                            0xffffffffL
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_ACK_MASK        0x00000010L
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_REQUEST_MASK    0x00000001L
#define RLC_DRIVER_CPDMA_STATUS__RESERVED1_MASK         0x0000000eL
#define RLC_DRIVER_CPDMA_STATUS__RESERVED_MASK          0xffffffe0L
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_GPM_CU_PD_TIMEOUT__TIMEOUT_MASK__CI__VI     0xffffffffL
#define RLC_GPM_DEBUG_SELECT__RESERVED_MASK__CI         0xffffff00L
#define RLC_GPM_DEBUG_SELECT__SELECT_MASK__CI__VI       0x000000ffL
#define RLC_GPM_DEBUG__DATA_MASK__CI__VI                0xffffffffL
#define RLC_GPM_GENERAL_0__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_1__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_2__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_3__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_4__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_5__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_6__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_GENERAL_7__DATA_MASK__CI__VI            0xffffffffL
#define RLC_GPM_LOG_ADDR__ADDR_MASK__CI__VI             0xffffffffL
#define RLC_GPM_LOG_CONT__CONT_MASK__CI__VI             0xffffffffL
#define RLC_GPM_LOG_SIZE__SIZE_MASK__CI__VI             0xffffffffL
#define RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK__CI__VI     0x0000f000L
#define RLC_GPM_PERF_COUNT_0__ENABLE_MASK__CI__VI       0x00100000L
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK__CI__VI    0x00030000L
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK__CI__VI  0x0000000fL
#define RLC_GPM_PERF_COUNT_0__RESERVED_MASK__CI__VI     0xffe00000L
#define RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK__CI__VI     0x000000f0L
#define RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK__CI__VI     0x00000f00L
#define RLC_GPM_PERF_COUNT_0__UNUSED_MASK__CI__VI       0x000c0000L
#define RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK__CI__VI     0x0000f000L
#define RLC_GPM_PERF_COUNT_1__ENABLE_MASK__CI__VI       0x00100000L
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK__CI__VI    0x00030000L
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK__CI__VI  0x0000000fL
#define RLC_GPM_PERF_COUNT_1__RESERVED_MASK__CI__VI     0xffe00000L
#define RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK__CI__VI     0x000000f0L
#define RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK__CI__VI     0x00000f00L
#define RLC_GPM_PERF_COUNT_1__UNUSED_MASK__CI__VI       0x000c0000L
#define RLC_GPM_SCRATCH_ADDR__ADDR_MASK__CI__VI         0x000001ffL
#define RLC_GPM_SCRATCH_ADDR__RESERVED_MASK__CI__VI     0xfffffe00L
#define RLC_GPM_SCRATCH_DATA__DATA_MASK__CI__VI         0xffffffffL
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK__CI__VI     0x00000004L
#define RLC_GPM_STAT__GFX_LS_STATUS_MASK__CI__VI        0x00000008L
#define RLC_GPM_STAT__GFX_POWER_STATUS_MASK__CI__VI     0x00000002L
#define RLC_GPM_STAT__RESERVED_MASK__CI                 0xfffffff0L
#define RLC_GPM_STAT__RLC_BUSY_MASK__CI__VI             0x00000001L
#define RLC_GPM_THREAD_ENABLE__RESERVED_MASK__CI__VI    0xfffffff0L
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK__CI__VI 0x00000001L
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK__CI__VI 0x00000002L
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK__CI__VI 0x00000004L
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK__CI__VI 0x00000008L
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK__CI__VI 0x000000ffL
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK__CI__VI 0x0000ff00L
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK__CI__VI 0x00ff0000L
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK__CI__VI 0xff000000L
#define RLC_GPM_UCODE_ADDR__RESERVED_MASK__CI__VI       0xfffff000L
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK__CI__VI     0x00000fffL
#define RLC_GPM_UCODE_DATA__UCODE_DATA_MASK__CI__VI     0xffffffffL
#define RLC_GPM_VMID_THREAD0__RESERVED_MASK__CI         0xfffffff0L
#define RLC_GPM_VMID_THREAD0__RLC_VMID_MASK__CI__VI     0x0000000fL
#define RLC_GPM_VMID_THREAD1__RESERVED_MASK__CI         0xfffffff0L
#define RLC_GPM_VMID_THREAD1__RLC_VMID_MASK__CI__VI     0x0000000fL
#define RLC_GPR_REG1__DATA_MASK__CI__VI                 0xffffffffL
#define RLC_GPR_REG2__DATA_MASK__CI__VI                 0xffffffffL
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK         0xffffffc0L
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK          0x0000003fL
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK             0xffffffffL
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK    0xffffffffL
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK    0xffffffffL
#define RLC_JUMP_TABLE_RESTORE__ADDR_MASK__CI__VI       0xffffffffL
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK__CI__VI 0x00000ff0L
#define RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK                0x00000002L
#define RLC_LB_CNTL__LB_CNT_REG_INC_MASK                0x00000008L
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK            0x00000004L
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK           0x00000001L
#define RLC_LB_CNTL__RESERVED_MASK__CI__VI              0xfffff000L
#define RLC_LB_CNTL__RESERVED_MASK__SI                  0xfffffff0L
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK             0xffffffffL
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK               0xffffffffL
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK__CI__VI  0xffffffffL
#define RLC_LB_PARAMS__FIFO_SAMPLES_MASK                0x000000feL
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK             0x0000ff00L
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK     0xffff0000L
#define RLC_LB_PARAMS__SKIP_L2_CHECK_MASK               0x00000001L
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK 0xffffffffL
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK           0x000000ffL
#define RLC_MAX_PG_CU__SPARE_MASK                       0xffffff00L
#define RLC_MC_CNTL__RDNFO_STALL_MASK                   0x10000000L
#define RLC_MC_CNTL__RDNFO_URG_MASK                     0x00f00000L
#define RLC_MC_CNTL__RDREQ_PRIV_MASK                    0x08000000L
#define RLC_MC_CNTL__RDREQ_SWAP_MASK                    0x03000000L
#define RLC_MC_CNTL__RDREQ_TRAN_MASK                    0x04000000L
#define RLC_MC_CNTL__RESERVED_B_MASK                    0x000fe000L
#define RLC_MC_CNTL__RESERVED_MASK                      0xe0000000L
#define RLC_MC_CNTL__WRNFO_STALL_MASK                   0x00000010L
#define RLC_MC_CNTL__WRNFO_URG_MASK                     0x000001e0L
#define RLC_MC_CNTL__WRREQ_DW_IMASK_MASK                0x00001e00L
#define RLC_MC_CNTL__WRREQ_PRIV_MASK                    0x00000008L
#define RLC_MC_CNTL__WRREQ_SWAP_MASK                    0x00000003L
#define RLC_MC_CNTL__WRREQ_TRAN_MASK                    0x00000004L
#define RLC_MEM_SLP_CNTL__RESERVED1_MASK                0xff000000L
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK            0x00000002L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK            0x00000001L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK     0x00ff0000L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK      0x0000ff00L
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK    0x00000400L
#define RLC_PERFMON_CNTL__PERFMON_STATE_MASK            0x00000007L
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK__CI__VI 0x00010000L
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK          0x00000004L
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK       0x00000001L
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK          0x00000002L
#define RLC_PG_CNTL__PG_ERROR_STATUS_MASK__CI           0xff000000L
#define RLC_PG_CNTL__RESERVED1_MASK__CI                 0x00f80000L
#define RLC_PG_CNTL__RESERVED_MASK__CI                  0x0000fff0L
#define RLC_PG_CNTL__RESERVED_MASK__SI                  0xfffffff0L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK__CI__VI 0x00040000L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK__CI__VI 0x00020000L
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK       0x00000008L
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK__CI__VI 0xffff0000L
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK__CI__VI   0x0000ff00L
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK__CI__VI 0x000000ffL
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK__CI__VI  0x00ff0000L
#define RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK__CI__VI      0xff000000L
#define RLC_PG_DELAY__POWER_DOWN_DELAY_MASK__CI__VI     0x0000ff00L
#define RLC_PG_DELAY__POWER_UP_DELAY_MASK__CI__VI       0x000000ffL
#define RLC_SAFE_MODE__MESSAGE_MASK__CI__VI             0x0000001eL
#define RLC_SAFE_MODE__REQ_MASK__CI                     0x00000001L
#define RLC_SAFE_MODE__RESERVED_MASK__CI                0xffffffe0L
#define RLC_SAVE_AND_RESTORE_BASE__BASE_MASK            0xffffffffL
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK__CI__VI 0xffffffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK__CI__VI 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK__CI 0xff800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK__CI__VI 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK__CI 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK__CI 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK__CI 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK__CI 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK__CI 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK__CI 0x00040000L
#define RLC_SERDES_RD_DATA_0__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_DATA_1__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_DATA_2__DATA_MASK                 0xffffffffL
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK__CI__VI  0x0000000fL
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK__CI 0x0000c000L
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK__CI     0x00003800L
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK__CI__VI  0x000001c0L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK__CI__VI 0x00000200L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK__CI__VI 0x00000400L
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK__CI__VI  0x00000030L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__CI      0xffff0000L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__SI      0xffffc000L
#define RLC_SERDES_WR_CTRL__BPM_ADDR_MASK__CI__VI       0x000000ffL
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0_MASK__CI    0x00100000L
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_1_MASK__CI    0x00200000L
#define RLC_SERDES_WR_CTRL__CGLS_DISABLE_MASK__CI       0x00020000L
#define RLC_SERDES_WR_CTRL__CGLS_ENABLE_MASK__CI        0x00010000L
#define RLC_SERDES_WR_CTRL__CGLS_OFF_MASK__CI           0x00080000L
#define RLC_SERDES_WR_CTRL__CGLS_ON_MASK__CI            0x00040000L
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0_MASK__CI    0x00400000L
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1_MASK__CI    0x00800000L
#define RLC_SERDES_WR_CTRL__P1_SELECT_MASK__CI__VI      0x00000400L
#define RLC_SERDES_WR_CTRL__P2_SELECT_MASK__CI__VI      0x00000800L
#define RLC_SERDES_WR_CTRL__POWER_DOWN_MASK__CI__VI     0x00000100L
#define RLC_SERDES_WR_CTRL__POWER_UP_MASK__CI__VI       0x00000200L
#define RLC_SERDES_WR_CTRL__READ_COMMAND_MASK__CI__VI   0x00002000L
#define RLC_SERDES_WR_CTRL__REG_ADDR_MASK__CI__VI       0xf0000000L
#define RLC_SERDES_WR_CTRL__RESERVED_1_MASK__CI         0x0000c000L
#define RLC_SERDES_WR_CTRL__RESERVED_2_MASK__CI         0x0f000000L
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK__CI__VI  0x00001000L
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK__CI__VI 0xffffffffL
#define RLC_SERDES_WR_DATA__DATA_MASK                   0xffffffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK__CI__VI 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK__CI 0xff800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK__CI__VI 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK__CI 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK__CI 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK__CI 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK__CI 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK__CI 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK__CI 0x00040000L
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK          0xfffffffeL
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK 0x00000001L
#define RLC_SMU_PG_CTRL__SPARE_MASK                     0xfffffffeL
#define RLC_SMU_PG_CTRL__START_PG_MASK                  0x00000001L
#define RLC_SMU_PG_WAKE_UP_CTRL__SPARE_MASK             0xfffffffeL
#define RLC_SMU_PG_WAKE_UP_CTRL__START_PG_WAKE_UP_MASK  0x00000001L
#define RLC_SOFT_RESET_GPU__RESERVED_MASK               0xfffffffeL
#define RLC_SOFT_RESET_GPU__SOFT_RESET_GPU_MASK         0x00000001L
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_DEBUG_SELECT__RESERVED_MASK__CI__VI     0x00007f00L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE_MASK__CI__VI 0x00008000L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE_MASK__CI__VI 0xffff0000L
#define RLC_SPM_DEBUG_SELECT__SELECT_MASK__CI__VI       0x000000ffL
#define RLC_SPM_DEBUG__DATA_MASK__CI__VI                0xffffffffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK__CI__VI 0xffffffffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_INT_CNTL__RESERVED_MASK__CI__VI         0xfffffffeL
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK__CI__VI 0x00000001L
#define RLC_SPM_INT_STATUS__RESERVED_MASK__CI__VI       0xfffffffeL
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK__CI__VI 0x00000001L
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK__CI__VI 0x00003000L
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK__CI__VI 0xffff0000L
#define RLC_SPM_PERFMON_CNTL__RESERVED1_MASK__CI__VI    0x00000fffL
#define RLC_SPM_PERFMON_CNTL__RESERVED_MASK__CI__VI     0x0000c000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK__CI__VI 0xffff0000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK__CI__VI 0x0000ffffL
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK__CI__VI 0xffffffffL
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK__CI__VI 0xffffffffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK__CI__VI 0x0000f800L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK__CI__VI 0x000000ffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK__CI__VI 0x00000700L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK__CI__VI 0x80000000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK__CI__VI 0x001f0000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK__CI__VI 0x03e00000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK__CI__VI 0x7c000000L
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI 0x000000ffL
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI 0xffffff00L
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_VMID__RESERVED_MASK__CI__VI             0xfffffff0L
#define RLC_SPM_VMID__RLC_SPM_VMID_MASK__CI__VI         0x0000000fL
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_STAT__RESERVED_MASK__CI                     0xfffffff8L
#define RLC_STAT__RESERVED_MASK__SI__VI                 0xfffffff0L
#define RLC_STAT__RLC_BUSY_MASK                         0x00000001L
#define RLC_STAT__RLC_GPM_BUSY_MASK__CI__VI             0x00000002L
#define RLC_STAT__RLC_SPM_BUSY_MASK__CI__VI             0x00000004L
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK           0x000000ffL
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK   0x0000ff00L
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK   0x00ff0000L
#define RLC_THREAD1_DELAY__SPARE_MASK                   0xff000000L
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK            0xffffffffL
#define ROM_BASE_ADDR__BASE_ADDR_MASK                   0xffffffffL
#define ROM_CNTL__CLOCK_GATING_EN_MASK                  0x00000004L
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_HOLD_TIME_MASK      0x00ff0000L
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_SETUP_TIME_MASK     0x0000ff00L
#define ROM_CNTL__SCK_OVERWRITE_MASK                    0x00000002L
#define ROM_CNTL__SCK_PRESCALE_CRYSTAL_CLK_MASK         0xf0000000L
#define ROM_CNTL__SCK_PRESCALE_REFCLK_MASK              0x0f000000L
#define ROM_DATA__ROM_DATA_MASK                         0xffffffffL
#define ROM_INDEX__ROM_INDEX_MASK                       0x00ffffffL
#define ROM_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI     0xffffffffL
#define ROM_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI    0xffffffffL
#define ROM_START__ROM_START_MASK                       0x00ffffffL
#define ROM_STATUS__ROM_BUSY_MASK                       0x00000001L
#define ROM_SW_CNTL__COMMAND_SIZE_MASK                  0x00030000L
#define ROM_SW_CNTL__DATA_SIZE_MASK                     0x0000ffffL
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK     0x00040000L
#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK             0xffffff00L
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK         0x000000ffL
#define ROM_SW_DATA_10__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_11__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_12__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_13__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_14__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_15__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_16__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_17__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_18__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_19__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_1__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_20__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_21__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_22__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_23__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_24__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_25__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_26__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_27__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_28__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_29__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_2__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_30__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_31__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_32__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_33__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_34__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_35__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_36__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_37__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_38__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_39__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_3__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_40__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_41__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_42__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_43__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_44__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_45__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_46__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_47__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_48__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_49__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_4__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_50__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_51__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_52__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_53__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_54__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_55__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_56__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_57__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_58__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_59__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_5__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_60__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_61__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_62__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_63__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_64__ROM_SW_DATA_MASK                0xffffffffL
#define ROM_SW_DATA_6__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_7__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_8__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_DATA_9__ROM_SW_DATA_MASK                 0xffffffffL
#define ROM_SW_STATUS__ROM_SW_DONE_MASK                 0x00000001L
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_OFF_DELAY_MASK__SI__VI 0x00000ff0L
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_ON_DELAY_MASK__SI__VI 0x0000000fL
#define SCLK_DEEP_SLEEP_CNTL2__ACP_SMU_ALLOW_DSLEEP_STUTTER_MASK_MASK__CI__VI 0x00000200L
#define SCLK_DEEP_SLEEP_CNTL2__DC_AZ_BUSY_MASK_MASK__CI__VI 0x00000100L
#define SCLK_DEEP_SLEEP_CNTL2__HDP_BUSY_MASK_MASK__CI__VI 0x00000002L
#define SCLK_DEEP_SLEEP_CNTL2__IDCT_BUSY_MASK_MASK__CI__VI 0x00000040L
#define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK_MASK__CI__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL2__INOUT_CUSHION_MASK__CI__VI 0xff000000L
#define SCLK_DEEP_SLEEP_CNTL2__PDMA_BUSY_MASK_MASK__CI__VI 0x00000010L
#define SCLK_DEEP_SLEEP_CNTL2__RLC_BUSY_MASK_MASK__CI__VI 0x00000001L
#define SCLK_DEEP_SLEEP_CNTL2__ROM_BUSY_MASK_MASK__CI__VI 0x00000004L
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00001000L
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_STATUS_BUSY_MASK_MASK__CI__VI 0x00002000L
#define SCLK_DEEP_SLEEP_CNTL2__SDMA_BUSY_MASK_MASK__CI__VI 0x00000080L
#define SCLK_DEEP_SLEEP_CNTL2__SHALLOW_DIV_ID_MASK__CI__VI 0x00e00000L
#define SCLK_DEEP_SLEEP_CNTL2__UVD_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00000400L
#define SCLK_DEEP_SLEEP_CNTL2__VCE_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00000800L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_0_SMU_BUSY_MASK_MASK__CI__VI 0x00000001L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_10_SMU_BUSY_MASK_MASK__CI__VI 0x00000400L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_11_SMU_BUSY_MASK_MASK__CI__VI 0x00000800L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_12_SMU_BUSY_MASK_MASK__CI__VI 0x00001000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_13_SMU_BUSY_MASK_MASK__CI__VI 0x00002000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_14_SMU_BUSY_MASK_MASK__CI__VI 0x00004000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_15_SMU_BUSY_MASK_MASK__CI__VI 0x00008000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_1_SMU_BUSY_MASK_MASK__CI__VI 0x00000002L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_2_SMU_BUSY_MASK_MASK__CI__VI 0x00000004L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_3_SMU_BUSY_MASK_MASK__CI__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_4_SMU_BUSY_MASK_MASK__CI__VI 0x00000010L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_5_SMU_BUSY_MASK_MASK__CI__VI 0x00000020L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_6_SMU_BUSY_MASK_MASK__CI__VI 0x00000040L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_7_SMU_BUSY_MASK_MASK__CI__VI 0x00000080L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_8_SMU_BUSY_MASK_MASK__CI__VI 0x00000100L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_9_SMU_BUSY_MASK_MASK__CI__VI 0x00000200L
#define SCLK_DEEP_SLEEP_CNTL__ALLOW_NBPSTATE_MASK_MASK__CI__VI 0x00040000L
#define SCLK_DEEP_SLEEP_CNTL__AZ_BUSY_MASK_MASK__CI__VI 0x40000000L
#define SCLK_DEEP_SLEEP_CNTL__BIF_BUSY_MASK_MASK__CI__VI 0x00080000L
#define SCLK_DEEP_SLEEP_CNTL__DEEP_SLEEP_ENTRY_MODE_MASK__CI__VI 0x08000000L
#define SCLK_DEEP_SLEEP_CNTL__DIV_ID_MASK__CI__VI       0x00000007L
#define SCLK_DEEP_SLEEP_CNTL__ENABLE_DS_MASK__CI__VI    0x80000000L
#define SCLK_DEEP_SLEEP_CNTL__FAST_EXIT_REQ_NBPSTATE_MASK__CI__VI 0x04000000L
#define SCLK_DEEP_SLEEP_CNTL__HYSTERESIS_MASK__CI__VI   0x0000fff0L
#define SCLK_DEEP_SLEEP_CNTL__MBUS2_ACTIVE_MASK_MASK__CI__VI 0x10000000L
#define SCLK_DEEP_SLEEP_CNTL__MC0SRBM_BUSY_MASK_MASK__CI__VI 0x00200000L
#define SCLK_DEEP_SLEEP_CNTL__MC1SRBM_BUSY_MASK_MASK__CI__VI 0x00400000L
#define SCLK_DEEP_SLEEP_CNTL__MC_ALLOW_MASK_MASK__CI__VI 0x00800000L
#define SCLK_DEEP_SLEEP_CNTL__RAMP_DIS_MASK__CI__VI     0x00000008L
#define SCLK_DEEP_SLEEP_CNTL__SCLK_RUNNING_MASK_MASK__CI__VI 0x00010000L
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_MASK_MASK__CI__VI 0x00020000L
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_NLC_MASK_MASK__CI__VI 0x02000000L
#define SCLK_DEEP_SLEEP_CNTL__SMU_BUSY_MASK_MASK__CI__VI 0x01000000L
#define SCLK_DEEP_SLEEP_CNTL__UVD_BUSY_MASK_MASK__CI__VI 0x00100000L
#define SCLK_DEEP_SLEEP_CNTL__VCE_BUSY_MASK_MASK__CI__VI 0x20000000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_DS_DIV_ID_MASK__CI__VI 0x00000007L
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_SS_DIV_ID_MASK__CI__VI 0x00000038L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_DS_DIV_ID_MASK__CI__VI 0x000e0000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_ENABLE_MASK__CI__VI 0x00010000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_SS_DIV_ID_MASK__CI__VI 0x00700000L
#define SCLK_MIN_DIV__FRACV_MASK__CI__VI                0x00000fffL
#define SCLK_MIN_DIV__INTV_MASK__CI__VI                 0x0007f000L
#define SCLK_PWRMGT_CNTL__AUTO_SCLK_PULSE_SKIP_MASK__CI__VI 0x00008000L
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_CNTL_MASK__CI__VI 0x00400000L
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_EN_MASK__CI__VI 0x00800000L
#define SCLK_PWRMGT_CNTL__DYNAMIC_PM_EN_MASK__CI__VI    0x00200000L
#define SCLK_PWRMGT_CNTL__DYN_GFX_CLK_OFF_EN_MASK       0x00000080L
#define SCLK_PWRMGT_CNTL__DYN_LIGHT_SLEEP_EN_MASK       0x00004000L
#define SCLK_PWRMGT_CNTL__DYN_PWR_DOWN_EN_MASK__CI__VI  0x00000004L
#define SCLK_PWRMGT_CNTL__FORCE_PM0_INTERRUPT_MASK      0x10000000L
#define SCLK_PWRMGT_CNTL__FORCE_PM1_INTERRUPT_MASK      0x20000000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_OFF_MASK        0x00000400L
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_ON_MASK         0x00000100L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D1_MASK      0x00000800L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D2_MASK      0x00001000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D3_MASK      0x00002000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_REQUEST_OFF_MASK      0x00000200L
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_EN_MASK__CI__VI 0x40000000L
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_MODE_MASK__CI__VI 0x80000000L
#define SCLK_PWRMGT_CNTL__LIGHT_SLEEP_COUNTER_MASK      0x001f0000L
#define SCLK_PWRMGT_CNTL__RESERVED_0_MASK__CI__VI       0x00000040L
#define SCLK_PWRMGT_CNTL__RESERVED_3_MASK__CI__VI       0x01000000L
#define SCLK_PWRMGT_CNTL__RESET_BUSY_CNT_MASK__CI__VI   0x00000010L
#define SCLK_PWRMGT_CNTL__RESET_SCLK_CNT_MASK__CI__VI   0x00000020L
#define SCLK_PWRMGT_CNTL__SCLK_LOW_D1_MASK              0x00000002L
#define SCLK_PWRMGT_CNTL__SCLK_PWRMGT_OFF_MASK          0x00000001L
#define SCLK_PWRMGT_CNTL__VOLTAGE_UPDATE_EN_MASK__CI__VI 0x02000000L
#define SCL_ALU_CONTROL__SCL_ALU_DISABLE_MASK__SI__VI   0x00000001L
#define SCL_BYPASS_CONTROL__SCL_BYPASS_MODE_MASK__SI__VI 0x00000003L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_ACK_MASK__SI__VI 0x00000100L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_FLAG_MASK__SI__VI 0x00000001L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_INT_STATUS_MASK__SI__VI 0x00010000L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_MASK_MASK__SI__VI 0x00001000L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE_MASK__SI 0x00030000L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_PHASE_MASK__SI__VI 0x00000f00L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX_MASK__SI__VI 0x0000000fL
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN_MASK__SI__VI 0x00008000L
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_MASK__SI__VI 0x00003fffL
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN_MASK__SI__VI 0x80000000L
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_MASK__SI__VI 0x3fff0000L
#define SCL_DEBUG__SCL_DEBUG_MASK__SI__VI               0xffffffffL
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_EN_MASK__SI__VI 0x00000010L
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_SCALE_FACTOR_MASK__SI__VI 0x00000007L
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_EN_MASK__SI__VI 0x00001000L
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_SCALE_FACTOR_MASK__SI__VI 0x00000700L
#define SCL_HORZ_FILTER_CONTROL__SCL_H_FILTER_PICK_NEAREST_MASK__SI__VI 0x00000001L
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO_MASK__SI__VI 0x03ffffffL
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR_MASK__SI__VI 0x00000f00L
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR_MASK__SI__VI 0x0000000fL
#define SCL_MODE_CHANGE_DET1__SCL_ALU_H_SCALE_RATIO_MASK__SI__VI 0x0fffff80L
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE_ACK_MASK__SI__VI 0x00000010L
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE_MASK__SI__VI 0x00000001L
#define SCL_MODE_CHANGE_DET2__SCL_ALU_V_SCALE_RATIO_MASK__SI__VI 0x001fffffL
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_HEIGHT_MASK__SI__VI 0x00003fffL
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_WIDTH_MASK__SI__VI 0x3fff0000L
#define SCL_MODE_CHANGE_MASK__SCL_MODE_CHANGE_MASK_MASK__SI__VI 0x00000001L
#define SCL_TEST_DEBUG_DATA__SCL_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define SCL_UPDATE__SCL_UPDATE_LOCK_MASK__SI__VI        0x00010000L
#define SCL_UPDATE__SCL_UPDATE_PENDING_MASK__SI__VI     0x00000001L
#define SCL_UPDATE__SCL_UPDATE_TAKEN_MASK__SI__VI       0x00000100L
#define SCL_VERT_FILTER_CONTROL__SCL_V_FILTER_PICK_NEAREST_MASK__SI__VI 0x00000001L
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT_MASK__SI 0x0000ffffL
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT_MASK__SI 0x00070000L
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC_MASK__SI  0x0000ffffL
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT_MASK__SI   0x00070000L
#define SCL_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO_MASK__SI__VI 0x03ffffffL
#define SCRATCH_ADDR__OBSOLETE_ADDR_MASK__CI__VI        0xffffffffL
#define SCRATCH_REG0__SCRATCH_REG0_MASK                 0xffffffffL
#define SCRATCH_REG1__SCRATCH_REG1_MASK                 0xffffffffL
#define SCRATCH_REG2__SCRATCH_REG2_MASK                 0xffffffffL
#define SCRATCH_REG3__SCRATCH_REG3_MASK                 0xffffffffL
#define SCRATCH_REG4__SCRATCH_REG4_MASK                 0xffffffffL
#define SCRATCH_REG5__SCRATCH_REG5_MASK                 0xffffffffL
#define SCRATCH_REG6__SCRATCH_REG6_MASK                 0xffffffffL
#define SCRATCH_REG7__SCRATCH_REG7_MASK                 0xffffffffL
#define SCRATCH_UMSK__OBSOLETE_SWAP_MASK__CI__VI        0x00030000L
#define SCRATCH_UMSK__OBSOLETE_UMSK_MASK__CI__VI        0x000000ffL
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK__CI__VI 0x00800000L
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK__CI__VI 0x00010000L
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK__CI__VI 0x00100000L
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI     0x00000ff0L
#define SDMA0_CLK_CTRL__ON_DELAY_MASK__CI__VI           0x0000000fL
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK__CI__VI     0x80000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK__CI__VI     0x40000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI     0x20000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI     0x10000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI     0x08000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK__CI__VI     0x04000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK__CI__VI     0x02000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI     0x01000000L
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK__CI__VI      0x00040000L
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK__CI__VI    0x10000000L
#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK__CI__VI       0x00000008L
#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK__CI__VI      0x00000010L
#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK__CI__VI      0x20000000L
#define SDMA0_CNTL__MC_RDREQ_CREDIT_MASK__CI__VI        0x0fc00000L
#define SDMA0_CNTL__MC_WRREQ_CREDIT_MASK__CI__VI        0x0001f800L
#define SDMA0_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__CI  0x00000002L
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK__CI__VI    0x00000004L
#define SDMA0_CNTL__TRAP_ENABLE_MASK__CI__VI            0x00000001L
#define SDMA0_F32_CNTL__HALT_MASK__CI__VI               0x00000001L
#define SDMA0_F32_CNTL__STEP_MASK__CI__VI               0x00000002L
#define SDMA0_FREEZE__FREEZE_MASK__CI__VI               0x00000010L
#define SDMA0_FREEZE__FROZEN_MASK__CI__VI               0x00000020L
#define SDMA0_GFX_APE1_CNTL__BASE_MASK__CI__VI          0x0000ffffL
#define SDMA0_GFX_APE1_CNTL__LIMIT_MASK__CI__VI         0xffff0000L
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK__CI__VI 0x00010000L
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL_MASK__CI__VI 0x0f000000L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK__CI__VI  0x00000008L
#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK__CI__VI     0x00000004L
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK__CI__VI         0xffffffffL
#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK__CI__VI         0xffffffe0L
#define SDMA0_GFX_IB_CNTL__CMD_VMID_MASK__CI__VI        0x000f0000L
#define SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK__CI__VI       0x00000001L
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI  0x00000010L
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK__CI__VI        0x003ffffcL
#define SDMA0_GFX_IB_RPTR__OFFSET_MASK__CI__VI          0x003ffffcL
#define SDMA0_GFX_IB_SIZE__SIZE_MASK__CI__VI            0x000fffffL
#define SDMA0_GFX_RB_BASE_HI__ADDR_MASK__CI__VI         0x00ffffffL
#define SDMA0_GFX_RB_BASE__ADDR_MASK__CI__VI            0xffffffffL
#define SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK__CI__VI       0x00000001L
#define SDMA0_GFX_RB_CNTL__RB_PRIV_MASK__CI__VI         0x00800000L
#define SDMA0_GFX_RB_CNTL__RB_SIZE_MASK__CI__VI         0x0000003eL
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI  0x00000200L
#define SDMA0_GFX_RB_CNTL__RB_VMID_MASK__CI__VI         0x0f000000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI    0xffffffffL
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI    0xfffffffcL
#define SDMA0_GFX_RB_RPTR__OFFSET_MASK__CI__VI          0xfffffffcL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_GFX_RB_WPTR__OFFSET_MASK__CI__VI          0xfffffffcL
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI    0x00003fffL
#define SDMA0_GFX_VIRTUAL_ADDR__ATC_MASK__CI__VI        0x00000001L
#define SDMA0_GFX_VIRTUAL_ADDR__PTR32_MASK__CI__VI      0x00000010L
#define SDMA0_GFX_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_GFX_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI    0x40000000L
#define SDMA0_HASH__BANK_BITS_MASK__CI__VI              0x00000070L
#define SDMA0_HASH__BANK_XOR_COUNT_MASK__CI__VI         0x00007000L
#define SDMA0_HASH__CHANNEL_BITS_MASK__CI__VI           0x00000007L
#define SDMA0_HASH__CHANNEL_XOR_COUNT_MASK__CI__VI      0x00000700L
#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK__CI__VI      0x003ffffcL
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0_MASK__CI__VI    0x00000002L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1_MASK__CI__VI    0x00000200L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0_MASK__CI__VI   0x00000001L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1_MASK__CI__VI   0x00000100L
#define SDMA0_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI      0x000000fcL
#define SDMA0_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI      0x0000fc00L
#define SDMA0_PHASE0_QUANTUM__PREFER_MASK__CI__VI       0x40000000L
#define SDMA0_PHASE0_QUANTUM__UNIT_MASK__CI__VI         0x0000000fL
#define SDMA0_PHASE0_QUANTUM__VALUE_MASK__CI__VI        0x00ffff00L
#define SDMA0_PHASE1_QUANTUM__PREFER_MASK__CI__VI       0x40000000L
#define SDMA0_PHASE1_QUANTUM__UNIT_MASK__CI__VI         0x0000000fL
#define SDMA0_PHASE1_QUANTUM__VALUE_MASK__CI__VI        0x00ffff00L
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK__CI__VI 0x00000100L
#define SDMA0_PROGRAM__STREAM_MASK__CI__VI              0xffffffffL
#define SDMA0_RB_RPTR_FETCH__OFFSET_MASK__CI__VI        0xfffffffcL
#define SDMA0_RLC0_APE1_CNTL__BASE_MASK__CI__VI         0x0000ffffL
#define SDMA0_RLC0_APE1_CNTL__LIMIT_MASK__CI__VI        0xffff0000L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK__CI__VI    0x00000004L
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK__CI__VI  0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK__CI__VI      0xfffffffcL
#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK__CI__VI      0x40000000L
#define SDMA0_RLC0_DOORBELL__ENABLE_MASK__CI__VI        0x10000000L
#define SDMA0_RLC0_DOORBELL__OFFSET_MASK__CI__VI        0x001fffffL
#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK__CI__VI        0xffffffffL
#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK__CI__VI        0xffffffe0L
#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK__CI__VI       0x000f0000L
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK__CI__VI       0x003ffffcL
#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK__CI__VI         0x003ffffcL
#define SDMA0_RLC0_IB_SIZE__SIZE_MASK__CI__VI           0x000fffffL
#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK__CI__VI        0x00ffffffL
#define SDMA0_RLC0_RB_BASE__ADDR_MASK__CI__VI           0xffffffffL
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK__CI__VI        0x00800000L
#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK__CI__VI        0x0000003eL
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK__CI__VI        0x0f000000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI   0xffffffffL
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI   0xfffffffcL
#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI   0x00003fffL
#define SDMA0_RLC0_VIRTUAL_ADDR__ATC_MASK__CI__VI       0x00000001L
#define SDMA0_RLC0_VIRTUAL_ADDR__PTR32_MASK__CI__VI     0x00000010L
#define SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_RLC0_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI   0x40000000L
#define SDMA0_RLC1_APE1_CNTL__BASE_MASK__CI__VI         0x0000ffffL
#define SDMA0_RLC1_APE1_CNTL__LIMIT_MASK__CI__VI        0xffff0000L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK__CI__VI    0x00000004L
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK__CI__VI  0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK__CI__VI      0xfffffffcL
#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK__CI__VI      0x40000000L
#define SDMA0_RLC1_DOORBELL__ENABLE_MASK__CI__VI        0x10000000L
#define SDMA0_RLC1_DOORBELL__OFFSET_MASK__CI__VI        0x001fffffL
#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK__CI__VI        0xffffffffL
#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK__CI__VI        0xffffffe0L
#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK__CI__VI       0x000f0000L
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK__CI__VI       0x003ffffcL
#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK__CI__VI         0x003ffffcL
#define SDMA0_RLC1_IB_SIZE__SIZE_MASK__CI__VI           0x000fffffL
#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK__CI__VI        0x00ffffffL
#define SDMA0_RLC1_RB_BASE__ADDR_MASK__CI__VI           0xffffffffL
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK__CI__VI        0x00800000L
#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK__CI__VI        0x0000003eL
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK__CI__VI        0x0f000000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI   0xffffffffL
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI   0xfffffffcL
#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI   0x00003fffL
#define SDMA0_RLC1_VIRTUAL_ADDR__ATC_MASK__CI__VI       0x00000001L
#define SDMA0_RLC1_VIRTUAL_ADDR__PTR32_MASK__CI__VI     0x00000010L
#define SDMA0_RLC1_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_RLC1_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI   0x40000000L
#define SDMA0_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__CI 0x0000ffffL
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__CI__VI 0xffffffffL
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL_MASK__CI__VI   0x00000400L
#define SDMA0_STATUS1_REG__CE_DST_IDLE_MASK__CI__VI     0x00000040L
#define SDMA0_STATUS1_REG__CE_INFO1_FULL_MASK__CI__VI   0x00004000L
#define SDMA0_STATUS1_REG__CE_INFO_FULL_MASK__CI__VI    0x00002000L
#define SDMA0_STATUS1_REG__CE_IN_IDLE_MASK__CI__VI      0x00000020L
#define SDMA0_STATUS1_REG__CE_OUT_IDLE_MASK__CI__VI     0x00000010L
#define SDMA0_STATUS1_REG__CE_RD_STALL_MASK__CI__VI     0x00020000L
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE_MASK__CI__VI    0x00000008L
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE_MASK__CI__VI   0x00000004L
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE_MASK__CI__VI    0x00000001L
#define SDMA0_STATUS1_REG__CE_WR_IDLE_MASK__CI__VI      0x00000002L
#define SDMA0_STATUS1_REG__CE_WR_STALL_MASK__CI__VI     0x00040000L
#define SDMA0_STATUS_REG__BLOCK_IDLE_MASK__CI__VI       0x00000100L
#define SDMA0_STATUS_REG__EX_IDLE_MASK__CI__VI          0x00000400L
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__CI__VI 0x00000800L
#define SDMA0_STATUS_REG__IB_CMD_FULL_MASK__CI__VI      0x00000080L
#define SDMA0_STATUS_REG__IB_CMD_IDLE_MASK__CI__VI      0x00000040L
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE_MASK__CI__VI  0x00040000L
#define SDMA0_STATUS_REG__IDLE_MASK__CI__VI             0x00000001L
#define SDMA0_STATUS_REG__INSIDE_IB_MASK__CI__VI        0x00000200L
#define SDMA0_STATUS_REG__INT_IDLE_MASK__CI__VI         0x40000000L
#define SDMA0_STATUS_REG__INT_REQ_STALL_MASK__CI__VI    0x80000000L
#define SDMA0_STATUS_REG__MC_RD_IDLE_MASK__CI__VI       0x00080000L
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__CI__VI 0x00400000L
#define SDMA0_STATUS_REG__MC_RD_RET_STALL_MASK__CI__VI  0x00200000L
#define SDMA0_STATUS_REG__MC_WR_IDLE_MASK__CI__VI       0x00002000L
#define SDMA0_STATUS_REG__PACKET_READY_MASK__CI__VI     0x00001000L
#define SDMA0_STATUS_REG__PREV_CMD_IDLE_MASK__CI__VI    0x02000000L
#define SDMA0_STATUS_REG__RB_CMD_FULL_MASK__CI__VI      0x00000020L
#define SDMA0_STATUS_REG__RB_CMD_IDLE_MASK__CI__VI      0x00000010L
#define SDMA0_STATUS_REG__RB_EMPTY_MASK__CI__VI         0x00000004L
#define SDMA0_STATUS_REG__RB_FULL_MASK__CI__VI          0x00000008L
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE_MASK__CI__VI  0x00020000L
#define SDMA0_STATUS_REG__REG_IDLE_MASK__CI__VI         0x00000002L
#define SDMA0_STATUS_REG__SEM_IDLE_MASK__CI__VI         0x04000000L
#define SDMA0_STATUS_REG__SEM_REQ_STALL_MASK__CI__VI    0x08000000L
#define SDMA0_STATUS_REG__SEM_RESP_STATE_MASK__CI__VI   0x30000000L
#define SDMA0_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__CI__VI 0x00000070L
#define SDMA0_UCODE_ADDR__VALUE_MASK__CI                0x000007ffL
#define SDMA0_UCODE_DATA__VALUE_MASK__CI__VI            0xffffffffL
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK__CI__VI 0x00800000L
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK__CI__VI 0x00010000L
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK__CI__VI 0x00100000L
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI     0x00000ff0L
#define SDMA1_CLK_CTRL__ON_DELAY_MASK__CI__VI           0x0000000fL
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK__CI__VI     0x80000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK__CI__VI     0x40000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI     0x20000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI     0x10000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI     0x08000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK__CI__VI     0x04000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK__CI__VI     0x02000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI     0x01000000L
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE_MASK__CI__VI      0x00040000L
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK__CI__VI    0x10000000L
#define SDMA1_CNTL__DATA_SWAP_ENABLE_MASK__CI__VI       0x00000008L
#define SDMA1_CNTL__FENCE_SWAP_ENABLE_MASK__CI__VI      0x00000010L
#define SDMA1_CNTL__FROZEN_INT_ENABLE_MASK__CI__VI      0x20000000L
#define SDMA1_CNTL__MC_RDREQ_CREDIT_MASK__CI__VI        0x0fc00000L
#define SDMA1_CNTL__MC_WRREQ_CREDIT_MASK__CI__VI        0x0001f800L
#define SDMA1_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__CI  0x00000002L
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK__CI__VI    0x00000004L
#define SDMA1_CNTL__TRAP_ENABLE_MASK__CI__VI            0x00000001L
#define SDMA1_CONFIG__SDMA_RDREQ_URG_MASK__CI__VI       0x00000f00L
#define SDMA1_CONFIG__SDMA_REQ_TRAN_MASK__CI__VI        0x00010000L
#define SDMA1_F32_CNTL__HALT_MASK__CI__VI               0x00000001L
#define SDMA1_F32_CNTL__STEP_MASK__CI__VI               0x00000002L
#define SDMA1_FREEZE__FREEZE_MASK__CI__VI               0x00000010L
#define SDMA1_FREEZE__FROZEN_MASK__CI__VI               0x00000020L
#define SDMA1_GFX_APE1_CNTL__BASE_MASK__CI__VI          0x0000ffffL
#define SDMA1_GFX_APE1_CNTL__LIMIT_MASK__CI__VI         0xffff0000L
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX_MASK__CI__VI 0x00010000L
#define SDMA1_GFX_CONTEXT_CNTL__SESSION_SEL_MASK__CI__VI 0x0f000000L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED_MASK__CI__VI  0x00000008L
#define SDMA1_GFX_CONTEXT_STATUS__IDLE_MASK__CI__VI     0x00000004L
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_IB_BASE_HI__ADDR_MASK__CI__VI         0xffffffffL
#define SDMA1_GFX_IB_BASE_LO__ADDR_MASK__CI__VI         0xffffffe0L
#define SDMA1_GFX_IB_CNTL__CMD_VMID_MASK__CI__VI        0x000f0000L
#define SDMA1_GFX_IB_CNTL__IB_ENABLE_MASK__CI__VI       0x00000001L
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI  0x00000010L
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_GFX_IB_OFFSET__OFFSET_MASK__CI__VI        0x003ffffcL
#define SDMA1_GFX_IB_RPTR__OFFSET_MASK__CI__VI          0x003ffffcL
#define SDMA1_GFX_IB_SIZE__SIZE_MASK__CI__VI            0x000fffffL
#define SDMA1_GFX_RB_BASE_HI__ADDR_MASK__CI__VI         0x00ffffffL
#define SDMA1_GFX_RB_BASE__ADDR_MASK__CI__VI            0xffffffffL
#define SDMA1_GFX_RB_CNTL__RB_ENABLE_MASK__CI__VI       0x00000001L
#define SDMA1_GFX_RB_CNTL__RB_PRIV_MASK__CI__VI         0x00800000L
#define SDMA1_GFX_RB_CNTL__RB_SIZE_MASK__CI__VI         0x0000003eL
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI  0x00000200L
#define SDMA1_GFX_RB_CNTL__RB_VMID_MASK__CI__VI         0x0f000000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI    0xffffffffL
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI    0xfffffffcL
#define SDMA1_GFX_RB_RPTR__OFFSET_MASK__CI__VI          0xfffffffcL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_GFX_RB_WPTR__OFFSET_MASK__CI__VI          0xfffffffcL
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI    0x00003fffL
#define SDMA1_GFX_VIRTUAL_ADDR__ATC_MASK__CI__VI        0x00000001L
#define SDMA1_GFX_VIRTUAL_ADDR__PTR32_MASK__CI__VI      0x00000010L
#define SDMA1_GFX_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_GFX_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI    0x40000000L
#define SDMA1_HASH__BANK_BITS_MASK__CI__VI              0x00000070L
#define SDMA1_HASH__BANK_XOR_COUNT_MASK__CI__VI         0x00007000L
#define SDMA1_HASH__CHANNEL_BITS_MASK__CI__VI           0x00000007L
#define SDMA1_HASH__CHANNEL_XOR_COUNT_MASK__CI__VI      0x00000700L
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK__CI__VI      0x003ffffcL
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0_MASK__CI__VI    0x00000002L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1_MASK__CI__VI    0x00000200L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0_MASK__CI__VI   0x00000001L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1_MASK__CI__VI   0x00000100L
#define SDMA1_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI      0x000000fcL
#define SDMA1_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI      0x0000fc00L
#define SDMA1_PHASE0_QUANTUM__PREFER_MASK__CI__VI       0x40000000L
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK__CI__VI         0x0000000fL
#define SDMA1_PHASE0_QUANTUM__VALUE_MASK__CI__VI        0x00ffff00L
#define SDMA1_PHASE1_QUANTUM__PREFER_MASK__CI__VI       0x40000000L
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK__CI__VI         0x0000000fL
#define SDMA1_PHASE1_QUANTUM__VALUE_MASK__CI__VI        0x00ffff00L
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK__CI__VI 0x00000100L
#define SDMA1_PROGRAM__STREAM_MASK__CI__VI              0xffffffffL
#define SDMA1_RB_RPTR_FETCH__OFFSET_MASK__CI__VI        0xfffffffcL
#define SDMA1_RLC0_APE1_CNTL__BASE_MASK__CI__VI         0x0000ffffL
#define SDMA1_RLC0_APE1_CNTL__LIMIT_MASK__CI__VI        0xffff0000L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE_MASK__CI__VI    0x00000004L
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR_MASK__CI__VI  0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__DATA_MASK__CI__VI      0xfffffffcL
#define SDMA1_RLC0_DOORBELL__CAPTURED_MASK__CI__VI      0x40000000L
#define SDMA1_RLC0_DOORBELL__ENABLE_MASK__CI__VI        0x10000000L
#define SDMA1_RLC0_DOORBELL__OFFSET_MASK__CI__VI        0x001fffffL
#define SDMA1_RLC0_IB_BASE_HI__ADDR_MASK__CI__VI        0xffffffffL
#define SDMA1_RLC0_IB_BASE_LO__ADDR_MASK__CI__VI        0xffffffe0L
#define SDMA1_RLC0_IB_CNTL__CMD_VMID_MASK__CI__VI       0x000f0000L
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_RLC0_IB_OFFSET__OFFSET_MASK__CI__VI       0x003ffffcL
#define SDMA1_RLC0_IB_RPTR__OFFSET_MASK__CI__VI         0x003ffffcL
#define SDMA1_RLC0_IB_SIZE__SIZE_MASK__CI__VI           0x000fffffL
#define SDMA1_RLC0_RB_BASE_HI__ADDR_MASK__CI__VI        0x00ffffffL
#define SDMA1_RLC0_RB_BASE__ADDR_MASK__CI__VI           0xffffffffL
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA1_RLC0_RB_CNTL__RB_PRIV_MASK__CI__VI        0x00800000L
#define SDMA1_RLC0_RB_CNTL__RB_SIZE_MASK__CI__VI        0x0000003eL
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA1_RLC0_RB_CNTL__RB_VMID_MASK__CI__VI        0x0f000000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI   0xffffffffL
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI   0xfffffffcL
#define SDMA1_RLC0_RB_RPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_RLC0_RB_WPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI   0x00003fffL
#define SDMA1_RLC0_VIRTUAL_ADDR__ATC_MASK__CI__VI       0x00000001L
#define SDMA1_RLC0_VIRTUAL_ADDR__PTR32_MASK__CI__VI     0x00000010L
#define SDMA1_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_RLC0_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI   0x40000000L
#define SDMA1_RLC1_APE1_CNTL__BASE_MASK__CI__VI         0x0000ffffL
#define SDMA1_RLC1_APE1_CNTL__LIMIT_MASK__CI__VI        0xffff0000L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE_MASK__CI__VI    0x00000004L
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR_MASK__CI__VI  0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__DATA_MASK__CI__VI      0xfffffffcL
#define SDMA1_RLC1_DOORBELL__CAPTURED_MASK__CI__VI      0x40000000L
#define SDMA1_RLC1_DOORBELL__ENABLE_MASK__CI__VI        0x10000000L
#define SDMA1_RLC1_DOORBELL__OFFSET_MASK__CI__VI        0x001fffffL
#define SDMA1_RLC1_IB_BASE_HI__ADDR_MASK__CI__VI        0xffffffffL
#define SDMA1_RLC1_IB_BASE_LO__ADDR_MASK__CI__VI        0xffffffe0L
#define SDMA1_RLC1_IB_CNTL__CMD_VMID_MASK__CI__VI       0x000f0000L
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_RLC1_IB_OFFSET__OFFSET_MASK__CI__VI       0x003ffffcL
#define SDMA1_RLC1_IB_RPTR__OFFSET_MASK__CI__VI         0x003ffffcL
#define SDMA1_RLC1_IB_SIZE__SIZE_MASK__CI__VI           0x000fffffL
#define SDMA1_RLC1_RB_BASE_HI__ADDR_MASK__CI__VI        0x00ffffffL
#define SDMA1_RLC1_RB_BASE__ADDR_MASK__CI__VI           0xffffffffL
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE_MASK__CI__VI      0x00000001L
#define SDMA1_RLC1_RB_CNTL__RB_PRIV_MASK__CI__VI        0x00800000L
#define SDMA1_RLC1_RB_CNTL__RB_SIZE_MASK__CI__VI        0x0000003eL
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA1_RLC1_RB_CNTL__RB_VMID_MASK__CI__VI        0x0f000000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI   0xffffffffL
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI   0xfffffffcL
#define SDMA1_RLC1_RB_RPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_RLC1_RB_WPTR__OFFSET_MASK__CI__VI         0xfffffffcL
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI   0x00003fffL
#define SDMA1_RLC1_VIRTUAL_ADDR__ATC_MASK__CI__VI       0x00000001L
#define SDMA1_RLC1_VIRTUAL_ADDR__PTR32_MASK__CI__VI     0x00000010L
#define SDMA1_RLC1_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_RLC1_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI   0x40000000L
#define SDMA1_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__CI 0x0000ffffL
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__CI__VI 0xffffffffL
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL_MASK__CI__VI   0x00000400L
#define SDMA1_STATUS1_REG__CE_DST_IDLE_MASK__CI__VI     0x00000040L
#define SDMA1_STATUS1_REG__CE_INFO1_FULL_MASK__CI__VI   0x00004000L
#define SDMA1_STATUS1_REG__CE_INFO_FULL_MASK__CI__VI    0x00002000L
#define SDMA1_STATUS1_REG__CE_IN_IDLE_MASK__CI__VI      0x00000020L
#define SDMA1_STATUS1_REG__CE_OUT_IDLE_MASK__CI__VI     0x00000010L
#define SDMA1_STATUS1_REG__CE_RD_STALL_MASK__CI__VI     0x00020000L
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE_MASK__CI__VI    0x00000008L
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE_MASK__CI__VI   0x00000004L
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE_MASK__CI__VI    0x00000001L
#define SDMA1_STATUS1_REG__CE_WR_IDLE_MASK__CI__VI      0x00000002L
#define SDMA1_STATUS1_REG__CE_WR_STALL_MASK__CI__VI     0x00040000L
#define SDMA1_STATUS_REG__BLOCK_IDLE_MASK__CI__VI       0x00000100L
#define SDMA1_STATUS_REG__EX_IDLE_MASK__CI__VI          0x00000400L
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__CI__VI 0x00000800L
#define SDMA1_STATUS_REG__IB_CMD_FULL_MASK__CI__VI      0x00000080L
#define SDMA1_STATUS_REG__IB_CMD_IDLE_MASK__CI__VI      0x00000040L
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE_MASK__CI__VI  0x00040000L
#define SDMA1_STATUS_REG__IDLE_MASK__CI__VI             0x00000001L
#define SDMA1_STATUS_REG__INSIDE_IB_MASK__CI__VI        0x00000200L
#define SDMA1_STATUS_REG__INT_IDLE_MASK__CI__VI         0x40000000L
#define SDMA1_STATUS_REG__INT_REQ_STALL_MASK__CI__VI    0x80000000L
#define SDMA1_STATUS_REG__MC_RD_IDLE_MASK__CI__VI       0x00080000L
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__CI__VI 0x00400000L
#define SDMA1_STATUS_REG__MC_RD_RET_STALL_MASK__CI__VI  0x00200000L
#define SDMA1_STATUS_REG__MC_WR_IDLE_MASK__CI__VI       0x00002000L
#define SDMA1_STATUS_REG__PACKET_READY_MASK__CI__VI     0x00001000L
#define SDMA1_STATUS_REG__PREV_CMD_IDLE_MASK__CI__VI    0x02000000L
#define SDMA1_STATUS_REG__RB_CMD_FULL_MASK__CI__VI      0x00000020L
#define SDMA1_STATUS_REG__RB_CMD_IDLE_MASK__CI__VI      0x00000010L
#define SDMA1_STATUS_REG__RB_EMPTY_MASK__CI__VI         0x00000004L
#define SDMA1_STATUS_REG__RB_FULL_MASK__CI__VI          0x00000008L
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE_MASK__CI__VI  0x00020000L
#define SDMA1_STATUS_REG__REG_IDLE_MASK__CI__VI         0x00000002L
#define SDMA1_STATUS_REG__SEM_IDLE_MASK__CI__VI         0x04000000L
#define SDMA1_STATUS_REG__SEM_REQ_STALL_MASK__CI__VI    0x08000000L
#define SDMA1_STATUS_REG__SEM_RESP_STATE_MASK__CI__VI   0x30000000L
#define SDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__CI__VI 0x00000070L
#define SDMA1_UCODE_ADDR__VALUE_MASK__CI                0x000007ffL
#define SDMA1_UCODE_DATA__VALUE_MASK__CI__VI            0xffffffffL
#define SDMA_CONFIG__SDMA_RDREQ_URG_MASK__CI__VI        0x00000f00L
#define SDMA_CONFIG__SDMA_REQ_TRAN_MASK__CI__VI         0x00010000L
#define SDMA_PGFSM_CONFIG__FSM_ADDR_MASK__CI__VI        0x000000ffL
#define SDMA_PGFSM_CONFIG__P1_SELECT_MASK__CI__VI       0x00000400L
#define SDMA_PGFSM_CONFIG__P2_SELECT_MASK__CI__VI       0x00000800L
#define SDMA_PGFSM_CONFIG__POWER_DOWN_MASK__CI__VI      0x00000100L
#define SDMA_PGFSM_CONFIG__POWER_UP_MASK__CI__VI        0x00000200L
#define SDMA_PGFSM_CONFIG__READ_MASK__CI__VI            0x00002000L
#define SDMA_PGFSM_CONFIG__REG_ADDR_MASK__CI__VI        0xf0000000L
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE_MASK__CI__VI   0x08000000L
#define SDMA_PGFSM_CONFIG__WRITE_MASK__CI__VI           0x00001000L
#define SDMA_PGFSM_READ__VALUE_MASK__CI__VI             0x00ffffffL
#define SDMA_PGFSM_WRITE__VALUE_MASK__CI__VI            0xffffffffL
#define SDMA_POWER_GATING__AUTOMATIC_STATUS_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA_POWER_GATING__PG_CNTL_ENABLE_MASK__CI__VI  0x00000001L
#define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK__CI__VI  0x00000030L
#define SDMA_POWER_GATING__PG_STATE_VALID_MASK__CI__VI  0x00000004L
#define SDMA_POWER_GATING__POWER_OFF_DELAY_MASK__CI__VI 0x000fff00L
#define SDMA_POWER_GATING__POWER_ON_DELAY_MASK__CI__VI  0xfff00000L
#define SDMA_POWER_GATING__SDMA0_ON_CONDITION_MASK__CI__VI 0x00000040L
#define SDMA_POWER_GATING__SDMA1_ON_CONDITION_MASK__CI__VI 0x00000080L
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN_MASK__CI__VI 0x00000002L
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN_MASK__CI__VI 0x00000001L
#define SEM_EDC_CONFIG__DIS_EDC_MASK__CI__VI            0x00000002L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0_MASK       0x00000007L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1_MASK       0x00000038L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2_MASK       0x000001c0L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3_MASK       0x00000e00L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0_MASK__CI__VI 0x001c0000L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0_MASK__CI__VI 0x00007000L
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0_MASK__CI__VI 0x00038000L
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0_MASK__CI__VI 0x00e00000L
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_MASK       0x0000ff00L
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE_MASK       0x000000ffL
#define SEM_MAILBOX__HOSTPORT_MASK                      0x0000ff00L
#define SEM_MAILBOX__SIDEPORT_MASK                      0x000000ffL
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT_MASK__CI__VI   0x00003f00L
#define SEM_MCIF_CONFIG__MC_REQ_SWAP_MASK               0x00000003L
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT_MASK__CI__VI   0x000000fcL
#define SEM_STATUS__CHECK0_FIFO_FULL_MASK__CI__VI       0x00000020L
#define SEM_STATUS__CPG1_MAILBOX_PENDING_MASK__CI__VI   0x00001000L
#define SEM_STATUS__CPG2_MAILBOX_PENDING_MASK__CI__VI   0x00002000L
#define SEM_STATUS__MC_RDREQ_FIFO_FULL_MASK__CI__VI     0x00000004L
#define SEM_STATUS__MC_RDREQ_PENDING_MASK__CI__VI       0x00000040L
#define SEM_STATUS__MC_WRREQ_FIFO_FULL_MASK__CI__VI     0x00000008L
#define SEM_STATUS__MC_WRREQ_PENDING_MASK__CI__VI       0x00000080L
#define SEM_STATUS__SDMA0_MAILBOX_PENDING_MASK__CI__VI  0x00000100L
#define SEM_STATUS__SDMA1_MAILBOX_PENDING_MASK__CI__VI  0x00000200L
#define SEM_STATUS__SEM_IDLE_MASK__CI__VI               0x00000001L
#define SEM_STATUS__SEM_INTERNAL_IDLE_MASK__CI__VI      0x00000002L
#define SEM_STATUS__UVD_MAILBOX_PENDING_MASK__CI__VI    0x00000400L
#define SEM_STATUS__VCE_MAILBOX_PENDING_MASK__CI__VI    0x00000800L
#define SEM_STATUS__WRITE1_FIFO_FULL_MASK__CI__VI       0x00000010L
#define SEQ00__SEQ_RST0B_MASK__SI__VI                   0x00000001L
#define SEQ00__SEQ_RST1B_MASK__SI__VI                   0x00000002L
#define SEQ01__SEQ_DOT8_MASK__SI__VI                    0x00000001L
#define SEQ01__SEQ_MAXBW_MASK__SI__VI                   0x00000020L
#define SEQ01__SEQ_PCLKBY2_MASK__SI__VI                 0x00000008L
#define SEQ01__SEQ_SHIFT2_MASK__SI__VI                  0x00000004L
#define SEQ01__SEQ_SHIFT4_MASK__SI__VI                  0x00000010L
#define SEQ02__SEQ_MAP0_EN_MASK__SI__VI                 0x00000001L
#define SEQ02__SEQ_MAP1_EN_MASK__SI__VI                 0x00000002L
#define SEQ02__SEQ_MAP2_EN_MASK__SI__VI                 0x00000004L
#define SEQ02__SEQ_MAP3_EN_MASK__SI__VI                 0x00000008L
#define SEQ03__SEQ_FONT_A0_MASK__SI__VI                 0x00000020L
#define SEQ03__SEQ_FONT_A1_MASK__SI__VI                 0x00000004L
#define SEQ03__SEQ_FONT_A2_MASK__SI__VI                 0x00000008L
#define SEQ03__SEQ_FONT_B0_MASK__SI__VI                 0x00000010L
#define SEQ03__SEQ_FONT_B1_MASK__SI__VI                 0x00000001L
#define SEQ03__SEQ_FONT_B2_MASK__SI__VI                 0x00000002L
#define SEQ04__SEQ_256K_MASK__SI__VI                    0x00000002L
#define SEQ04__SEQ_CHAIN_MASK__SI__VI                   0x00000008L
#define SEQ04__SEQ_ODDEVEN_MASK__SI__VI                 0x00000004L
#define SEQ8_DATA__SEQ_DATA_MASK__SI__VI                0x000000ffL
#define SEQ8_IDX__SEQ_IDX_MASK__SI__VI                  0x00000007L
#define SETUP_DEBUG_REG0__cl_dyn_sclk_vld_MASK          0x80000000L
#define SETUP_DEBUG_REG0__event_gated_MASK              0x10000000L
#define SETUP_DEBUG_REG0__event_id_gated_MASK           0x0fc00000L
#define SETUP_DEBUG_REG0__ge_stallb_MASK                0x00004000L
#define SETUP_DEBUG_REG0__geom_busy_MASK                0x00200000L
#define SETUP_DEBUG_REG0__geom_enable_MASK              0x00008000L
#define SETUP_DEBUG_REG0__pfifo_busy_MASK               0x00080000L
#define SETUP_DEBUG_REG0__pmode_prim_gated_MASK         0x20000000L
#define SETUP_DEBUG_REG0__pmode_state_MASK              0x00003f00L
#define SETUP_DEBUG_REG0__su_baryc_cntl_state_MASK      0x00000003L
#define SETUP_DEBUG_REG0__su_clip_baryc_free_MASK       0x00030000L
#define SETUP_DEBUG_REG0__su_clip_rtr_MASK              0x00040000L
#define SETUP_DEBUG_REG0__su_cntl_busy_MASK             0x00100000L
#define SETUP_DEBUG_REG0__su_cntl_state_MASK            0x0000003cL
#define SETUP_DEBUG_REG0__su_dyn_sclk_vld_MASK          0x40000000L
#define SETUP_DEBUG_REG1__x_sort0_gated_23_8_MASK       0xffff0000L
#define SETUP_DEBUG_REG1__y_sort0_gated_23_8_MASK       0x0000ffffL
#define SETUP_DEBUG_REG2__x_sort1_gated_23_8_MASK       0xffff0000L
#define SETUP_DEBUG_REG2__y_sort1_gated_23_8_MASK       0x0000ffffL
#define SETUP_DEBUG_REG3__x_sort2_gated_23_8_MASK       0xffff0000L
#define SETUP_DEBUG_REG3__y_sort2_gated_23_8_MASK       0x0000ffffL
#define SETUP_DEBUG_REG4__attr_indx_sort0_gated_MASK    0x00003fffL
#define SETUP_DEBUG_REG4__backfacing_gated_MASK         0x00008000L
#define SETUP_DEBUG_REG4__clipped_gated_MASK            0x00080000L
#define SETUP_DEBUG_REG4__dealloc_slot_gated_MASK       0x00700000L
#define SETUP_DEBUG_REG4__diamond_rule_gated_MASK       0x03000000L
#define SETUP_DEBUG_REG4__eop_gated_MASK                0x80000000L
#define SETUP_DEBUG_REG4__fpov_gated_MASK               0x60000000L
#define SETUP_DEBUG_REG4__null_prim_gated_MASK          0x00004000L
#define SETUP_DEBUG_REG4__st_indx_gated_MASK            0x00070000L
#define SETUP_DEBUG_REG4__type_gated_MASK               0x1c000000L
#define SETUP_DEBUG_REG4__xmajor_gated_MASK             0x00800000L
#define SETUP_DEBUG_REG5__attr_indx_sort1_gated_MASK    0x0fffc000L
#define SETUP_DEBUG_REG5__attr_indx_sort2_gated_MASK    0x00003fffL
#define SETUP_DEBUG_REG5__pa_reg_sclk_vld_MASK          0x80000000L
#define SETUP_DEBUG_REG5__provoking_vtx_gated_MASK      0x30000000L
#define SETUP_DEBUG_REG5__valid_prim_gated_MASK         0x40000000L
#define SH_HIDDEN_PRIVATE_BASE_VMID__ADDRESS_MASK__CI__VI 0xffffffffL
#define SH_MEM_APE1_BASE__BASE_MASK__CI__VI             0xffffffffL
#define SH_MEM_APE1_LIMIT__LIMIT_MASK__CI__VI           0xffffffffL
#define SH_MEM_BASES__PRIVATE_BASE_MASK__CI__VI         0x0000ffffL
#define SH_MEM_BASES__SHARED_BASE_MASK__CI__VI          0xffff0000L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK__CI          0x0000000cL
#define SH_MEM_CONFIG__APE1_MTYPE_MASK__CI              0x00000380L
#define SH_MEM_CONFIG__DEFAULT_MTYPE_MASK__CI           0x00000070L
#define SH_MEM_CONFIG__PRIVATE_ATC_MASK__CI             0x00000002L
#define SH_MEM_CONFIG__PTR32_MASK__CI                   0x00000001L
#define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE_MASK__CI__VI 0x00000006L
#define SH_STATIC_MEM_CONFIG__INDEX_STRIDE_MASK__CI__VI 0x00000018L
#define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE_MASK__CI__VI 0x000000e0L
#define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL_MASK__CI__VI 0x0000ff00L
#define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE_MASK__CI__VI 0x00000001L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE0_MASK__SI__VI 0x000000ffL
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE1_MASK__SI__VI 0x0000ff00L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE2_MASK__SI__VI 0x00ff0000L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE3_MASK__SI__VI 0xff000000L
#define SLAVE_COMM_CNTL_REG__COMM_PORT_MSG_TO_HOST_IN_PROGRESS_MASK__SI__VI 0x00000100L
#define SLAVE_COMM_CNTL_REG__SLAVE_COMM_INTERRUPT_MASK__SI__VI 0x00000001L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE0_MASK__SI__VI 0x000000ffL
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE1_MASK__SI__VI 0x0000ff00L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE2_MASK__SI__VI 0x00ff0000L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE3_MASK__SI__VI 0xff000000L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE0_MASK__SI__VI 0x000000ffL
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE1_MASK__SI__VI 0x0000ff00L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE2_MASK__SI__VI 0x00ff0000L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE3_MASK__SI__VI 0xff000000L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE0_MASK__SI__VI 0x000000ffL
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE1_MASK__SI__VI 0x0000ff00L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE2_MASK__SI__VI 0x00ff0000L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE3_MASK__SI__VI 0xff000000L
#define SLAVE_HANG_ERROR__AUDIO_HANG_ERROR_MASK         0x00000010L
#define SLAVE_HANG_ERROR__CEC_HANG_ERROR_MASK__CI__VI   0x00000020L
#define SLAVE_HANG_ERROR__DOORBELL_HANG_ERROR_MASK__CI__VI 0x00000100L
#define SLAVE_HANG_ERROR__GARLIC_HANG_ERROR_MASK__CI__VI 0x00000200L
#define SLAVE_HANG_ERROR__HDP_HANG_ERROR_MASK           0x00000002L
#define SLAVE_HANG_ERROR__ROM_HANG_ERROR_MASK           0x00000008L
#define SLAVE_HANG_ERROR__SRBM_HANG_ERROR_MASK          0x00000001L
#define SLAVE_HANG_ERROR__VGA_HANG_ERROR_MASK           0x00000004L
#define SLAVE_HANG_ERROR__XDMA_HANG_ERROR_MASK__CI__VI  0x00000080L
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_TIMER_SEL_MASK 0x0000000eL
#define SLAVE_REQ_CREDIT_CNTL__BIF_AZ_REQ_CREDIT_MASK   0x00100000L
#define SLAVE_REQ_CREDIT_CNTL__BIF_HDP_REQ_CREDIT_MASK  0x00007c00L
#define SLAVE_REQ_CREDIT_CNTL__BIF_ROM_REQ_CREDIT_MASK  0x00008000L
#define SLAVE_REQ_CREDIT_CNTL__BIF_SRBM_REQ_CREDIT_MASK 0x0000001fL
#define SLAVE_REQ_CREDIT_CNTL__BIF_VGA_REQ_CREDIT_MASK  0x000001e0L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_A_MASK__CI__VI      0x00000001L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_MODE_MASK__CI__VI   0x00000004L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SEL_MASK__CI__VI    0x00000002L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEWN_MASK__CI      0x00000200L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN0_MASK__CI__VI    0x00000020L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN1_MASK__CI__VI    0x00000040L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN2_MASK__CI__VI    0x00000080L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN3_MASK__CI__VI    0x00000100L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SPARE_MASK__CI__VI  0x00000018L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_WAKE_MASK__CI__VI   0x00000400L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_A_MASK__CI__VI      0x00000001L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_MODE_MASK__CI__VI   0x00000004L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SEL_MASK__CI__VI    0x00000002L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEWN_MASK__CI      0x00000200L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN0_MASK__CI__VI    0x00000020L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN1_MASK__CI__VI    0x00000040L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN2_MASK__CI__VI    0x00000080L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN3_MASK__CI__VI    0x00000100L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SPARE_MASK__CI__VI  0x00000018L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_WAKE_MASK__CI__VI   0x00000400L
#define SMBUS_SLV_CNTL__SMB_SLV_ADR_MASK__CI            0x000000feL
#define SMBUS_SLV_CNTL__SMB_SOFT_RESET_MASK__CI         0x00000001L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0_MASK  0x00000001L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1_MASK__CI__VI 0x00000002L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1_MASK__SI 0x00000100L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2_MASK__CI__VI 0x00000004L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2_MASK__SI 0x00010000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3_MASK__CI__VI 0x00000008L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3_MASK__SI 0x01000000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_4_MASK__CI__VI 0x00000010L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_5_MASK__CI__VI 0x00000020L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_6_MASK__CI__VI 0x00000040L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_7_MASK__CI__VI 0x00000080L
#define SMC_IND_DATA_0__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_1__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_2__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_3__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_4__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_5__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_6__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA_7__SMC_IND_DATA_MASK__CI__VI       0xffffffffL
#define SMC_IND_DATA__SMC_IND_DATA_MASK                 0xffffffffL
#define SMC_IND_INDEX_0__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_1__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_2__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_3__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_4__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_5__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_6__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX_7__SMC_IND_ADDR_MASK__CI__VI      0xffffffffL
#define SMC_IND_INDEX__SMC_IND_ADDR_MASK                0xffffffffL
#define SMC_MESSAGE_0__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_0__SMC_MSG_MASK__SI                 0xffffffffL
#define SMC_MESSAGE_10__SMC_MSG_MASK__CI__VI            0x0000ffffL
#define SMC_MESSAGE_11__SMC_MSG_MASK__CI__VI            0x0000ffffL
#define SMC_MESSAGE_1__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_1__SMC_MSG_MASK__SI                 0xffffffffL
#define SMC_MESSAGE_2__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_3__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_4__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_5__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_6__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_7__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_8__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MESSAGE_9__SMC_MSG_MASK__CI__VI             0x0000ffffL
#define SMC_MSG_ARG_0__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_10__SMC_MSG_ARG_MASK__CI__VI        0xffffffffL
#define SMC_MSG_ARG_11__SMC_MSG_ARG_MASK__CI__VI        0xffffffffL
#define SMC_MSG_ARG_1__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_2__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_3__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_4__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_5__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_6__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_7__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_8__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_MSG_ARG_9__SMC_MSG_ARG_MASK__CI__VI         0xffffffffL
#define SMC_PC_C__smc_pc_c_MASK__CI__VI                 0xffffffffL
#define SMC_RESP_0__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_0__SMC_RESP_MASK__SI                   0xffffffffL
#define SMC_RESP_10__SMC_RESP_MASK__CI__VI              0x0000ffffL
#define SMC_RESP_11__SMC_RESP_MASK__CI__VI              0x0000ffffL
#define SMC_RESP_1__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_1__SMC_RESP_MASK__SI                   0xffffffffL
#define SMC_RESP_2__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_3__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_4__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_5__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_6__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_7__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_8__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_RESP_9__SMC_RESP_MASK__CI__VI               0x0000ffffL
#define SMC_SCRATCH9__SCRATCH_VALUE_MASK                0xffffffffL
#define SMC_SYSCON_MSG_ARG_0__smc_msg_arg_MASK__CI__VI  0xffffffffL
#define SMU_EFUSE_0__EFUSE_DATA_MASK__CI__VI            0xffffffffL
#define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ_MASK__CI__VI  0xffffffffL
#define SMU_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI     0xffffffffL
#define SMU_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI    0xffffffffL
#define SPI_ARB_CYCLES_0__TS0_DURATION_MASK             0x0000ffffL
#define SPI_ARB_CYCLES_0__TS1_DURATION_MASK             0xffff0000L
#define SPI_ARB_CYCLES_1__TS2_DURATION_MASK             0x0000ffffL
#define SPI_ARB_CYCLES_1__TS3_DURATION_MASK__CI__VI     0xffff0000L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK__CI__VI   0x00000007L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK__CI__VI   0x00000038L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK__CI__VI   0x000001c0L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK__CI__VI   0x00000e00L
#define SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK__CI__VI     0x00003000L
#define SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK__CI__VI     0x0000c000L
#define SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK__CI__VI     0x00030000L
#define SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK__CI__VI     0x000c0000L
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK        0x01000000L
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK         0x00000100L
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK       0x00001000L
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK          0x00000001L
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK        0x00000010L
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK         0x00030000L
#define SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK              0x00100000L
#define SPI_CDBG_SYS_CS0__PIPE0_MASK__CI__VI            0x000000ffL
#define SPI_CDBG_SYS_CS0__PIPE1_MASK__CI__VI            0x0000ff00L
#define SPI_CDBG_SYS_CS0__PIPE2_MASK__CI__VI            0x00ff0000L
#define SPI_CDBG_SYS_CS0__PIPE3_MASK__CI__VI            0xff000000L
#define SPI_CDBG_SYS_CS1__PIPE0_MASK__CI__VI            0x000000ffL
#define SPI_CDBG_SYS_CS1__PIPE1_MASK__CI__VI            0x0000ff00L
#define SPI_CDBG_SYS_CS1__PIPE2_MASK__CI__VI            0x00ff0000L
#define SPI_CDBG_SYS_CS1__PIPE3_MASK__CI__VI            0xff000000L
#define SPI_CDBG_SYS_GFX__CS_EN_MASK__CI__VI            0x00000040L
#define SPI_CDBG_SYS_GFX__ES_EN_MASK__CI__VI            0x00000008L
#define SPI_CDBG_SYS_GFX__GS_EN_MASK__CI__VI            0x00000004L
#define SPI_CDBG_SYS_GFX__HS_EN_MASK__CI__VI            0x00000010L
#define SPI_CDBG_SYS_GFX__LS_EN_MASK__CI__VI            0x00000020L
#define SPI_CDBG_SYS_GFX__PS_EN_MASK__CI__VI            0x00000001L
#define SPI_CDBG_SYS_GFX__VS_EN_MASK__CI__VI            0x00000002L
#define SPI_CDBG_SYS_HP3D__ES_EN_MASK__CI__VI           0x00000008L
#define SPI_CDBG_SYS_HP3D__GS_EN_MASK__CI__VI           0x00000004L
#define SPI_CDBG_SYS_HP3D__HS_EN_MASK__CI__VI           0x00000010L
#define SPI_CDBG_SYS_HP3D__LS_EN_MASK__CI__VI           0x00000020L
#define SPI_CDBG_SYS_HP3D__PS_EN_MASK__CI__VI           0x00000001L
#define SPI_CDBG_SYS_HP3D__VS_EN_MASK__CI__VI           0x00000002L
#define SPI_COMPUTE_QUEUE_RESET__RESET_MASK__CI__VI     0x00000001L
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK 0x00000100L
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK 0x00000010L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK__CI__VI 0x00003c00L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK__CI__VI 0x00000200L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK         0x00000040L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK           0xffff0000L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK         0x00000080L
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK          0x0000000fL
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK     0x02000000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK     0x01000000L
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK        0x00e00000L
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK        0x001fffffL
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK           0x04000000L
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK__CI__VI  0x08000000L
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK__CI__VI   0x000007ffL
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK__CI__VI   0xffffffffL
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK__CI__VI           0x00000100L
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK__SI               0x00000080L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK__CI__VI           0x00000200L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK__SI               0x00000100L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK__CI__VI           0x00000400L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK__SI               0x00000200L
#define SPI_DEBUG_BUSY__CS3_BUSY_MASK__CI__VI           0x00000800L
#define SPI_DEBUG_BUSY__CS4_BUSY_MASK__CI__VI           0x00001000L
#define SPI_DEBUG_BUSY__CS5_BUSY_MASK__CI__VI           0x00002000L
#define SPI_DEBUG_BUSY__CS6_BUSY_MASK__CI__VI           0x00004000L
#define SPI_DEBUG_BUSY__CS7_BUSY_MASK__CI__VI           0x00008000L
#define SPI_DEBUG_BUSY__CSG_BUSY_MASK__CI__VI           0x00000080L
#define SPI_DEBUG_BUSY__ES_BUSY_MASK                    0x00000004L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK__CI__VI   0x00200000L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK__SI       0x00008000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK__CI__VI          0x00400000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK__SI              0x00010000L
#define SPI_DEBUG_BUSY__GS_BUSY_MASK                    0x00000008L
#define SPI_DEBUG_BUSY__HS_BUSY_MASK                    0x00000002L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK__CI__VI   0x00010000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK__SI       0x00000400L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK__CI__VI   0x00020000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK__SI       0x00000800L
#define SPI_DEBUG_BUSY__LS_BUSY_MASK                    0x00000001L
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK__CI__VI    0x00100000L
#define SPI_DEBUG_BUSY__PS0_BUSY_MASK                   0x00000020L
#define SPI_DEBUG_BUSY__PS1_BUSY_MASK                   0x00000040L
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK__CI__VI   0x00040000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK__SI       0x00001000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK__CI__VI   0x00080000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK__SI       0x00002000L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK__CI__VI          0x00800000L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK__SI              0x00020000L
#define SPI_DEBUG_BUSY__VS_BUSY_MASK                    0x00000010L
#define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE_MASK        0x00000001L
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK__CI__VI    0x000003f0L
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK__SI        0x000003e0L
#define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL_MASK__CI__VI     0x0e000000L
#define SPI_DEBUG_CNTL__DEBUG_REG_EN_MASK               0x80000000L
#define SPI_DEBUG_CNTL__DEBUG_SH_SEL_MASK               0x00010000L
#define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL_MASK             0x0000fc00L
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK__CI__VI 0x0000000eL
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK__SI  0x0000001eL
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0_MASK            0x00020000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1_MASK            0x00040000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2_MASK            0x00080000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3_MASK            0x00100000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4_MASK            0x00200000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5_MASK            0x00400000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6_MASK            0x00800000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7_MASK            0x01000000L
#define SPI_DEBUG_READ__DATA_MASK                       0x00ffffffL
#define SPI_GDBG_TBA_HI__MEM_BASE_MASK__CI__VI          0x000000ffL
#define SPI_GDBG_TBA_LO__MEM_BASE_MASK__CI__VI          0xffffffffL
#define SPI_GDBG_TMA_HI__MEM_BASE_MASK__CI__VI          0x000000ffL
#define SPI_GDBG_TMA_LO__MEM_BASE_MASK__CI__VI          0xffffffffL
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH_MASK__CI__VI     0x00000080L
#define SPI_GDBG_TRAP_CONFIG__ME_SEL_MASK__CI__VI       0x00000003L
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH_MASK__CI__VI   0x00000100L
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL_MASK__CI__VI     0x0000000cL
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH_MASK__CI__VI  0x00000200L
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL_MASK__CI__VI    0x00000070L
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN_MASK__CI__VI      0x00008000L
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL_MASK__CI__VI     0xffff0000L
#define SPI_GDBG_TRAP_DATA0__DATA_MASK__CI__VI          0xffffffffL
#define SPI_GDBG_TRAP_DATA1__DATA_MASK__CI__VI          0xffffffffL
#define SPI_GDBG_TRAP_MASK__EXCP_EN_MASK__CI__VI        0x000001ffL
#define SPI_GDBG_TRAP_MASK__REPLACE_MASK__CI__VI        0x00000200L
#define SPI_GDBG_WAVE_CNTL__STALL_RA_MASK__CI__VI       0x00000001L
#define SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK            0x0000ff00L
#define SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK           0x000000ffL
#define SPI_GDS_CREDITS__UNUSED_MASK                    0xffff0000L
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK       0x00000001L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK       0x00000002L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK    0x00003800L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK    0x0000001cL
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK    0x000000e0L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK    0x00000700L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK     0x00004000L
#define SPI_LB_CTR_CTRL__LOAD_MASK                      0x00000001L
#define SPI_LB_CU_MASK__CU_MASK_MASK                    0x0000ffffL
#define SPI_LB_DATA_REG__CNT_DATA_MASK                  0xffffffffL
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK__CI__VI 0x000003c0L
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK__CI__VI 0x0000003fL
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK__CI__VI 0x000003c0L
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK__CI__VI 0x0000003fL
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI__VI  0x000000ffL
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI__VI  0x000000ffL
#define SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK             0x000000f0L
#define SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK             0x0000000fL
#define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK             0x0000f000L
#define SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK             0x00000f00L
#define SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK             0x00f00000L
#define SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK             0x000f0000L
#define SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK             0xf0000000L
#define SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK             0x0f000000L
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK      0x0000ffffL
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK           0x00002000L
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK          0x00001000L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK       0x00000020L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK     0x00000040L
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK       0x00000010L
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK    0x00000080L
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK        0x00000002L
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK      0x00000004L
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK    0x00000008L
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK        0x00000001L
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK        0x00008000L
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK         0x00000800L
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK         0x00000100L
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK         0x00000200L
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK         0x00000400L
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK     0x00004000L
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_0__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_0__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_10__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_10__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_11__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_11__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_12__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_12__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_13__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_13__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_14__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_14__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_15__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_15__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_16__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_16__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_17__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_17__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_18__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_18__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK             0x0001e000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_19__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_19__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK        0x00020000L
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_1__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_1__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_20__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_20__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_21__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_21__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_22__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_22__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_23__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_23__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_24__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_24__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_25__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_25__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_26__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_26__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_27__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_27__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_28__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_28__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_29__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_29__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_2__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_2__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_30__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_30__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK          0x00000300L
#define SPI_PS_INPUT_CNTL_31__DUP_MASK__CI__VI          0x00040000L
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK           0x00000400L
#define SPI_PS_INPUT_CNTL_31__OFFSET_MASK               0x0000003fL
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_3__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_3__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_4__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_4__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_5__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_5__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_6__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_6__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_7__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_7__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_8__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_8__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK              0x0001e000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK           0x00000300L
#define SPI_PS_INPUT_CNTL_9__DUP_MASK__CI__VI           0x00040000L
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK            0x00000400L
#define SPI_PS_INPUT_CNTL_9__OFFSET_MASK                0x0000003fL
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK         0x00020000L
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK            0x00002000L
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK           0x00001000L
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK        0x00000020L
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK      0x00000040L
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK        0x00000010L
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK     0x00000080L
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK         0x00000002L
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK       0x00000004L
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK     0x00000008L
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK         0x00000001L
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK         0x00008000L
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK          0x00000800L
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK          0x00000100L
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK          0x00000200L
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK          0x00000400L
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK      0x00004000L
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK     0x00004000L
#define SPI_PS_IN_CONTROL__NUM_INTERP_MASK              0x0000003fL
#define SPI_PS_IN_CONTROL__PARAM_GEN_MASK               0x00000040L
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK            0x00000fffL
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK__CI__VI 0x00000004L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK__CI__VI 0x00000001L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK__CI__VI 0x00000002L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK__CI__VI 0x00000010L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK__CI__VI 0x00000008L
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_0__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_10__LDS_MASK__CI__VI    0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK__CI__VI   0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK__CI__VI   0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK__CI__VI  0x00007000L
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_11__LDS_MASK__CI__VI    0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK__CI__VI   0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK__CI__VI   0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK__CI__VI  0x00007000L
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_1__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_2__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_3__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_4__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_5__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_6__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_7__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_8__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_9__LDS_MASK__CI__VI     0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK__CI__VI    0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK__CI__VI    0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK__CI__VI   0x00007000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK__CI__VI  0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK__CI__VI  0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK__CI__VI   0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK  0x0000000fL
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK  0x000000f0L
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK  0x00000f00L
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK  0x0000f000L
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK  0x000f0000L
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK  0x00f00000L
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK  0x0f000000L
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK  0xf0000000L
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK__CI__VI    0x0000003fL
#define SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_PGM_RSRC1_ES__CACHE_CTL_MASK__CI__VI 0x38000000L
#define SPI_SHADER_PGM_RSRC1_ES__CDBG_USER_MASK__CI__VI 0x40000000L
#define SPI_SHADER_PGM_RSRC1_ES__CU_GROUP_ENABLE_MASK   0x04000000L
#define SPI_SHADER_PGM_RSRC1_ES__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_ES__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_ES__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_ES__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_ES__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_ES__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_ES__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_ES__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_ES__VGPR_COMP_CNT_MASK     0x03000000L
#define SPI_SHADER_PGM_RSRC1_GS__CACHE_CTL_MASK__CI__VI 0x0e000000L
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK__CI__VI 0x10000000L
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK   0x01000000L
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_HS__CACHE_CTL_MASK__CI__VI 0x07000000L
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK__CI__VI 0x08000000L
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_LS__CACHE_CTL_MASK__CI__VI 0x1c000000L
#define SPI_SHADER_PGM_RSRC1_LS__CDBG_USER_MASK__CI__VI 0x20000000L
#define SPI_SHADER_PGM_RSRC1_LS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_LS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_LS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_LS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_LS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_LS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_LS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_LS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_LS__VGPR_COMP_CNT_MASK     0x03000000L
#define SPI_SHADER_PGM_RSRC1_PS__CACHE_CTL_MASK__CI__VI 0x0e000000L
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK__CI__VI 0x10000000L
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK  0x01000000L
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__CACHE_CTL_MASK__CI__VI 0x38000000L
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK__CI__VI 0x40000000L
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK   0x04000000L
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK        0x00400000L
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK        0x00200000L
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK        0x000ff000L
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK         0x00800000L
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK          0x00000c00L
#define SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK              0x00100000L
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK             0x000003c0L
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK             0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK     0x03000000L
#define SPI_SHADER_PGM_RSRC2_ES_GS__EXCP_EN_MASK__CI__VI 0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES_GS__LDS_SIZE_MASK__CI__VI 0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES_GS__OC_LDS_EN_MASK__CI__VI 0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES_GS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES_GS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES_GS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_ES_VS__EXCP_EN_MASK__CI__VI 0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES_VS__LDS_SIZE_MASK__CI__VI 0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES_VS__OC_LDS_EN_MASK__CI__VI 0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES_VS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES_VS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES_VS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN_MASK__CI__VI   0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN_MASK__SI       0x00007f00L
#define SPI_SHADER_PGM_RSRC2_ES__LDS_SIZE_MASK__CI__VI  0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES__OC_LDS_EN_MASK         0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK__CI__VI   0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK__SI       0x00003f80L
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK__CI__VI   0x0003fe00L
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK__SI       0x0000fe00L
#define SPI_SHADER_PGM_RSRC2_HS__OC_LDS_EN_MASK         0x00000080L
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_HS__TG_SIZE_EN_MASK        0x00000100L
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_ES__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_ES__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_ES__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_ES__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_ES__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_HS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_HS__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_HS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_HS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_HS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_VS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_VS__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_VS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_VS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_VS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN_MASK__CI__VI   0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN_MASK__SI       0x007f0000L
#define SPI_SHADER_PGM_RSRC2_LS__LDS_SIZE_MASK          0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK__CI__VI   0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK__SI       0x007f0000L
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK    0x0000ff00L
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK       0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK__CI__VI   0x003fe000L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK__SI       0x000fe000L
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK         0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK        0x00000001L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK       0x00000100L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK       0x00000200L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK       0x00000400L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK       0x00000800L
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK             0x00001000L
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK      0x00000040L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK         0x0000003eL
#define SPI_SHADER_PGM_RSRC3_ES__CU_EN_MASK__CI__VI     0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_ES__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_ES__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK__CI__VI     0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x000003c0L
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK__CI__VI 0x0000003fL
#define SPI_SHADER_PGM_RSRC3_LS__CU_EN_MASK__CI__VI     0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_LS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_LS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK__CI__VI     0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK__CI__VI     0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK  0x0000000fL
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK  0x000000f0L
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK  0x00000f00L
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK  0x0000f000L
#define SPI_SHADER_TBA_HI_ES__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_HI_GS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_HI_HS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_HI_LS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_HI_PS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_HI_VS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TBA_LO_ES__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TBA_LO_GS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TBA_LO_HS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TBA_LO_LS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TBA_LO_PS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TBA_LO_VS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_HI_ES__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_HI_GS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_HI_HS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_HI_LS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_HI_PS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_HI_VS__MEM_BASE_MASK             0x000000ffL
#define SPI_SHADER_TMA_LO_ES__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_LO_GS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_LO_HS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_LO_LS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_LO_PS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_TMA_LO_VS__MEM_BASE_MASK             0xffffffffL
#define SPI_SHADER_USER_DATA_ES_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_ES_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_ES_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_GS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_GS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_HS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_HS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_LS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_LS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_PS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_PS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_0__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_10__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_11__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_12__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_13__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_14__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_15__DATA_MASK           0xffffffffL
#define SPI_SHADER_USER_DATA_VS_1__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_2__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_3__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_4__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_5__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_6__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_7__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_8__DATA_MASK            0xffffffffL
#define SPI_SHADER_USER_DATA_VS_9__DATA_MASK            0xffffffffL
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK       0x0000000fL
#define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY_MASK          0x00000004L
#define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY_MASK      0x00200000L
#define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY_MASK          0x00000008L
#define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY_MASK          0x00000002L
#define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY_MASK          0x00000001L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY_MASK       0x00000200L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY_MASK       0x00000400L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY_MASK       0x00000800L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY_MASK       0x00001000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY_MASK       0x00002000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY_MASK       0x00004000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY_MASK       0x00008000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY_MASK       0x00010000L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY_MASK       0x00000020L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY_MASK       0x00000040L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY_MASK       0x00000080L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY_MASK       0x00000100L
#define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY_MASK          0x00000010L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY_MASK     0x00020000L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY_MASK     0x00040000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY_MASK        0x00080000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY_MASK        0x00100000L
#define SPI_STATIC_THREAD_MGMT_3__LSHS_CU_EN_MASK__SI   0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK 0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK 0xffff0000L
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK 0x0000ffffL
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK 0xffff0000L
#define SPI_TMPRING_SIZE__WAVESIZE_MASK                 0x01fff000L
#define SPI_TMPRING_SIZE__WAVES_MASK                    0x00000fffL
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK         0x0000003eL
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK            0x00000040L
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK__CI        0x0000001fL
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK__CI       0x0000001fL
#define SPI_WF_LIFETIME_CNTL__EN_MASK__CI__VI           0x00000010L
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK__CI__VI 0x0000000fL
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK__CI__VI   0x80000000L
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK__CI__VI   0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK__CI__VI  0x7fffffffL
#define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT_MASK        0x000ff000L
#define SPLL_CNTL_MODE__SPLL_ENSAT_MASK                 0x00000010L
#define SPLL_CNTL_MODE__SPLL_FASTEN_MASK                0x00000008L
#define SPLL_CNTL_MODE__SPLL_LEGACY_PDIV_MASK           0x00000002L
#define SPLL_CNTL_MODE__SPLL_RESET_EN_MASK              0x10000000L
#define SPLL_CNTL_MODE__SPLL_SW_DIR_CONTROL_MASK        0x00000001L
#define SPLL_CNTL_MODE__SPLL_TEST_CLK_EXT_DIV_MASK      0x00000c00L
#define SPLL_CNTL_MODE__SPLL_TEST_MASK                  0x00000004L
#define SPLL_CNTL_MODE__SPLL_VCO_MODE_MASK              0x60000000L
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED_MASK__CI__VI 0x00000001L
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY_MASK__CI__VI 0x00000002L
#define SPMI_C6_STATE_0__SPMI_IF_COUNTER_ADDRESS_C6_MASK__CI 0x0001fffcL
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_MASK__CI 0x00000001L
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY_MASK__CI 0x00000002L
#define SPMI_C6_STATE_1__SPMI_IF_COUNTER_ADDRESS_C6_MASK__CI 0x0001fffcL
#define SPMI_FSM_BUSY_0__FSM_BUSY_MASK__CI__VI          0x00000001L
#define SPMI_FSM_BUSY_1__FSM_BUSY_MASK__CI              0x00000001L
#define SPMI_FSM_READ_TRIGGER_0__FSM_READ_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_READ_TRIGGER_1__FSM_READ_TRIGGER_MASK__CI 0x00000001L
#define SPMI_FSM_RESET_TRIGGER_0__FSM_RESET_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_RESET_TRIGGER_1__FSM_RESET_TRIGGER_MASK__CI 0x00000001L
#define SPMI_FSM_WRITE_TRIGGER_0__FSM_WRITE_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_WRITE_TRIGGER_1__FSM_WRITE_TRIGGER_MASK__CI 0x00000001L
#define SPMI_JTAG_OVER_0__SPMI_IF_JTAG_OVER_HAPPENED_MASK__CI__VI 0x00000001L
#define SPMI_JTAG_OVER_1__SPMI_IF_JTAG_OVER_HAPPENED_MASK__CI 0x00000001L
#define SPMI_PATH_0__PATH_ENABLE_ACK_MASK__CI__VI       0x00000002L
#define SPMI_PATH_0__PATH_ENABLE_REQ_MASK__CI__VI       0x00000001L
#define SPMI_PATH_0__PATH_ENABLE_REQ_auto_clear_MASK__CI__VI 0x00000010L
#define SPMI_PATH_1__PATH_ENABLE_ACK_MASK__CI           0x00000002L
#define SPMI_PATH_1__PATH_ENABLE_REQ_MASK__CI           0x00000001L
#define SPMI_PATH_1__PATH_ENABLE_REQ_auto_clear_MASK__CI 0x00000010L
#define SQC_CACHES__DATA_INVALIDATE_MASK__SI__CI        0x00000002L
#define SQC_CACHES__INST_INVALIDATE_MASK__SI__CI        0x00000001L
#define SQC_CACHES__INVALIDATE_VOLATILE_MASK__CI        0x00000004L
#define SQC_CONFIG__DATA_CACHE_SIZE_MASK                0x0000000cL
#define SQC_CONFIG__FORCE_ALWAYS_MISS_MASK              0x00000080L
#define SQC_CONFIG__FORCE_IN_ORDER_MASK                 0x00000100L
#define SQC_CONFIG__HIT_FIFO_DEPTH_MASK                 0x00000040L
#define SQC_CONFIG__IDENTITY_HASH_BANK_MASK             0x00000200L
#define SQC_CONFIG__IDENTITY_HASH_SET_MASK              0x00000400L
#define SQC_CONFIG__INST_CACHE_SIZE_MASK                0x00000003L
#define SQC_CONFIG__MISS_FIFO_DEPTH_MASK                0x00000030L
#define SQC_CONFIG__PER_VMID_INV_DISABLE_MASK__CI__VI   0x00000800L
#define SQC_POLICY__DATA_L1_POLICY_0_MASK__CI           0x00000001L
#define SQC_POLICY__DATA_L1_POLICY_1_MASK__CI           0x00000002L
#define SQC_POLICY__DATA_L1_POLICY_2_MASK__CI           0x00000004L
#define SQC_POLICY__DATA_L1_POLICY_3_MASK__CI           0x00000008L
#define SQC_POLICY__DATA_L1_POLICY_4_MASK__CI           0x00000010L
#define SQC_POLICY__DATA_L1_POLICY_5_MASK__CI           0x00000020L
#define SQC_POLICY__DATA_L1_POLICY_6_MASK__CI           0x00000040L
#define SQC_POLICY__DATA_L1_POLICY_7_MASK__CI           0x00000080L
#define SQC_POLICY__DATA_L2_POLICY_0_MASK__CI           0x00000300L
#define SQC_POLICY__DATA_L2_POLICY_1_MASK__CI           0x00000c00L
#define SQC_POLICY__DATA_L2_POLICY_2_MASK__CI           0x00003000L
#define SQC_POLICY__DATA_L2_POLICY_3_MASK__CI           0x0000c000L
#define SQC_POLICY__DATA_L2_POLICY_4_MASK__CI           0x00030000L
#define SQC_POLICY__DATA_L2_POLICY_5_MASK__CI           0x000c0000L
#define SQC_POLICY__DATA_L2_POLICY_6_MASK__CI           0x00300000L
#define SQC_POLICY__DATA_L2_POLICY_7_MASK__CI           0x00c00000L
#define SQC_POLICY__INST_L2_POLICY_MASK__CI             0x03000000L
#define SQC_SECDED_CNT__DATA_DED_MASK__SI__CI           0xff000000L
#define SQC_SECDED_CNT__DATA_SEC_MASK__SI__CI           0x00ff0000L
#define SQC_SECDED_CNT__INST_DED_MASK__SI__CI           0x0000ff00L
#define SQC_SECDED_CNT__INST_SEC_MASK__SI__CI           0x000000ffL
#define SQC_VOLATILE__DATA_L1_MASK__CI                  0x0000000fL
#define SQC_VOLATILE__DATA_L2_MASK__CI                  0x000000f0L
#define SQC_VOLATILE__INST_L2_MASK__CI                  0x00000100L
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK           0x0000ffffL
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK           0xffff0000L
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK            0xffffffffL
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK         0x0000ffffL
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK           0x40000000L
#define SQ_BUF_RSRC_WORD1__STRIDE_MASK                  0x3fff0000L
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK          0x80000000L
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK             0xffffffffL
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK          0x00800000L
#define SQ_BUF_RSRC_WORD3__ATC_MASK__CI__VI             0x01000000L
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK             0x00078000L
#define SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK               0x00000e00L
#define SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK               0x00000007L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK               0x00000038L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK               0x000001c0L
#define SQ_BUF_RSRC_WORD3__ELEMENT_SIZE_MASK            0x00180000L
#define SQ_BUF_RSRC_WORD3__HASH_ENABLE_MASK             0x02000000L
#define SQ_BUF_RSRC_WORD3__HEAP_MASK                    0x04000000L
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK            0x00600000L
#define SQ_BUF_RSRC_WORD3__MTYPE_MASK__CI__VI           0x38000000L
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK              0x00007000L
#define SQ_BUF_RSRC_WORD3__TYPE_MASK                    0xc0000000L
#define SQ_CMD_TIMESTAMP__TIMESTAMP_MASK__CI__VI        0x000000ffL
#define SQ_CMD__CHECK_VMID_MASK__CI__VI                 0x00000080L
#define SQ_CMD__CMD_MASK__CI__VI                        0x00000007L
#define SQ_CMD__MODE_MASK__CI__VI                       0x00000070L
#define SQ_CMD__QUEUE_ID_MASK__CI__VI                   0x07000000L
#define SQ_CMD__SIMD_ID_MASK__CI__VI                    0x00300000L
#define SQ_CMD__TRAP_ID_MASK__CI                        0x00000700L
#define SQ_CMD__VM_ID_MASK__CI__VI                      0xf0000000L
#define SQ_CMD__WAVE_ID_MASK__CI__VI                    0x000f0000L
#define SQ_CONFIG__DEBUG_EN_MASK                        0x00000100L
#define SQ_CONFIG__DISABLE_IB_DEP_CHECK_MASK__SI__CI    0x00000400L
#define SQ_CONFIG__DISABLE_SCA_BYPASS_MASK__SI__CI      0x00000200L
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK__CI__VI 0x00008000L
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK__CI__VI    0x00002000L
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK__CI__VI  0x00004000L
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK__CI__VI   0x00001000L
#define SQ_CONFIG__ENABLE_SOFT_CLAUSE_MASK__CI          0x00000800L
#define SQ_CONFIG__UNUSED_MASK                          0x000000ffL
#define SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK                0x000000ffL
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK__CI__VI 0x000000ffL
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK__CI__VI 0x0000ff00L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK__CI__VI 0xff000000L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK__CI__VI 0x00ff0000L
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK__CI__VI 0x0000000fL
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK__CI 0x000000f0L
#define SQ_DEBUG_STS_GLOBAL__BUSY_MASK                  0x00000001L
#define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK__CI__VI 0x00000002L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK        0x0000fff0L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK        0x0fff0000L
#define SQ_DEBUG_STS_LOCAL__BUSY_MASK                   0x00000001L
#define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK             0x000003f0L
#define SQ_DED_CNT__LDS_DED_MASK__SI__CI                0x0000003fL
#define SQ_DED_CNT__SGPR_DED_MASK__SI__CI               0x00001f00L
#define SQ_DED_CNT__VGPR_DED_MASK__SI__CI               0x01ff0000L
#define SQ_DED_INFO__SIMD_ID_MASK__SI__CI               0x00000030L
#define SQ_DED_INFO__SOURCE_MASK__SI__CI                0x000001c0L
#define SQ_DED_INFO__VM_ID_MASK__SI__CI                 0x00001e00L
#define SQ_DED_INFO__WAVE_ID_MASK__SI__CI               0x0000000fL
#define SQ_DS_0__ENCODING_MASK                          0xfc000000L
#define SQ_DS_0__OFFSET0_MASK                           0x000000ffL
#define SQ_DS_0__OFFSET1_MASK                           0x0000ff00L
#define SQ_DS_1__ADDR_MASK                              0x000000ffL
#define SQ_DS_1__DATA0_MASK                             0x0000ff00L
#define SQ_DS_1__DATA1_MASK                             0x00ff0000L
#define SQ_DS_1__VDST_MASK                              0xff000000L
#define SQ_EXP_0__COMPR_MASK                            0x00000400L
#define SQ_EXP_0__DONE_MASK                             0x00000800L
#define SQ_EXP_0__ENCODING_MASK                         0xfc000000L
#define SQ_EXP_0__EN_MASK                               0x0000000fL
#define SQ_EXP_0__TGT_MASK                              0x000003f0L
#define SQ_EXP_0__VM_MASK                               0x00001000L
#define SQ_EXP_1__VSRC0_MASK                            0x000000ffL
#define SQ_EXP_1__VSRC1_MASK                            0x0000ff00L
#define SQ_EXP_1__VSRC2_MASK                            0x00ff0000L
#define SQ_EXP_1__VSRC3_MASK                            0xff000000L
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK             0x00030000L
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK         0x0000000fL
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK            0x00000f00L
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK         0x000c0000L
#define SQ_FLAT_0__ENCODING_MASK__CI__VI                0xfc000000L
#define SQ_FLAT_0__GLC_MASK__CI__VI                     0x00010000L
#define SQ_FLAT_0__OP_MASK__CI__VI                      0x01fc0000L
#define SQ_FLAT_0__SLC_MASK__CI__VI                     0x00020000L
#define SQ_FLAT_1__ADDR_MASK__CI__VI                    0x000000ffL
#define SQ_FLAT_1__DATA_MASK__CI__VI                    0x0000ff00L
#define SQ_FLAT_1__TFE_MASK__CI__VI                     0x00800000L
#define SQ_FLAT_1__VDST_MASK__CI__VI                    0xff000000L
#define SQ_FLAT_SCRATCH_WORD0__SIZE_MASK__CI__VI        0x0007ffffL
#define SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK__CI__VI      0x00ffffffL
#define SQ_HV_VMID_CTRL__ALLOWED_VMID_MASK_MASK__CI__VI 0x000ffff0L
#define SQ_HV_VMID_CTRL__DEFAULT_VMID_MASK__CI__VI      0x0000000fL
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK            0xffffffffL
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK         0x000000ffL
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK             0x03f00000L
#define SQ_IMG_RSRC_WORD1__MIN_LOD_MASK                 0x000fff00L
#define SQ_IMG_RSRC_WORD1__MTYPE_MASK__CI__VI           0xc0000000L
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK              0x3c000000L
#define SQ_IMG_RSRC_WORD2__HEIGHT_MASK                  0x0fffc000L
#define SQ_IMG_RSRC_WORD2__INTERLACED_MASK              0x80000000L
#define SQ_IMG_RSRC_WORD2__PERF_MOD_MASK                0x70000000L
#define SQ_IMG_RSRC_WORD2__WIDTH_MASK                   0x00003fffL
#define SQ_IMG_RSRC_WORD3__ATC_MASK__CI__VI             0x08000000L
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK              0x0000f000L
#define SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK               0x00000e00L
#define SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK               0x00000007L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK               0x00000038L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK               0x000001c0L
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK              0x000f0000L
#define SQ_IMG_RSRC_WORD3__MTYPE_MASK__CI__VI           0x04000000L
#define SQ_IMG_RSRC_WORD3__POW2_PAD_MASK                0x02000000L
#define SQ_IMG_RSRC_WORD3__TILING_INDEX_MASK            0x01f00000L
#define SQ_IMG_RSRC_WORD3__TYPE_MASK                    0xf0000000L
#define SQ_IMG_RSRC_WORD4__DEPTH_MASK                   0x00001fffL
#define SQ_IMG_RSRC_WORD4__PITCH_MASK                   0x07ffe000L
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK              0x00001fffL
#define SQ_IMG_RSRC_WORD5__LAST_ARRAY_MASK              0x03ffe000L
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK__CI__VI 0x000ff000L
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK__CI__VI  0x00100000L
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK            0x00000fffL
#define SQ_IMG_RSRC_WORD6__UNUNSED_MASK__CI             0xffe00000L
#define SQ_IMG_RSRC_WORD7__UNUNSED_MASK__SI__CI         0xffffffffL
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK              0x07e00000L
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK         0x00070000L
#define SQ_IMG_SAMP_WORD0__CLAMP_X_MASK                 0x00000007L
#define SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK                 0x00000038L
#define SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK                 0x000001c0L
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK      0x00007000L
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK       0x10000000L
#define SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK             0x60000000L
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK           0x00100000L
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK      0x00008000L
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK         0x00000e00L
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK          0x00080000L
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK             0x08000000L
#define SQ_IMG_SAMP_WORD1__MAX_LOD_MASK                 0x00fff000L
#define SQ_IMG_SAMP_WORD1__MIN_LOD_MASK                 0x00000fffL
#define SQ_IMG_SAMP_WORD1__PERF_MIP_MASK                0x0f000000L
#define SQ_IMG_SAMP_WORD1__PERF_Z_MASK                  0xf0000000L
#define SQ_IMG_SAMP_WORD2__DISABLE_LSB_CEIL_MASK        0x20000000L
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK         0x40000000L
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK                0x00003fffL
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK            0x000fc000L
#define SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK              0x0c000000L
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK      0x10000000L
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK           0x00300000L
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK           0x00c00000L
#define SQ_IMG_SAMP_WORD2__Z_FILTER_MASK                0x03000000L
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK        0x00000fffL
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK       0xc0000000L
#define SQ_IND_DATA__DATA_MASK                          0xffffffffL
#define SQ_IND_INDEX__AUTO_INCR_MASK__CI__VI            0x00001000L
#define SQ_IND_INDEX__FORCE_READ_MASK__CI__VI           0x00002000L
#define SQ_IND_INDEX__INDEX_MASK                        0xffff0000L
#define SQ_IND_INDEX__READ_TIMEOUT_MASK                 0x00004000L
#define SQ_IND_INDEX__SIMD_ID_MASK                      0x00000030L
#define SQ_IND_INDEX__THREAD_ID_MASK                    0x00000fc0L
#define SQ_IND_INDEX__UNINDEXED_MASK                    0x00008000L
#define SQ_IND_INDEX__WAVE_ID_MASK                      0x0000000fL
#define SQ_INST__ENCODING_MASK                          0xffffffffL
#define SQ_INTERRUPT_AUTO_MASK__MASK_MASK__CI__VI       0x00ffffffL
#define SQ_INTERRUPT_MSG_CTRL__STALL_MASK__CI__VI       0x00000001L
#define SQ_INTERRUPT_WORD_AUTO__CMD_TIMESTAMP_MASK__CI__VI 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO__ENCODING_MASK           0x0c000000L
#define SQ_INTERRUPT_WORD_AUTO__HOST_CMD_OVERFLOW_MASK__CI__VI 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO__HOST_REG_OVERFLOW_MASK__CI__VI 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO__IMMED_OVERFLOW_MASK__CI__VI 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO__REG_TIMESTAMP_MASK__CI__VI 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO__SE_ID_MASK__CI__VI      0x03000000L
#define SQ_INTERRUPT_WORD_AUTO__SE_ID_MASK__SI          0x02000000L
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_BUF_FULL_MASK__CI__VI 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_MASK       0x00000001L
#define SQ_INTERRUPT_WORD_AUTO__WLT_MASK__CI__VI        0x00000002L
#define SQ_INTERRUPT_WORD_CMN__ENCODING_MASK            0x0c000000L
#define SQ_INTERRUPT_WORD_CMN__SE_ID_MASK__CI__VI       0x03000000L
#define SQ_INTERRUPT_WORD_CMN__SE_ID_MASK__SI           0x02000000L
#define SQ_INTERRUPT_WORD_WAVE__CU_ID_MASK              0x00f00000L
#define SQ_INTERRUPT_WORD_WAVE__DATA_MASK               0x000000ffL
#define SQ_INTERRUPT_WORD_WAVE__ENCODING_MASK           0x0c000000L
#define SQ_INTERRUPT_WORD_WAVE__PRIV_MASK__CI__VI       0x00000200L
#define SQ_INTERRUPT_WORD_WAVE__SE_ID_MASK__CI__VI      0x03000000L
#define SQ_INTERRUPT_WORD_WAVE__SE_ID_MASK__SI          0x02000000L
#define SQ_INTERRUPT_WORD_WAVE__SH_ID_MASK__CI__VI      0x00000100L
#define SQ_INTERRUPT_WORD_WAVE__SH_ID_MASK__SI          0x01000000L
#define SQ_INTERRUPT_WORD_WAVE__SIMD_ID_MASK            0x000c0000L
#define SQ_INTERRUPT_WORD_WAVE__VM_ID_MASK              0x00003c00L
#define SQ_INTERRUPT_WORD_WAVE__WAVE_ID_MASK            0x0003c000L
#define SQ_LB_CTR_CTRL__CLEAR_MASK                      0x00000004L
#define SQ_LB_CTR_CTRL__LOAD_MASK                       0x00000002L
#define SQ_LB_CTR_CTRL__START_MASK                      0x00000001L
#define SQ_LB_DATA_ALU_CYCLES__DATA_MASK                0xffffffffL
#define SQ_LB_DATA_ALU_STALLS__DATA_MASK                0xffffffffL
#define SQ_LB_DATA_TEX_CYCLES__DATA_MASK                0xffffffffL
#define SQ_LB_DATA_TEX_STALLS__DATA_MASK                0xffffffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK__CI__VI   0x0000ffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK__CI__VI   0xffff0000L
#define SQ_MIMG_0__DA_MASK                              0x00004000L
#define SQ_MIMG_0__DMASK_MASK                           0x00000f00L
#define SQ_MIMG_0__ENCODING_MASK                        0xfc000000L
#define SQ_MIMG_0__GLC_MASK                             0x00002000L
#define SQ_MIMG_0__LWE_MASK                             0x00020000L
#define SQ_MIMG_0__OP_MASK                              0x01fc0000L
#define SQ_MIMG_0__R128_MASK                            0x00008000L
#define SQ_MIMG_0__SLC_MASK                             0x02000000L
#define SQ_MIMG_0__TFE_MASK                             0x00010000L
#define SQ_MIMG_0__UNORM_MASK                           0x00001000L
#define SQ_MIMG_1__SRSRC_MASK                           0x001f0000L
#define SQ_MIMG_1__SSAMP_MASK                           0x03e00000L
#define SQ_MIMG_1__VADDR_MASK                           0x000000ffL
#define SQ_MIMG_1__VDATA_MASK                           0x0000ff00L
#define SQ_MTBUF_0__ADDR64_MASK__SI__CI                 0x00008000L
#define SQ_MTBUF_0__DFMT_MASK                           0x00780000L
#define SQ_MTBUF_0__ENCODING_MASK                       0xfc000000L
#define SQ_MTBUF_0__GLC_MASK                            0x00004000L
#define SQ_MTBUF_0__IDXEN_MASK                          0x00002000L
#define SQ_MTBUF_0__NFMT_MASK                           0x03800000L
#define SQ_MTBUF_0__OFFEN_MASK                          0x00001000L
#define SQ_MTBUF_0__OFFSET_MASK                         0x00000fffL
#define SQ_MTBUF_1__SLC_MASK                            0x00400000L
#define SQ_MTBUF_1__SOFFSET_MASK                        0xff000000L
#define SQ_MTBUF_1__SRSRC_MASK                          0x001f0000L
#define SQ_MTBUF_1__TFE_MASK                            0x00800000L
#define SQ_MTBUF_1__VADDR_MASK                          0x000000ffL
#define SQ_MTBUF_1__VDATA_MASK                          0x0000ff00L
#define SQ_MUBUF_0__ADDR64_MASK__SI__CI                 0x00008000L
#define SQ_MUBUF_0__ENCODING_MASK                       0xfc000000L
#define SQ_MUBUF_0__GLC_MASK                            0x00004000L
#define SQ_MUBUF_0__IDXEN_MASK                          0x00002000L
#define SQ_MUBUF_0__LDS_MASK                            0x00010000L
#define SQ_MUBUF_0__OFFEN_MASK                          0x00001000L
#define SQ_MUBUF_0__OFFSET_MASK                         0x00000fffL
#define SQ_MUBUF_0__OP_MASK                             0x01fc0000L
#define SQ_MUBUF_1__SLC_MASK__SI__CI                    0x00400000L
#define SQ_MUBUF_1__SOFFSET_MASK                        0xff000000L
#define SQ_MUBUF_1__SRSRC_MASK                          0x001f0000L
#define SQ_MUBUF_1__TFE_MASK                            0x00800000L
#define SQ_MUBUF_1__VADDR_MASK                          0x000000ffL
#define SQ_MUBUF_1__VDATA_MASK                          0x0000ff00L
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK         0xf0000000L
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK__CI      0x000000ffL
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK__SI__VI  0x000001ffL
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK         0x0f000000L
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK__CI__VI  0x00f00000L
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK          0xf0000000L
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK__CI       0x000000ffL
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK__SI__VI   0x000001ffL
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK          0x0f000000L
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK__CI__VI   0x00f00000L
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK__CI__VI     0x00000001L
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK             0x00001f00L
#define SQ_PERFCOUNTER_CTRL__CS_EN_MASK                 0x00000040L
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK         0x00002000L
#define SQ_PERFCOUNTER_CTRL__ES_EN_MASK                 0x00000008L
#define SQ_PERFCOUNTER_CTRL__GS_EN_MASK                 0x00000004L
#define SQ_PERFCOUNTER_CTRL__HS_EN_MASK                 0x00000010L
#define SQ_PERFCOUNTER_CTRL__LS_EN_MASK                 0x00000020L
#define SQ_PERFCOUNTER_CTRL__PS_EN_MASK                 0x00000001L
#define SQ_PERFCOUNTER_CTRL__VS_EN_MASK                 0x00000002L
#define SQ_PERFCOUNTER_MASK__SH0_MASK_MASK__CI__VI      0x0000ffffL
#define SQ_PERFCOUNTER_MASK__SH1_MASK_MASK__CI__VI      0xffff0000L
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK        0x00003fffL
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK          0x80000000L
#define SQ_POWER_THROTTLE__MAX_POWER_MASK               0x3fff0000L
#define SQ_POWER_THROTTLE__MIN_POWER_MASK               0x00003fffL
#define SQ_POWER_THROTTLE__PHASE_OFFSET_MASK            0xc0000000L
#define SQ_RANDOM_WAVE_PRI__RET_MASK                    0x0000007fL
#define SQ_RANDOM_WAVE_PRI__RNG_MASK                    0x001ffc00L
#define SQ_RANDOM_WAVE_PRI__RUI_MASK                    0x00000380L
#define SQ_REG_CREDITS__CMD_CREDITS_MASK                0x00000f00L
#define SQ_REG_CREDITS__CMD_OVERFLOW_MASK__CI__VI       0x80000000L
#define SQ_REG_CREDITS__IMMED_OVERFLOW_MASK__CI__VI     0x40000000L
#define SQ_REG_CREDITS__REG_BUSY_MASK__CI__VI           0x10000000L
#define SQ_REG_CREDITS__SRBM_CREDITS_MASK               0x0000003fL
#define SQ_REG_CREDITS__SRBM_OVERFLOW_MASK__CI__VI      0x20000000L
#define SQ_REG_TIMESTAMP__TIMESTAMP_MASK__CI__VI        0x000000ffL
#define SQ_SEC_CNT__LDS_SEC_MASK__SI__CI                0x0000003fL
#define SQ_SEC_CNT__SGPR_SEC_MASK__SI__CI               0x00001f00L
#define SQ_SEC_CNT__VGPR_SEC_MASK__SI__CI               0x01ff0000L
#define SQ_SMRD__ENCODING_MASK__SI__CI                  0xf8000000L
#define SQ_SMRD__IMM_MASK__SI__CI                       0x00000100L
#define SQ_SMRD__OFFSET_MASK__SI__CI                    0x000000ffL
#define SQ_SMRD__OP_MASK__SI__CI                        0x07c00000L
#define SQ_SMRD__SBASE_MASK__SI__CI                     0x00007e00L
#define SQ_SMRD__SDST_MASK__SI__CI                      0x003f8000L
#define SQ_SOP1__ENCODING_MASK                          0xff800000L
#define SQ_SOP1__OP_MASK                                0x0000ff00L
#define SQ_SOP1__SDST_MASK                              0x007f0000L
#define SQ_SOP1__SSRC0_MASK                             0x000000ffL
#define SQ_SOP2__ENCODING_MASK                          0xc0000000L
#define SQ_SOP2__OP_MASK                                0x3f800000L
#define SQ_SOP2__SDST_MASK                              0x007f0000L
#define SQ_SOP2__SSRC0_MASK                             0x000000ffL
#define SQ_SOP2__SSRC1_MASK                             0x0000ff00L
#define SQ_SOPC__ENCODING_MASK                          0xff800000L
#define SQ_SOPC__OP_MASK                                0x007f0000L
#define SQ_SOPC__SSRC0_MASK                             0x000000ffL
#define SQ_SOPC__SSRC1_MASK                             0x0000ff00L
#define SQ_SOPK__ENCODING_MASK                          0xf0000000L
#define SQ_SOPK__OP_MASK                                0x0f800000L
#define SQ_SOPK__SDST_MASK                              0x007f0000L
#define SQ_SOPK__SIMM16_MASK                            0x0000ffffL
#define SQ_SOPP__ENCODING_MASK                          0xff800000L
#define SQ_SOPP__OP_MASK                                0x007f0000L
#define SQ_SOPP__SIMM16_MASK                            0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK           0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK           0xffff0000L
#define SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK__CI__VI     0x0000000fL
#define SQ_THREAD_TRACE_BASE2__ATC_MASK__CI             0x00000010L
#define SQ_THREAD_TRACE_BASE__ADDR_MASK                 0xffffffffL
#define SQ_THREAD_TRACE_CNTR__CNTR_MASK                 0xffffffffL
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK         0x80000000L
#define SQ_THREAD_TRACE_HIWATER__HIWATER_MASK           0x00000007L
#define SQ_THREAD_TRACE_MASK__CU_SEL_MASK               0x0000001fL
#define SQ_THREAD_TRACE_MASK__RANDOM_SEED_MASK__SI__CI  0xffff0000L
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK__CI__VI 0x00000080L
#define SQ_THREAD_TRACE_MASK__SH_SEL_MASK               0x00000020L
#define SQ_THREAD_TRACE_MASK__SIMD_EN_MASK              0x00000f00L
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK__CI__VI 0x00004000L
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK__CI__VI  0x00008000L
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK           0x00003000L
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK         0x02000000L
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK         0x01800000L
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK         0x40000000L
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK           0x18000000L
#define SQ_THREAD_TRACE_MODE__MASK_CS_MASK              0x001c0000L
#define SQ_THREAD_TRACE_MODE__MASK_ES_MASK              0x00000e00L
#define SQ_THREAD_TRACE_MODE__MASK_GS_MASK              0x000001c0L
#define SQ_THREAD_TRACE_MODE__MASK_HS_MASK              0x00007000L
#define SQ_THREAD_TRACE_MODE__MASK_LS_MASK              0x00038000L
#define SQ_THREAD_TRACE_MODE__MASK_PS_MASK              0x00000007L
#define SQ_THREAD_TRACE_MODE__MASK_VS_MASK              0x00000038L
#define SQ_THREAD_TRACE_MODE__MODE_MASK                 0x00600000L
#define SQ_THREAD_TRACE_MODE__PRIV_MASK                 0x04000000L
#define SQ_THREAD_TRACE_MODE__TEST_MODE_MASK            0x20000000L
#define SQ_THREAD_TRACE_MODE__WRAP_MASK                 0x80000000L
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK        0x0000ffffL
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK        0xffff0000L
#define SQ_THREAD_TRACE_SIZE__SIZE_MASK                 0x003fffffL
#define SQ_THREAD_TRACE_STATUS__BUSY_MASK               0x40000000L
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK__CI__VI 0x03ff0000L
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK__SI    0x00070000L
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK__CI__VI 0x000003ffL
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK__SI 0x00000007L
#define SQ_THREAD_TRACE_STATUS__FULL_MASK               0x80000000L
#define SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK            0x20000000L
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK__CI 0x0000ffffL
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK__CI__VI 0x01000000L
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK       0x00ff0000L
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK     0x0000ffffL
#define SQ_THREAD_TRACE_USERDATA_0__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_1__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_2__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_3__DATA_MASK           0xffffffffL
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK       0x00000010L
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK       0x0000000fL
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK     0x0000fc00L
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK          0x00000020L
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK          0x000001c0L
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK     0x00000010L
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK     0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK 0x000001e0L
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK 0x00ffffffL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK         0x00000600L
#define SQ_THREAD_TRACE_WORD_INST__SIZE_MASK__SI__CI    0x00000800L
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK      0x00000010L
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK      0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK         0x000001e0L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK          0x00000300L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK          0x00000c00L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK          0x00003000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK          0x0000c000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK          0x00030000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK          0x000c0000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK          0x00300000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK          0x00c00000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK          0x03000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK          0x0c000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK        0x00000060L
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK     0x00000010L
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK     0x0000000fL
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK__CI__VI 0x0000e000L
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK__SI 0x000000c0L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK__CI__VI   0x00001000L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK__SI       0x00000020L
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK__CI__VI 0x00000ff0L
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK__SI  0x00000010L
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK      0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK    0x01fff000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK 0xfe000000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK 0x00000c00L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK    0x000003c0L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK    0x00000020L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK 0x0000003fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK    0x0007ffc0L
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK    0xfff80000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK__CI__VI 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK__CI__VI 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK  0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK__CI__VI 0x00000200L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK    0x00008000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK  0x00004000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK  0x00001c00L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK      0xffffffffL
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK__CI__VI 0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK__CI__VI 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK__CI__VI 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK__CI__VI 0x0000fe00L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK__CI__VI 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK__CI__VI 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK__CI__VI 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK 0xffffffffL
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK     0x1fc00000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK     0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK 0x001f0000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK     0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK   0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK     0xe0000000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK 0x00200000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK   0x00003c00L
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK           0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK           0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK         0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK      0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK      0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK         0x00003c00L
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK          0xc0000000L
#define SQ_THREAD_TRACE_WPTR__WPTR_MASK                 0x3fffffffL
#define SQ_TIME_HI__TIME_MASK                           0xffffffffL
#define SQ_TIME_LO__TIME_MASK                           0xffffffffL
#define SQ_VINTRP__ATTRCHAN_MASK                        0x00000300L
#define SQ_VINTRP__ATTR_MASK                            0x0000fc00L
#define SQ_VINTRP__ENCODING_MASK                        0xfc000000L
#define SQ_VINTRP__OP_MASK                              0x00030000L
#define SQ_VINTRP__VDST_MASK                            0x03fc0000L
#define SQ_VINTRP__VSRC_MASK                            0x000000ffL
#define SQ_VOP1__ENCODING_MASK                          0xfe000000L
#define SQ_VOP1__OP_MASK                                0x0001fe00L
#define SQ_VOP1__SRC0_MASK                              0x000001ffL
#define SQ_VOP1__VDST_MASK                              0x01fe0000L
#define SQ_VOP2__ENCODING_MASK                          0x80000000L
#define SQ_VOP2__OP_MASK                                0x7e000000L
#define SQ_VOP2__SRC0_MASK                              0x000001ffL
#define SQ_VOP2__VDST_MASK                              0x01fe0000L
#define SQ_VOP2__VSRC1_MASK                             0x0001fe00L
#define SQ_VOP3_0_SDST_ENC__ENCODING_MASK               0xfc000000L
#define SQ_VOP3_0_SDST_ENC__SDST_MASK                   0x00007f00L
#define SQ_VOP3_0_SDST_ENC__VDST_MASK                   0x000000ffL
#define SQ_VOP3_0__ABS_MASK                             0x00000700L
#define SQ_VOP3_0__ENCODING_MASK                        0xfc000000L
#define SQ_VOP3_0__VDST_MASK                            0x000000ffL
#define SQ_VOP3_1__NEG_MASK                             0xe0000000L
#define SQ_VOP3_1__OMOD_MASK                            0x18000000L
#define SQ_VOP3_1__SRC0_MASK                            0x000001ffL
#define SQ_VOP3_1__SRC1_MASK                            0x0003fe00L
#define SQ_VOP3_1__SRC2_MASK                            0x07fc0000L
#define SQ_VOPC__ENCODING_MASK                          0xfe000000L
#define SQ_VOPC__OP_MASK                                0x01fe0000L
#define SQ_VOPC__SRC0_MASK                              0x000001ffL
#define SQ_VOPC__VSRC1_MASK                             0x0001fe00L
#define SQ_WAVE_EXEC_HI__EXEC_HI_MASK                   0xffffffffL
#define SQ_WAVE_EXEC_LO__EXEC_LO_MASK                   0xffffffffL
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK               0x003f0000L
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK               0x0f000000L
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK               0x0000003fL
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK               0x00003f00L
#define SQ_WAVE_HW_ID__CU_ID_MASK                       0x00000f00L
#define SQ_WAVE_HW_ID__ME_ID_MASK__CI__VI               0xc0000000L
#define SQ_WAVE_HW_ID__PIPE_ID_MASK__CI__VI             0x000000c0L
#define SQ_WAVE_HW_ID__QUEUE_ID_MASK__CI__VI            0x07000000L
#define SQ_WAVE_HW_ID__SE_ID_MASK__CI__VI               0x00006000L
#define SQ_WAVE_HW_ID__SE_ID_MASK__SI                   0x00002000L
#define SQ_WAVE_HW_ID__SH_ID_MASK                       0x00001000L
#define SQ_WAVE_HW_ID__SIMD_ID_MASK                     0x00000030L
#define SQ_WAVE_HW_ID__STATE_ID_MASK                    0x38000000L
#define SQ_WAVE_HW_ID__TG_ID_MASK                       0x000f0000L
#define SQ_WAVE_HW_ID__VM_ID_MASK                       0x00f00000L
#define SQ_WAVE_HW_ID__WAVE_ID_MASK                     0x0000000fL
#define SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK                 0x00000300L
#define SQ_WAVE_IB_DBG0__IBUF_ST_MASK                   0x00000007L
#define SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK                 0x00000c00L
#define SQ_WAVE_IB_DBG0__KILL_MASK__CI                  0x08000000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK__CI      0x10000000L
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK              0x00000010L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK           0x000000e0L
#define SQ_WAVE_IB_DBG0__PC_INVALID_MASK                0x00000008L
#define SQ_WAVE_IB_STS__EXP_CNT_MASK                    0x00000070L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK__CI__VI           0x00000f00L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK__SI               0x00001f00L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK__CI__VI           0x00007000L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK__SI               0x0000e000L
#define SQ_WAVE_IB_STS__VM_CNT_MASK                     0x0000000fL
#define SQ_WAVE_INST_DW0__INST_DW0_MASK                 0xffffffffL
#define SQ_WAVE_INST_DW1__INST_DW1_MASK                 0xffffffffL
#define SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK                0x000000ffL
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK                0x001ff000L
#define SQ_WAVE_M0__M0_MASK                             0xffffffffL
#define SQ_WAVE_MODE__CSP_MASK                          0xe0000000L
#define SQ_WAVE_MODE__DEBUG_EN_MASK                     0x00000800L
#define SQ_WAVE_MODE__DX10_CLAMP_MASK                   0x00000100L
#define SQ_WAVE_MODE__EXCP_EN_MASK__CI__VI              0x001ff000L
#define SQ_WAVE_MODE__EXCP_EN_MASK__SI                  0x0007f000L
#define SQ_WAVE_MODE__FP_DENORM_MASK                    0x000000f0L
#define SQ_WAVE_MODE__FP_ROUND_MASK                     0x0000000fL
#define SQ_WAVE_MODE__IEEE_MASK                         0x00000200L
#define SQ_WAVE_MODE__LOD_CLAMPED_MASK                  0x00000400L
#define SQ_WAVE_MODE__VSKIP_MASK                        0x10000000L
#define SQ_WAVE_PC_LO__PC_LO_MASK                       0xffffffffL
#define SQ_WAVE_STATUS__COND_DBG_SYS_MASK__CI__VI       0x00200000L
#define SQ_WAVE_STATUS__COND_DBG_USER_MASK__CI__VI      0x00100000L
#define SQ_WAVE_STATUS__DATA_ATC_MASK__CI               0x00400000L
#define SQ_WAVE_STATUS__DISPATCH_CACHE_CTRL_MASK__CI    0x07000000L
#define SQ_WAVE_STATUS__ECC_ERR_MASK                    0x00020000L
#define SQ_WAVE_STATUS__EXECZ_MASK                      0x00000200L
#define SQ_WAVE_STATUS__EXPORT_RDY_MASK                 0x00000100L
#define SQ_WAVE_STATUS__HALT_MASK                       0x00002000L
#define SQ_WAVE_STATUS__INST_ATC_MASK__CI__VI           0x00800000L
#define SQ_WAVE_STATUS__IN_BARRIER_MASK                 0x00001000L
#define SQ_WAVE_STATUS__IN_TG_MASK                      0x00000800L
#define SQ_WAVE_STATUS__MUST_EXPORT_MASK__CI__VI        0x08000000L
#define SQ_WAVE_STATUS__PERF_EN_MASK                    0x00080000L
#define SQ_WAVE_STATUS__PRIV_MASK                       0x00000020L
#define SQ_WAVE_STATUS__SCC_MASK                        0x00000001L
#define SQ_WAVE_STATUS__SKIP_EXPORT_MASK                0x00040000L
#define SQ_WAVE_STATUS__SPI_PRIO_MASK                   0x00000006L
#define SQ_WAVE_STATUS__TRAP_EN_MASK                    0x00000040L
#define SQ_WAVE_STATUS__TRAP_MASK                       0x00004000L
#define SQ_WAVE_STATUS__TTRACE_CU_EN_MASK               0x00008000L
#define SQ_WAVE_STATUS__TTRACE_EN_MASK                  0x00000080L
#define SQ_WAVE_STATUS__VALID_MASK                      0x00010000L
#define SQ_WAVE_STATUS__VCCZ_MASK                       0x00000400L
#define SQ_WAVE_STATUS__WAVE_PRIO_MASK__SI__CI          0x00000018L
#define SQ_WAVE_TBA_HI__ADDR_HI_MASK                    0x000000ffL
#define SQ_WAVE_TBA_LO__ADDR_LO_MASK                    0xffffffffL
#define SQ_WAVE_TMA_HI__ADDR_HI_MASK                    0x000000ffL
#define SQ_WAVE_TMA_LO__ADDR_LO_MASK                    0xffffffffL
#define SQ_WAVE_TRAPSTS__DP_RATE_MASK                   0xe0000000L
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK                0x003f0000L
#define SQ_WAVE_TRAPSTS__EXCP_MASK__CI__VI              0x000001ffL
#define SQ_WAVE_TRAPSTS__EXCP_MASK__SI                  0x0000007fL
#define SQ_WAVE_TTMP0__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP10__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP11__DATA_MASK                       0xffffffffL
#define SQ_WAVE_TTMP1__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP2__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP3__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP4__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP5__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP6__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP7__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP8__DATA_MASK                        0xffffffffL
#define SQ_WAVE_TTMP9__DATA_MASK                        0xffffffffL
#define SRBM_CAM_DATA__CAM_ADDR_MASK                    0x0000ffffL
#define SRBM_CAM_DATA__CAM_REMAPADDR_MASK               0xffff0000L
#define SRBM_CHIP_REVISION__CHIP_REVISION_MASK          0x000000ffL
#define SRBM_CNTL__COMBINE_SYSTEM_MC_MASK__CI__VI       0x00020000L
#define SRBM_CNTL__PWR_REQUEST_HALT_MASK                0x00010000L
#define SRBM_CNTL__READ_TIMEOUT_MASK__SI__CI            0x000003ffL
#define SRBM_DEBUG_CNTL__SRBM_DEBUG_INDEX_MASK          0x0000003fL
#define SRBM_DEBUG_DATA__DATA_MASK                      0xffffffffL
#define SRBM_DEBUG_SNAPSHOT__ACP_RDY_MASK__CI__VI       0x00000010L
#define SRBM_DEBUG_SNAPSHOT__BIF_RDY_MASK               0x00000080L
#define SRBM_DEBUG_SNAPSHOT__DC_RDY_MASK                0x00000040L
#define SRBM_DEBUG_SNAPSHOT__GRBM_RDY_MASK              0x00000020L
#define SRBM_DEBUG_SNAPSHOT__MCB_RDY_MASK               0x00000001L
#define SRBM_DEBUG_SNAPSHOT__MCC0_RDY_MASK              0x10000000L
#define SRBM_DEBUG_SNAPSHOT__MCC1_RDY_MASK              0x08000000L
#define SRBM_DEBUG_SNAPSHOT__MCC2_RDY_MASK              0x04000000L
#define SRBM_DEBUG_SNAPSHOT__MCC3_RDY_MASK              0x02000000L
#define SRBM_DEBUG_SNAPSHOT__MCC4_RDY_MASK              0x01000000L
#define SRBM_DEBUG_SNAPSHOT__MCC5_RDY_MASK              0x00800000L
#define SRBM_DEBUG_SNAPSHOT__MCC6_RDY_MASK              0x00400000L
#define SRBM_DEBUG_SNAPSHOT__MCC7_RDY_MASK              0x00200000L
#define SRBM_DEBUG_SNAPSHOT__MCD0_RDY_MASK              0x00100000L
#define SRBM_DEBUG_SNAPSHOT__MCD1_RDY_MASK              0x00080000L
#define SRBM_DEBUG_SNAPSHOT__MCD2_RDY_MASK              0x00040000L
#define SRBM_DEBUG_SNAPSHOT__MCD3_RDY_MASK              0x00020000L
#define SRBM_DEBUG_SNAPSHOT__MCD4_RDY_MASK              0x00010000L
#define SRBM_DEBUG_SNAPSHOT__MCD5_RDY_MASK              0x00008000L
#define SRBM_DEBUG_SNAPSHOT__MCD6_RDY_MASK              0x00004000L
#define SRBM_DEBUG_SNAPSHOT__MCD7_RDY_MASK              0x00002000L
#define SRBM_DEBUG_SNAPSHOT__ORB_RDY_MASK__SI__CI       0x00001000L
#define SRBM_DEBUG_SNAPSHOT__REGBB_RDY_MASK             0x00000800L
#define SRBM_DEBUG_SNAPSHOT__ROPLL_RDY_MASK__CI         0x00000002L
#define SRBM_DEBUG_SNAPSHOT__SAM_RDY_MASK__CI           0x00000008L
#define SRBM_DEBUG_SNAPSHOT__SMU_RDY_MASK__CI__VI       0x00000004L
#define SRBM_DEBUG_SNAPSHOT__UVD_RDY_MASK               0x00000200L
#define SRBM_DEBUG_SNAPSHOT__VCE_RDY_MASK__SI__CI       0x20000000L
#define SRBM_DEBUG_SNAPSHOT__XDMA_RDY_MASK              0x00000100L
#define SRBM_DEBUG_SNAPSHOT__XSP_RDY_MASK__SI__CI       0x00000400L
#define SRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK           0x00000002L
#define SRBM_DEBUG__IGNORE_RDY_MASK                     0x00000001L
#define SRBM_DEBUG__MC_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000100L
#define SRBM_DEBUG__SAM_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000200L
#define SRBM_DEBUG__SDMA_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000080L
#define SRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK            0x00000004L
#define SRBM_DEBUG__SYS_CLOCK_DOMAIN_OVERRIDE_MASK      0x00000010L
#define SRBM_DEBUG__UVD_CLOCK_DOMAIN_OVERRIDE_MASK      0x00000040L
#define SRBM_DEBUG__VCE_CLOCK_DOMAIN_OVERRIDE_MASK      0x00000020L
#define SRBM_GFX_CNTL__MEID_MASK__CI__VI                0x0000000cL
#define SRBM_GFX_CNTL__PIPEID_MASK__CI__VI              0x00000003L
#define SRBM_GFX_CNTL__QUEUEID_MASK__CI__VI             0x00000700L
#define SRBM_GFX_CNTL__VMID_MASK                        0x000000f0L
#define SRBM_INT_ACK__RDERR_INT_ACK_MASK                0x00000001L
#define SRBM_INT_CNTL__RDERR_INT_MASK_MASK              0x00000001L
#define SRBM_INT_STATUS__RDERR_INT_STAT_MASK            0x00000001L
#define SRBM_MC_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_MC_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_PERFCOUNTER0_HI__PERF_COUNT0_HI_MASK       0xffffffffL
#define SRBM_PERFCOUNTER0_LO__PERF_COUNT0_LO_MASK       0xffffffffL
#define SRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK         0x0000003fL
#define SRBM_PERFCOUNTER1_HI__PERF_COUNT1_HI_MASK       0xffffffffL
#define SRBM_PERFCOUNTER1_LO__PERF_COUNT1_LO_MASK       0xffffffffL
#define SRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK         0x0000003fL
#define SRBM_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK     0x00000300L
#define SRBM_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK   0x00000400L
#define SRBM_PERFMON_CNTL__PERFMON_STATE_MASK           0x0000000fL
#define SRBM_READ_ERROR__READ_ADDRESS_MASK              0x0003fffcL
#define SRBM_READ_ERROR__READ_ERROR_MASK                0x80000000L
#define SRBM_READ_ERROR__READ_REQUESTER_ACP_MASK__CI    0x08000000L
#define SRBM_READ_ERROR__READ_REQUESTER_GRBM_MASK       0x02000000L
#define SRBM_READ_ERROR__READ_REQUESTER_HI_MASK         0x01000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAM_MASK__CI    0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA1_MASK__CI__VI 0x00200000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA_MASK__CI__VI 0x10000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SMU_MASK        0x04000000L
#define SRBM_READ_ERROR__READ_REQUESTER_TST_MASK        0x00400000L
#define SRBM_READ_ERROR__READ_REQUESTER_UVD_MASK        0x20000000L
#define SRBM_READ_ERROR__READ_REQUESTER_VCE_MASK__SI__CI 0x00100000L
#define SRBM_SAM_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_SAM_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_SDMA_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_SDMA_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_SOFT_RESET__SOFT_RESET_ACP_MASK__CI__VI    0x04000000L
#define SRBM_SOFT_RESET__SOFT_RESET_BIF_MASK            0x00000002L
#define SRBM_SOFT_RESET__SOFT_RESET_CHUB_MASK__CI__VI   0x00001000L
#define SRBM_SOFT_RESET__SOFT_RESET_DC_MASK             0x00000020L
#define SRBM_SOFT_RESET__SOFT_RESET_GRBM_MASK           0x00000100L
#define SRBM_SOFT_RESET__SOFT_RESET_HDP_MASK            0x00000200L
#define SRBM_SOFT_RESET__SOFT_RESET_IH_MASK             0x00000400L
#define SRBM_SOFT_RESET__SOFT_RESET_MC_MASK             0x00000800L
#define SRBM_SOFT_RESET__SOFT_RESET_ORB_MASK__SI__CI    0x00800000L
#define SRBM_SOFT_RESET__SOFT_RESET_REGBB_MASK          0x00400000L
#define SRBM_SOFT_RESET__SOFT_RESET_ROM_MASK            0x00004000L
#define SRBM_SOFT_RESET__SOFT_RESET_ROPLL_MASK__CI      0x00000010L
#define SRBM_SOFT_RESET__SOFT_RESET_SAM_MASK__CI        0x08000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA1_MASK__CI__VI  0x00000040L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA_MASK__CI__VI   0x00100000L
#define SRBM_SOFT_RESET__SOFT_RESET_SEM_MASK            0x00008000L
#define SRBM_SOFT_RESET__SOFT_RESET_SMU_MASK__CI__VI    0x00010000L
#define SRBM_SOFT_RESET__SOFT_RESET_TST_MASK            0x00200000L
#define SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK            0x00040000L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE_MASK__SI__CI    0x01000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VMC_MASK            0x00020000L
#define SRBM_SOFT_RESET__SOFT_RESET_XDMA_MASK           0x02000000L
#define SRBM_SOFT_RESET__SOFT_RESET_XSP_MASK__SI__CI    0x00080000L
#define SRBM_STATUS2__CHUB_BUSY_MASK__CI__VI            0x00000200L
#define SRBM_STATUS2__SDMA1_BUSY_MASK__CI__VI           0x00000040L
#define SRBM_STATUS2__SDMA1_RQ_PENDING_MASK__CI__VI     0x00000004L
#define SRBM_STATUS2__SDMA_BUSY_MASK__CI__VI            0x00000020L
#define SRBM_STATUS2__SDMA_RQ_PENDING_MASK__CI__VI      0x00000001L
#define SRBM_STATUS2__TST_RQ_PENDING_MASK               0x00000002L
#define SRBM_STATUS2__VCE_BUSY_MASK__SI__CI             0x00000080L
#define SRBM_STATUS2__VCE_RQ_PENDING_MASK__SI__CI       0x00000008L
#define SRBM_STATUS2__XDMA_BUSY_MASK                    0x00000100L
#define SRBM_STATUS2__XSP_BUSY_MASK__SI__CI             0x00000010L
#define SRBM_STATUS__ACP_BUSY_MASK__CI__VI              0x00010000L
#define SRBM_STATUS__ACP_RQ_PENDING_MASK__CI__VI        0x00000008L
#define SRBM_STATUS__BIF_BUSY_MASK                      0x20000000L
#define SRBM_STATUS__GRBM_RQ_PENDING_MASK               0x00000020L
#define SRBM_STATUS__HI_RQ_PENDING_MASK                 0x00000040L
#define SRBM_STATUS__IH_BUSY_MASK                       0x00020000L
#define SRBM_STATUS__IO_EXTERN_SIGNAL_MASK__SI__CI      0x00000080L
#define SRBM_STATUS__MCB_BUSY_MASK                      0x00000200L
#define SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK          0x00000400L
#define SRBM_STATUS__MCC_BUSY_MASK                      0x00000800L
#define SRBM_STATUS__MCD_BUSY_MASK                      0x00001000L
#define SRBM_STATUS__SAM_BUSY_MASK__CI                  0x00100000L
#define SRBM_STATUS__SAM_RQ_PENDING_MASK__CI            0x00000004L
#define SRBM_STATUS__SEM_BUSY_MASK                      0x00004000L
#define SRBM_STATUS__SMU_RQ_PENDING_MASK                0x00000010L
#define SRBM_STATUS__UVD_BUSY_MASK                      0x00080000L
#define SRBM_STATUS__UVD_RQ_PENDING_MASK                0x00000002L
#define SRBM_STATUS__VMC_BUSY_MASK                      0x00000100L
#define SRBM_SYS_CLKEN_CNTL__POST_DELAY_CNT_MASK        0x00001f00L
#define SRBM_SYS_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK      0x0000000fL
#define SRBM_UVD_CLKEN_CNTL__POST_DELAY_CNT_MASK        0x00001f00L
#define SRBM_UVD_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK      0x0000000fL
#define SRBM_VCE_CLKEN_CNTL__POST_DELAY_CNT_MASK        0x00001f00L
#define SRBM_VCE_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK      0x0000000fL
#define STATE_CHANGE_STATUS__STATE_CHANGE_STATUS_MASK__SI__VI 0x00000001L
#define STATUS__CAP_LIST_MASK                           0x00000010L
#define STATUS__DEVSEL_TIMING_MASK                      0x00000600L
#define STATUS__FAST_BACK_CAPABLE_MASK                  0x00000080L
#define STATUS__INT_STATUS_MASK                         0x00000008L
#define STATUS__MASTER_DATA_PARITY_ERROR_MASK           0x00000100L
#define STATUS__PARITY_ERROR_DETECTED_MASK              0x00008000L
#define STATUS__PCI_66_EN_MASK                          0x00000020L
#define STATUS__RECEIVED_MASTER_ABORT_MASK              0x00002000L
#define STATUS__RECEIVED_TARGET_ABORT_MASK              0x00001000L
#define STATUS__SIGNALED_SYSTEM_ERROR_MASK              0x00004000L
#define STATUS__SIGNAL_TARGET_ABORT_MASK                0x00000800L
#define SUB_CLASS__SUB_CLASS_MASK                       0x000000ffL
#define SXIFCCG_DEBUG_REG0__point_address_MASK          0x000001c0L
#define SXIFCCG_DEBUG_REG0__position_address_MASK       0x0000003fL
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance_MASK  0x80000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc_MASK  0x40000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel_MASK  0x0c000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci_MASK      0x03ff0000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask_MASK 0x0000f000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id_MASK    0x30000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx_MASK 0x00000e00L
#define SXIFCCG_DEBUG_REG1__aux_sel_MASK                0x00300000L
#define SXIFCCG_DEBUG_REG1__available_positions_MASK    0x0000007fL
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0_MASK         0xf0000000L
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1_MASK         0x0f000000L
#define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp_MASK 0x000f0000L
#define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents_MASK 0x00007c00L
#define SXIFCCG_DEBUG_REG1__sx_receive_indx_MASK        0x00000380L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0_MASK       0x00800000L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1_MASK       0x00400000L
#define SXIFCCG_DEBUG_REG2__param_cache_base_MASK       0x0000007fL
#define SXIFCCG_DEBUG_REG2__req_active_verts_MASK       0x007f0000L
#define SXIFCCG_DEBUG_REG2__req_active_verts_loaded_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG2__sx_aux_MASK                 0x00000180L
#define SXIFCCG_DEBUG_REG2__sx_request_indx_MASK        0x00007e00L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts_MASK 0xfc000000L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx_MASK 0x03800000L
#define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO_MASK            0x000000ffL
#define SXIFCCG_DEBUG_REG3__available_positions_MASK    0x001fc000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full_MASK 0x20000000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write_MASK  0x80000000L
#define SXIFCCG_DEBUG_REG3__current_state_MASK          0x00600000L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena_MASK 0x00002000L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena_MASK 0x00001000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty_MASK 0x02000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full_MASK  0x04000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write_MASK 0x40000000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_empty_MASK      0x00800000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable_MASK 0x00000f00L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_full_MASK       0x01000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty_MASK 0x08000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full_MASK 0x10000000L
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT_MASK              0x0000007fL
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY_MASK 0x80000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_FIFO_BUSY_MASK       0x00800000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_READ_VALID_MASK      0x01000000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_SENDFREE_BUSY_MASK   0x00400000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_FIFO_BUSY_MASK       0x00100000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_READ_VALID_MASK      0x00200000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_SENDFREE_BUSY_MASK   0x00080000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_FIFO_BUSY_MASK__CI__VI 0x00020000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_READ_VALID_MASK__CI__VI 0x00040000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_SENDFREE_BUSY_MASK__CI__VI 0x00010000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_FIFO_BUSY_MASK__CI__VI 0x00004000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_READ_VALID_MASK__CI__VI 0x00008000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_SENDFREE_BUSY_MASK__CI__VI 0x00002000L
#define SX_DEBUG_BUSY_2__COL_REQ0_BUSY_MASK             0x00001000L
#define SX_DEBUG_BUSY_2__COL_REQ0_FREECNT_NE0_MASK      0x00000400L
#define SX_DEBUG_BUSY_2__COL_REQ0_IDLE_MASK             0x00000800L
#define SX_DEBUG_BUSY_2__COL_REQ1_BUSY_MASK             0x00000200L
#define SX_DEBUG_BUSY_2__COL_REQ1_FREECNT_NE0_MASK      0x00000080L
#define SX_DEBUG_BUSY_2__COL_REQ1_IDLE_MASK             0x00000100L
#define SX_DEBUG_BUSY_2__COL_REQ2_BUSY_MASK__CI__VI     0x00000040L
#define SX_DEBUG_BUSY_2__COL_REQ2_FREECNT_NE0_MASK__CI__VI 0x00000010L
#define SX_DEBUG_BUSY_2__COL_REQ2_IDLE_MASK__CI__VI     0x00000020L
#define SX_DEBUG_BUSY_2__COL_REQ3_BUSY_MASK__CI__VI     0x00000008L
#define SX_DEBUG_BUSY_2__COL_REQ3_FREECNT_NE0_MASK__CI__VI 0x00000002L
#define SX_DEBUG_BUSY_2__COL_REQ3_IDLE_MASK__CI__VI     0x00000004L
#define SX_DEBUG_BUSY_2__COL_SCBD_BUSY_MASK             0x00000001L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY_MASK 0x80000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL0_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL1_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL2_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL3_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL0_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL1_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL2_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL3_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL0_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL1_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL2_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL3_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL0_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL1_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL2_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL3_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL0_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL1_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL2_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL3_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL0_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL1_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL2_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL3_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK2_VAL0_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL0_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL1_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL2_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL3_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL0_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL1_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL2_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL3_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL0_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL1_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL2_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL3_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL0_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL1_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL2_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL3_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL0_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL1_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL2_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL3_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL0_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL1_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL2_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL3_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK2_VAL0_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_4__RESERVED_MASK                  0xfe000000L
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL_MASK              0x80000000L
#define SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK               0x40000000L
#define SX_DEBUG_BUSY__PA_SX_BUSY_MASK                  0x00000004L
#define SX_DEBUG_BUSY__PCCMD_VALID_MASK                 0x08000000L
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY_MASK          0x00080000L
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY_MASK          0x00040000L
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY_MASK          0x00020000L
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY_MASK          0x00010000L
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY_MASK          0x00008000L
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY_MASK          0x00004000L
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY_MASK          0x00002000L
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY_MASK          0x00001000L
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY_MASK          0x00000800L
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY_MASK          0x00000400L
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY_MASK          0x00000200L
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY_MASK          0x00000100L
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY_MASK          0x00000080L
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY_MASK          0x00000040L
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY_MASK          0x00000020L
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY_MASK          0x00000010L
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS_MASK          0x00000001L
#define SX_DEBUG_BUSY__POS_INMUX_VALID_MASK             0x00100000L
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY_MASK          0x00000002L
#define SX_DEBUG_BUSY__POS_SCBD_BUSY_MASK               0x00000008L
#define SX_DEBUG_BUSY__VDATA0_VALID_MASK                0x20000000L
#define SX_DEBUG_BUSY__VDATA1_VALID_MASK                0x10000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1_MASK             0x04000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2_MASK             0x02000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3_MASK             0x01000000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1_MASK             0x00800000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2_MASK             0x00400000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3_MASK             0x00200000L
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_MVDD_INDEX_MASK 0x00000f00L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK 0x0f000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDCI_INDEX_MASK 0x0000000fL
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDC_INDEX_MASK 0x000f0000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_MVDD_INDEX_MASK 0x0000f000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_PCIE_INDEX_MASK 0xf0000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDCI_INDEX_MASK 0x000000f0L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDC_INDEX_MASK 0x00f00000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURRENT_STATE_MASK 0x000000f0L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_LCLK_INDEX_MASK__CI__VI 0x1c000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX_MASK 0x00000f00L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX_MASK 0x001f0000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARGET_STATE_MASK 0x0000000fL
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_LCLK_INDEX_MASK__CI__VI 0xe0000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_MCLK_INDEX_MASK 0x0000f000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_SCLK_INDEX_MASK 0x03e00000L
#define TA_BC_BASE_ADDR_HI__ADDRESS_MASK__CI__VI        0x000000ffL
#define TA_BC_BASE_ADDR__ADDRESS_MASK                   0xffffffffL
#define TA_CGTT_CTRL__OFF_HYSTERESIS_MASK               0x00000ff0L
#define TA_CGTT_CTRL__ON_DELAY_MASK                     0x0000000fL
#define TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK               0x80000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK               0x40000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK               0x20000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK               0x10000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK               0x08000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK               0x04000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK               0x02000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK               0x01000000L
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE_MASK             0x00010000L
#define TA_CNTL__ALIGNER_CREDIT_MASK                    0x001f0000L
#define TA_CNTL__TC_DATA_CREDIT_MASK                    0x0000e000L
#define TA_CNTL__TD_FIFO_CREDIT_MASK                    0xffc00000L
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS_MASK__CI__VI     0x000000ffL
#define TA_CS_BC_BASE_ADDR__ADDRESS_MASK                0xffffffffL
#define TA_DEBUG_DATA__DATA_MASK                        0xffffffffL
#define TA_DEBUG_INDEX__INDEX_MASK                      0x0000001fL
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000000ffL
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI  0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000000ffL
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK          0xf0000000L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI  0x0003fc00L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK           0x000000ffL
#define TA_RESERVED_010C__Unused_MASK__CI__VI           0xffffffffL
#define TA_SCRATCH__SCRATCH_MASK                        0xffffffffL
#define TA_STATUS__AL_BUSY_MASK                         0x40000000L
#define TA_STATUS__BUSY_MASK                            0x80000000L
#define TA_STATUS__FA_BUSY_MASK                         0x20000000L
#define TA_STATUS__FA_LFIFO_EMPTYB_MASK                 0x00200000L
#define TA_STATUS__FA_PFIFO_EMPTYB_MASK                 0x00100000L
#define TA_STATUS__FA_SFIFO_EMPTYB_MASK                 0x00400000L
#define TA_STATUS__FG_BUSY_MASK                         0x02000000L
#define TA_STATUS__FG_LFIFO_EMPTYB_MASK                 0x00002000L
#define TA_STATUS__FG_PFIFO_EMPTYB_MASK                 0x00001000L
#define TA_STATUS__FG_SFIFO_EMPTYB_MASK                 0x00004000L
#define TA_STATUS__FL_BUSY_MASK                         0x08000000L
#define TA_STATUS__FL_LFIFO_EMPTYB_MASK                 0x00020000L
#define TA_STATUS__FL_PFIFO_EMPTYB_MASK                 0x00010000L
#define TA_STATUS__FL_SFIFO_EMPTYB_MASK                 0x00040000L
#define TA_STATUS__IN_BUSY_MASK                         0x01000000L
#define TA_STATUS__LA_BUSY_MASK                         0x04000000L
#define TA_STATUS__TA_BUSY_MASK                         0x10000000L
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define TCA_CGTT_SCLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK         0x80000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK         0x40000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK         0x20000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK         0x10000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK         0x08000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK         0x04000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK         0x02000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK         0x01000000L
#define TCA_CTRL__HOLE_TIMEOUT_MASK                     0x0000000fL
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK         0x00000ff0L
#define TCC_CGTT_SCLK_CTRL__ON_DELAY_MASK               0x0000000fL
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK         0x80000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK         0x40000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK         0x20000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK         0x10000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK         0x08000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK         0x04000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK         0x02000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK         0x01000000L
#define TCC_CTRL__CACHE_SIZE_MASK                       0x00000003L
#define TCC_CTRL__LATENCY_FIFO_SIZE_MASK                0x000f0000L
#define TCC_CTRL__RATE_MASK                             0x0000000cL
#define TCC_CTRL__SRC_FIFO_SIZE_MASK                    0x0000f000L
#define TCC_CTRL__WB_OR_INV_ALL_VMIDS_MASK__CI__VI      0x00100000L
#define TCC_CTRL__WRITEBACK_MARGIN_MASK                 0x000000f0L
#define TCC_EDC_COUNTER__DED_COUNT_MASK__SI__CI         0x000f0000L
#define TCC_EDC_COUNTER__SEC_COUNT_MASK__SI__CI         0x0000000fL
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCC_REDUNDANCY__MC_SEL0_MASK__CI__VI            0x00000001L
#define TCC_REDUNDANCY__MC_SEL1_MASK__CI__VI            0x00000002L
#define TCI_CNTL_1__REQ_FIFO_DEPTH_MASK                 0x00ff0000L
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK             0x0000ffffL
#define TCI_CNTL_1__WDATA_RAM_DEPTH_MASK                0xff000000L
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK            0x00000001L
#define TCI_CNTL_2__TCA_MAX_CREDIT_MASK                 0x000001feL
#define TCI_STATUS__TCI_BUSY_MASK                       0x00000001L
#define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK               0x000001c0L
#define TCP_ADDR_CONFIG__NUM_BANKS_MASK                 0x00000030L
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK             0x0000000fL
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK            0x00000200L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK       0x00000700L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK  0x07000000L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK    0x00000007L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK 0x00070000L
#define TCP_CHAN_STEER_HI__CHAN8_MASK                   0x0000000fL
#define TCP_CHAN_STEER_HI__CHAN9_MASK                   0x000000f0L
#define TCP_CHAN_STEER_HI__CHANA_MASK                   0x00000f00L
#define TCP_CHAN_STEER_HI__CHANB_MASK                   0x0000f000L
#define TCP_CHAN_STEER_HI__CHANC_MASK                   0x000f0000L
#define TCP_CHAN_STEER_HI__CHAND_MASK                   0x00f00000L
#define TCP_CHAN_STEER_HI__CHANE_MASK                   0x0f000000L
#define TCP_CHAN_STEER_HI__CHANF_MASK                   0xf0000000L
#define TCP_CHAN_STEER_LO__CHAN0_MASK                   0x0000000fL
#define TCP_CHAN_STEER_LO__CHAN1_MASK                   0x000000f0L
#define TCP_CHAN_STEER_LO__CHAN2_MASK                   0x00000f00L
#define TCP_CHAN_STEER_LO__CHAN3_MASK                   0x0000f000L
#define TCP_CHAN_STEER_LO__CHAN4_MASK                   0x000f0000L
#define TCP_CHAN_STEER_LO__CHAN5_MASK                   0x00f00000L
#define TCP_CHAN_STEER_LO__CHAN6_MASK                   0x0f000000L
#define TCP_CHAN_STEER_LO__CHAN7_MASK                   0xf0000000L
#define TCP_CNTL__DISABLE_Z_MAP_MASK                    0x10000000L
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK__CI__VI   0x00000020L
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK__CI__VI     0x00000010L
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK             0x0fc00000L
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK              0x001f8000L
#define TCP_CNTL__FORCE_HIT_MASK                        0x00000001L
#define TCP_CNTL__FORCE_MISS_MASK                       0x00000002L
#define TCP_CNTL__INV_ALL_VMIDS_MASK__CI__VI            0x20000000L
#define TCP_CNTL__L1_SIZE_MASK                          0x0000000cL
#define TCP_CREDIT__LFIFO_CREDIT_MASK                   0x000003ffL
#define TCP_CREDIT__REQ_FIFO_CREDIT_MASK                0x007f0000L
#define TCP_CREDIT__TD_CREDIT_MASK                      0xe0000000L
#define TCP_EDC_COUNTER__DED_COUNT_MASK__SI__CI         0x000f0000L
#define TCP_EDC_COUNTER__SEC_COUNT_MASK__SI__CI         0x0000000fL
#define TCP_INVALIDATE__START_MASK                      0x00000001L
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define TCP_STATUS__TCP_BUSY_MASK                       0x00000001L
#define TCP_WATCH0_ADDR_H__ADDR_MASK__CI__VI            0x0000ffffL
#define TCP_WATCH0_ADDR_L__ADDR_MASK__CI__VI            0xffffffc0L
#define TCP_WATCH0_CNTL__MASK_MASK__CI__VI              0x00ffffffL
#define TCP_WATCH0_CNTL__MODE_MASK__CI__VI              0x60000000L
#define TCP_WATCH0_CNTL__VALID_MASK__CI__VI             0x80000000L
#define TCP_WATCH0_CNTL__VMID_MASK__CI__VI              0x0f000000L
#define TCP_WATCH1_ADDR_H__ADDR_MASK__CI__VI            0x0000ffffL
#define TCP_WATCH1_ADDR_L__ADDR_MASK__CI__VI            0xffffffc0L
#define TCP_WATCH1_CNTL__MASK_MASK__CI__VI              0x00ffffffL
#define TCP_WATCH1_CNTL__MODE_MASK__CI__VI              0x60000000L
#define TCP_WATCH1_CNTL__VALID_MASK__CI__VI             0x80000000L
#define TCP_WATCH1_CNTL__VMID_MASK__CI__VI              0x0f000000L
#define TCP_WATCH2_ADDR_H__ADDR_MASK__CI__VI            0x0000ffffL
#define TCP_WATCH2_ADDR_L__ADDR_MASK__CI__VI            0xffffffc0L
#define TCP_WATCH2_CNTL__MASK_MASK__CI__VI              0x00ffffffL
#define TCP_WATCH2_CNTL__MODE_MASK__CI__VI              0x60000000L
#define TCP_WATCH2_CNTL__VALID_MASK__CI__VI             0x80000000L
#define TCP_WATCH2_CNTL__VMID_MASK__CI__VI              0x0f000000L
#define TCP_WATCH3_ADDR_H__ADDR_MASK__CI__VI            0x0000ffffL
#define TCP_WATCH3_ADDR_L__ADDR_MASK__CI__VI            0xffffffc0L
#define TCP_WATCH3_CNTL__MASK_MASK__CI__VI              0x00ffffffL
#define TCP_WATCH3_CNTL__MODE_MASK__CI__VI              0x60000000L
#define TCP_WATCH3_CNTL__VALID_MASK__CI__VI             0x80000000L
#define TCP_WATCH3_CNTL__VMID_MASK__CI__VI              0x0f000000L
#define TCS_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK__CI     0x00000ff0L
#define TCS_CGTT_SCLK_CTRL__ON_DELAY_MASK__CI           0x0000000fL
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK__CI     0x80000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK__CI     0x40000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK__CI     0x20000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK__CI     0x10000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK__CI     0x08000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK__CI     0x04000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK__CI     0x02000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK__CI     0x01000000L
#define TCS_CTRL__RATE_MASK__CI                         0x00000003L
#define TCS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI   0x0f000000L
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI   0xf0000000L
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI    0x000003ffL
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI    0x000ffc00L
#define TCS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI     0x00f00000L
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI    0x0f000000L
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI     0xf0000000L
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI     0x000ffc00L
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI      0x000003ffL
#define TCS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI     0x00f00000L
#define TCS_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI     0xf0000000L
#define TCS_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI      0x000003ffL
#define TCS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI     0x00f00000L
#define TCS_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI     0xf0000000L
#define TCS_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI      0x000003ffL
#define TCS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__CI    0xffffffffL
#define TCS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI     0x00f00000L
#define TCS_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI     0xf0000000L
#define TCS_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI      0x000003ffL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK__CI__VI   0x00000003L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK__CI__VI  0x00300000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK__CI__VI  0x00c00000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK__CI__VI  0x03000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK__CI__VI  0x0c000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK__CI__VI  0x30000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK__CI__VI  0xc0000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK__CI__VI   0x0000000cL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK__CI__VI   0x00000030L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK__CI__VI   0x000000c0L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK__CI__VI   0x00000300L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK__CI__VI   0x00000c00L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK__CI__VI   0x00003000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK__CI__VI   0x0000c000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK__CI__VI   0x00030000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK__CI__VI   0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK__CI__VI  0x00000003L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK__CI__VI  0x0000000cL
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK__CI__VI  0x00000030L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK__CI__VI  0x000000c0L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK__CI__VI  0x00000300L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK__CI__VI  0x00000c00L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK__CI__VI  0x00003000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK__CI__VI  0x0000c000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK__CI__VI  0x00030000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK__CI__VI  0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK__CI__VI  0x00300000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK__CI__VI  0x00c00000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK__CI__VI  0x03000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK__CI__VI  0x0c000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK__CI__VI  0x30000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK__CI__VI  0xc0000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_0_MASK__CI__VI   0x00000001L
#define TC_CFG_L1_STORE_POLICY__POLICY_10_MASK__CI__VI  0x00000400L
#define TC_CFG_L1_STORE_POLICY__POLICY_11_MASK__CI__VI  0x00000800L
#define TC_CFG_L1_STORE_POLICY__POLICY_12_MASK__CI__VI  0x00001000L
#define TC_CFG_L1_STORE_POLICY__POLICY_13_MASK__CI__VI  0x00002000L
#define TC_CFG_L1_STORE_POLICY__POLICY_14_MASK__CI__VI  0x00004000L
#define TC_CFG_L1_STORE_POLICY__POLICY_15_MASK__CI__VI  0x00008000L
#define TC_CFG_L1_STORE_POLICY__POLICY_16_MASK__CI__VI  0x00010000L
#define TC_CFG_L1_STORE_POLICY__POLICY_17_MASK__CI__VI  0x00020000L
#define TC_CFG_L1_STORE_POLICY__POLICY_18_MASK__CI__VI  0x00040000L
#define TC_CFG_L1_STORE_POLICY__POLICY_19_MASK__CI__VI  0x00080000L
#define TC_CFG_L1_STORE_POLICY__POLICY_1_MASK__CI__VI   0x00000002L
#define TC_CFG_L1_STORE_POLICY__POLICY_20_MASK__CI__VI  0x00100000L
#define TC_CFG_L1_STORE_POLICY__POLICY_21_MASK__CI__VI  0x00200000L
#define TC_CFG_L1_STORE_POLICY__POLICY_22_MASK__CI__VI  0x00400000L
#define TC_CFG_L1_STORE_POLICY__POLICY_23_MASK__CI__VI  0x00800000L
#define TC_CFG_L1_STORE_POLICY__POLICY_24_MASK__CI__VI  0x01000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_25_MASK__CI__VI  0x02000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_26_MASK__CI__VI  0x04000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_27_MASK__CI__VI  0x08000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_28_MASK__CI__VI  0x10000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_29_MASK__CI__VI  0x20000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_2_MASK__CI__VI   0x00000004L
#define TC_CFG_L1_STORE_POLICY__POLICY_30_MASK__CI__VI  0x40000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_31_MASK__CI__VI  0x80000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_3_MASK__CI__VI   0x00000008L
#define TC_CFG_L1_STORE_POLICY__POLICY_4_MASK__CI__VI   0x00000010L
#define TC_CFG_L1_STORE_POLICY__POLICY_5_MASK__CI__VI   0x00000020L
#define TC_CFG_L1_STORE_POLICY__POLICY_6_MASK__CI__VI   0x00000040L
#define TC_CFG_L1_STORE_POLICY__POLICY_7_MASK__CI__VI   0x00000080L
#define TC_CFG_L1_STORE_POLICY__POLICY_8_MASK__CI__VI   0x00000100L
#define TC_CFG_L1_STORE_POLICY__POLICY_9_MASK__CI__VI   0x00000200L
#define TC_CFG_L1_VOLATILE__VOL_MASK__CI__VI            0x0000000fL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK__CI__VI  0x00000003L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK__CI__VI  0x0000000cL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK__CI__VI  0x00000030L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK__CI__VI  0x000000c0L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK__CI__VI  0x00000300L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK__CI__VI  0x00000c00L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK__CI__VI  0x00003000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK__CI__VI  0x0000c000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK__CI__VI  0x00030000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK__CI__VI  0x000c0000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK__CI__VI   0x00000003L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK__CI__VI  0x00300000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK__CI__VI  0x00c00000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK__CI__VI  0x03000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK__CI__VI  0x0c000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK__CI__VI  0x30000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK__CI__VI  0xc0000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK__CI__VI   0x0000000cL
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK__CI__VI   0x00000030L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK__CI__VI   0x000000c0L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK__CI__VI   0x00000300L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK__CI__VI   0x00000c00L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK__CI__VI   0x00003000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK__CI__VI   0x0000c000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK__CI__VI   0x00030000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK__CI__VI   0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK__CI__VI  0x00000003L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK__CI__VI  0x0000000cL
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK__CI__VI  0x00000030L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK__CI__VI  0x000000c0L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK__CI__VI  0x00000300L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK__CI__VI  0x00000c00L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK__CI__VI  0x00003000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK__CI__VI  0x0000c000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK__CI__VI  0x00030000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK__CI__VI  0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK__CI__VI  0x00300000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK__CI__VI  0x00c00000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK__CI__VI  0x03000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK__CI__VI  0x0c000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK__CI__VI  0x30000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK__CI__VI  0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK__CI__VI  0x00000003L
#define TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK__CI__VI  0x0000000cL
#define TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK__CI__VI  0x00000030L
#define TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK__CI__VI  0x000000c0L
#define TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK__CI__VI  0x00000300L
#define TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK__CI__VI  0x00000c00L
#define TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK__CI__VI  0x00003000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK__CI__VI  0x0000c000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK__CI__VI  0x00030000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK__CI__VI  0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_VOLATILE__VOL_MASK__CI__VI            0x0000000fL
#define TD_CGTT_CTRL__OFF_HYSTERESIS_MASK               0x00000ff0L
#define TD_CGTT_CTRL__ON_DELAY_MASK                     0x0000000fL
#define TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK               0x80000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK               0x40000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK               0x20000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK               0x10000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK               0x08000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK               0x04000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK               0x02000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK               0x01000000L
#define TD_CNTL__DISABLE_POWER_THROTTLE_MASK__CI__VI    0x00100000L
#define TD_CNTL__EXTEND_LDS_STALL_MASK                  0x00000600L
#define TD_CNTL__GATHER4_DX9_MODE_MASK                  0x00080000L
#define TD_CNTL__GATHER4_FLOAT_MODE_MASK                0x00010000L
#define TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK            0x00001800L
#define TD_CNTL__LD_FLOAT_MODE_MASK                     0x00040000L
#define TD_CNTL__PAD_STALL_EN_MASK                      0x00000100L
#define TD_CNTL__PRECISION_COMPATIBILITY_MASK__CI__VI   0x00008000L
#define TD_CNTL__SYNC_PHASE_SH_MASK                     0x00000003L
#define TD_CNTL__SYNC_PHASE_VC_SMX_MASK                 0x00000030L
#define TD_DEBUG_DATA__DATA_MASK__CI__VI                0xffffffffL
#define TD_DEBUG_DATA__DATA_MASK__SI                    0x00ffffffL
#define TD_DEBUG_INDEX__INDEX_MASK                      0x0000001fL
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK         0xffffffffL
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK         0xffffffffL
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000000ffL
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK          0xf0000000L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI  0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK           0x000000ffL
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI  0x00f00000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI  0x0003fc00L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI   0x000000ffL
#define TD_SCRATCH__SCRATCH_MASK                        0xffffffffL
#define TD_STATUS__BUSY_MASK                            0x80000000L
#define THM_CLK_CNTL__CMON_CLK_SEL_MASK                 0x000000ffL
#define THM_CLK_CNTL__TMON_CLK_SEL_MASK                 0x0000ff00L
#define THM_TMON0_DEBUG__DEBUG_RDI_MASK                 0x0000001fL
#define THM_TMON0_DEBUG__DEBUG_Z_MASK                   0x0000ffe0L
#define THM_TMON0_INT_DATA__TEMP_MASK                   0x00fff000L
#define THM_TMON0_INT_DATA__VALID_MASK                  0x00000800L
#define THM_TMON0_INT_DATA__Z_MASK                      0x000007ffL
#define THM_TMON0_RDIL0_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL0_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL0_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL10_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL10_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL10_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL11_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL11_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL11_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL12_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL12_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL12_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL13_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL13_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL13_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL14_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL14_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL14_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL15_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIL15_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIL15_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIL1_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL1_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL1_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL2_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL2_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL2_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL3_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL3_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL3_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL4_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL4_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL4_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL5_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL5_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL5_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL6_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL6_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL6_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL7_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL7_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL7_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL8_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL8_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL8_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIL9_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIL9_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIL9_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR0_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR0_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR0_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR10_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR10_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR10_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR11_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR11_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR11_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR12_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR12_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR12_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR13_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR13_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR13_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR14_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR14_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR14_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR15_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON0_RDIR15_DATA__VALID_MASK               0x00000800L
#define THM_TMON0_RDIR15_DATA__Z_MASK                   0x000007ffL
#define THM_TMON0_RDIR1_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR1_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR1_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR2_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR2_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR2_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR3_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR3_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR3_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR4_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR4_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR4_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR5_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR5_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR5_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR6_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR6_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR6_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR7_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR7_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR7_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR8_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR8_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR8_DATA__Z_MASK                    0x000007ffL
#define THM_TMON0_RDIR9_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON0_RDIR9_DATA__VALID_MASK                0x00000800L
#define THM_TMON0_RDIR9_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_DEBUG__DEBUG_RDI_MASK                 0x0000001fL
#define THM_TMON1_DEBUG__DEBUG_Z_MASK                   0x0000ffe0L
#define THM_TMON1_INT_DATA__TEMP_MASK                   0x00fff000L
#define THM_TMON1_INT_DATA__VALID_MASK                  0x00000800L
#define THM_TMON1_INT_DATA__Z_MASK                      0x000007ffL
#define THM_TMON1_RDIL0_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL0_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL0_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL10_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL10_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL10_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL11_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL11_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL11_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL12_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL12_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL12_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL13_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL13_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL13_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL14_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL14_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL14_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL15_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIL15_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIL15_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIL1_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL1_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL1_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL2_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL2_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL2_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL3_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL3_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL3_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL4_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL4_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL4_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL5_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL5_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL5_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL6_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL6_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL6_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL7_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL7_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL7_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL8_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL8_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL8_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIL9_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIL9_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIL9_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR0_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR0_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR0_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR10_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR10_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR10_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR11_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR11_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR11_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR12_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR12_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR12_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR13_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR13_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR13_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR14_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR14_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR14_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR15_DATA__TEMP_MASK                0x00fff000L
#define THM_TMON1_RDIR15_DATA__VALID_MASK               0x00000800L
#define THM_TMON1_RDIR15_DATA__Z_MASK                   0x000007ffL
#define THM_TMON1_RDIR1_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR1_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR1_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR2_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR2_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR2_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR3_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR3_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR3_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR4_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR4_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR4_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR5_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR5_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR5_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR6_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR6_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR6_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR7_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR7_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR7_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR8_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR8_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR8_DATA__Z_MASK                    0x000007ffL
#define THM_TMON1_RDIR9_DATA__TEMP_MASK                 0x00fff000L
#define THM_TMON1_RDIR9_DATA__VALID_MASK                0x00000800L
#define THM_TMON1_RDIR9_DATA__Z_MASK                    0x000007ffL
#define TMDS_CNTL__TMDS_COLOR_FORMAT_MASK__SI__VI       0x00000300L
#define TMDS_CNTL__TMDS_PIXEL_ENCODING_MASK__SI__VI     0x00000010L
#define TMDS_CNTL__TMDS_SYNC_PHASE_MASK__SI__VI         0x00000001L
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_DELAY_MASK__SI__VI 0x00000300L
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_SELECT_MASK__SI__VI 0x00000003L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR0_OUT_EN_MASK__SI__VI 0x00000001L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR1_OUT_EN_MASK__SI__VI 0x00000002L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR2_OUT_EN_MASK__SI__VI 0x00000004L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR3_OUT_EN_MASK__SI__VI 0x00000008L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_2BIT_COUNTER_EN_MASK__SI__VI 0x80000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_DELAY_MASK__SI__VI 0x00000070L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_INVERT_MASK__SI__VI 0x00000080L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_MODULATION_MASK__SI__VI 0x00000300L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_SEL_MASK__SI__VI 0x0000000fL
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_FB_SYNC_CONT_MASK__SI__VI 0x00000800L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_PATTERN_OUT_EN_MASK__SI__VI 0x00001000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_USE_FEEDBACK_PATH_MASK__SI__VI 0x00000400L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_DELAY_MASK__SI__VI 0x00700000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_INVERT_MASK__SI__VI 0x00800000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_MODULATION_MASK__SI__VI 0x03000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_SEL_MASK__SI__VI 0x000f0000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_FB_SYNC_CONT_MASK__SI__VI 0x08000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_PATTERN_OUT_EN_MASK__SI__VI 0x10000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_USE_FEEDBACK_PATH_MASK__SI__VI 0x04000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_DELAY_MASK__SI__VI 0x00000070L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_INVERT_MASK__SI__VI 0x00000080L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_MODULATION_MASK__SI__VI 0x00000300L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_SEL_MASK__SI__VI 0x0000000fL
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_FB_SYNC_CONT_MASK__SI__VI 0x00000800L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_PATTERN_OUT_EN_MASK__SI__VI 0x00001000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_USE_FEEDBACK_PATH_MASK__SI__VI 0x00000400L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_DELAY_MASK__SI__VI 0x00700000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_INVERT_MASK__SI__VI 0x00800000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_MODULATION_MASK__SI__VI 0x03000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_SEL_MASK__SI__VI 0x000f0000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_FB_SYNC_CONT_MASK__SI__VI 0x08000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_PATTERN_OUT_EN_MASK__SI__VI 0x10000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_USE_FEEDBACK_PATH_MASK__SI__VI 0x04000000L
#define TMDS_CTL_BITS__TMDS_CTL0_MASK__SI__VI           0x00000001L
#define TMDS_CTL_BITS__TMDS_CTL1_MASK__SI__VI           0x00000100L
#define TMDS_CTL_BITS__TMDS_CTL2_MASK__SI__VI           0x00010000L
#define TMDS_CTL_BITS__TMDS_CTL3_MASK__SI__VI           0x01000000L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_EN_MASK__SI__VI 0x00000001L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_FORCE_MASK__SI__VI 0x01000000L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_EN_MASK__SI__VI 0x00000100L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_IN_MASK__SI__VI 0x000f0000L
#define TMDS_DCBALANCER_CONTROL__TMDS_SYNC_DCBAL_EN_MASK__SI__VI 0x00000070L
#define TMDS_DEBUG__TMDS_DEBUG_DE_EN_MASK__SI__VI       0x02000000L
#define TMDS_DEBUG__TMDS_DEBUG_DE_MASK__SI__VI          0x01000000L
#define TMDS_DEBUG__TMDS_DEBUG_EN_MASK__SI__VI          0x00000001L
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_EN_MASK__SI__VI    0x00000200L
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_MASK__SI__VI       0x00000100L
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_EN_MASK__SI__VI    0x00020000L
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_MASK__SI__VI       0x00010000L
#define TMDS_STEREOSYNC_CTL_SEL__TMDS_STEREOSYNC_CTL_SEL_MASK__SI__VI 0x00000003L
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN0_MASK__SI__VI 0x000003ffL
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN1_MASK__SI__VI 0x03ff0000L
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN2_MASK__SI__VI 0x000003ffL
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN3_MASK__SI__VI 0x03ff0000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYNSEL_MASK__SI__VI 0x00000001L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_ERROR_MASK__SI__VI 0x00000040L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_LEVEL_MASK__SI__VI 0x00000030L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DUAL_LINK_PHASE_MASK__SI__VI 0x00010000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_LINK_ENABLE_MASK__SI 0x00001000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_SOURCE_SELECT_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_LINKA_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_ENABLE_LINKA_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKA_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_LINKA_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_STEP_DELAY_LINKA_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_VALUE_LINKA_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_LINKB_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_ENABLE_LINKB_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKB_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_LINKB_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_STEP_DELAY_LINKB_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_VALUE_LINKB_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_LINKC_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_ENABLE_LINKC_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKC_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_LINKC_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_STEP_DELAY_LINKC_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_VALUE_LINKC_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_LINKD_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_ENABLE_LINKD_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKD_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_LINKD_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_STEP_DELAY_LINKD_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_VALUE_LINKD_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_LINKE_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_ENABLE_LINKE_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKE_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_LINKE_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_STEP_DELAY_LINKE_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_VALUE_LINKE_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_AK_MASK__SI__VI 0x00000400L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_MASK__SI__VI 0x00000200L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_LINKF_MASK__SI__VI 0x00000100L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_ENABLE_LINKF_MASK__SI__VI 0x00000001L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKF_MASK__SI__VI 0x10000000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_LINKF_MASK__SI__VI 0x0f000000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_STEP_DELAY_LINKF_MASK__SI__VI 0x00f00000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_VALUE_LINKF_MASK__SI__VI 0x000f0000L
#define UNIPHY_IMPCAL_PERIOD__UNIPHY_IMPCAL_PERIOD_MASK__SI__VI 0xffffffffL
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR_MASK__SI 0x000f0000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET_MASK__SI 0x00002000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL_MASK__SI 0x0000000fL
#define USER_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK   0x000f0000L
#define USER_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK   0x00f00000L
#define USER_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK__CI__VI 0x0f000000L
#define USER_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK__CI__VI 0xf0000000L
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK__SI       0x0000f000L
#define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK__SI            0x00000f00L
#define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK__SI__VI       0x00000001L
#define UVD_CGC_CTRL__IDCT_MODE_MASK__SI__VI            0x00800000L
#define UVD_CGC_CTRL__LBSI_MODE_MASK__SI__VI            0x04000000L
#define UVD_CGC_CTRL__LMI_MC_MODE_MASK__SI__VI          0x00200000L
#define UVD_CGC_CTRL__LMI_UMC_MODE_MASK__SI__VI         0x00400000L
#define UVD_CGC_CTRL__MPC_MODE_MASK__SI__VI             0x02000000L
#define UVD_CGC_CTRL__MPEG2_MODE_MASK__SI__VI           0x00040000L
#define UVD_CGC_CTRL__MPRD_MODE_MASK__SI__VI            0x01000000L
#define UVD_CGC_CTRL__RBC_MODE_MASK__SI__VI             0x00100000L
#define UVD_CGC_CTRL__REGS_MODE_MASK__SI__VI            0x00080000L
#define UVD_CGC_CTRL__SYS_MODE_MASK__SI__VI             0x00010000L
#define UVD_CGC_CTRL__UDEC_MODE_MASK__SI__VI            0x00020000L
#define UVD_CGC_GATE__IDCT_MASK__SI__VI                 0x00000080L
#define UVD_CGC_GATE__LBSI_MASK__SI__VI                 0x00000400L
#define UVD_CGC_GATE__LMI_MC_MASK__SI__VI               0x00000020L
#define UVD_CGC_GATE__LMI_UMC_MASK__SI__VI              0x00000040L
#define UVD_CGC_GATE__MPC_MASK__SI__VI                  0x00000200L
#define UVD_CGC_GATE__MPEG2_MASK__SI__VI                0x00000004L
#define UVD_CGC_GATE__MPRD_MASK__SI__VI                 0x00000100L
#define UVD_CGC_GATE__RBC_MASK__SI__VI                  0x00000010L
#define UVD_CGC_GATE__REGS_MASK__SI__VI                 0x00000008L
#define UVD_CGC_GATE__SYS_MASK__SI__VI                  0x00000001L
#define UVD_CGC_GATE__UDEC_MASK__SI__VI                 0x00000002L
#define UVD_CGC_STATUS__IDCT_SCLK_MASK__SI__VI          0x00004000L
#define UVD_CGC_STATUS__IDCT_VCLK_MASK__SI__VI          0x00008000L
#define UVD_CGC_STATUS__LBSI_SCLK_MASK__SI__VI          0x00200000L
#define UVD_CGC_STATUS__LBSI_VCLK_MASK__SI__VI          0x00400000L
#define UVD_CGC_STATUS__LMI_MC_SCLK_MASK__SI__VI        0x00001000L
#define UVD_CGC_STATUS__LMI_UMC_SCLK_MASK__SI__VI       0x00002000L
#define UVD_CGC_STATUS__MPC_DCLK_MASK__SI__VI           0x00100000L
#define UVD_CGC_STATUS__MPC_SCLK_MASK__SI__VI           0x00080000L
#define UVD_CGC_STATUS__MPEG2_DCLK_MASK__SI__VI         0x00000080L
#define UVD_CGC_STATUS__MPEG2_SCLK_MASK__SI__VI         0x00000040L
#define UVD_CGC_STATUS__MPEG2_VCLK_MASK__SI__VI         0x00000100L
#define UVD_CGC_STATUS__MPRD_DCLK_MASK__SI__VI          0x00020000L
#define UVD_CGC_STATUS__MPRD_SCLK_MASK__SI__VI          0x00010000L
#define UVD_CGC_STATUS__MPRD_VCLK_MASK__SI__VI          0x00040000L
#define UVD_CGC_STATUS__RBC_SCLK_MASK__SI__VI           0x00000800L
#define UVD_CGC_STATUS__REGS_SCLK_MASK__SI__VI          0x00000200L
#define UVD_CGC_STATUS__REGS_VCLK_MASK__SI__VI          0x00000400L
#define UVD_CGC_STATUS__SYS_DCLK_MASK__SI__VI           0x00000002L
#define UVD_CGC_STATUS__SYS_SCLK_MASK__SI__VI           0x00000001L
#define UVD_CGC_STATUS__SYS_VCLK_MASK__SI__VI           0x00000004L
#define UVD_CGC_STATUS__UDEC_DCLK_MASK__SI__VI          0x00000010L
#define UVD_CGC_STATUS__UDEC_SCLK_MASK__SI__VI          0x00000008L
#define UVD_CGC_STATUS__UDEC_VCLK_MASK__SI__VI          0x00000020L
#define UVD_CONFIG__UVD_RDREQ_URG_MASK                  0x00000f00L
#define UVD_CONFIG__UVD_REQ_TRAN_MASK                   0x00010000L
#define UVD_CONTEXT_ID__CONTEXT_ID_MASK__SI__VI         0xffffffffL
#define UVD_CTX_DATA__DATA_MASK__SI__VI                 0xffffffffL
#define UVD_CTX_INDEX__INDEX_MASK__SI                   0x000000ffL
#define UVD_ENGINE_CNTL__ENGINE_START_MASK__SI__VI      0x00000001L
#define UVD_ENGINE_CNTL__ENGINE_START_MODE_MASK__SI__VI 0x00000002L
#define UVD_GPCOM_VCPU_CMD__CMD_MASK__SI__VI            0x7ffffffeL
#define UVD_GPCOM_VCPU_CMD__CMD_SEND_MASK__SI__VI       0x00000001L
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE_MASK__SI__VI     0x80000000L
#define UVD_GPCOM_VCPU_DATA0__DATA0_MASK__SI__VI        0xffffffffL
#define UVD_GPCOM_VCPU_DATA1__DATA1_MASK__SI__VI        0xffffffffL
#define UVD_LMI_ADDR_EXT__CM_ADDR_EXT_MASK__SI__VI      0x000000f0L
#define UVD_LMI_ADDR_EXT__IT_ADDR_EXT_MASK__SI__VI      0x00000f00L
#define UVD_LMI_ADDR_EXT__VCPU_ADDR_EXT_MASK__SI__VI    0x0000000fL
#define UVD_LMI_ADDR_EXT__VCPU_VM_ADDR_EXT_MASK__SI__VI 0x0000f000L
#define UVD_LMI_CACHE_CTRL__CM_EN_MASK__SI__VI          0x00000004L
#define UVD_LMI_CACHE_CTRL__CM_FLUSH_MASK__SI__VI       0x00000008L
#define UVD_LMI_CACHE_CTRL__IT_EN_MASK__SI__VI          0x00000001L
#define UVD_LMI_CACHE_CTRL__IT_FLUSH_MASK__SI__VI       0x00000002L
#define UVD_LMI_CACHE_CTRL__VCPU_EN_MASK__SI__VI        0x00000010L
#define UVD_LMI_CACHE_CTRL__VCPU_FLUSH_MASK__SI__VI     0x00000020L
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT_MASK__SI__VI   0x00000004L
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS_MASK__SI__VI 0x00000080L
#define UVD_LMI_CTRL2__MASK_UMC_URGENT_MASK__SI__VI     0x00000008L
#define UVD_LMI_CTRL2__MCIF_WR_WATERMARK_MASK__SI__VI   0x00000070L
#define UVD_LMI_CTRL2__SPH_DIS_MASK__SI__VI             0x00000001L
#define UVD_LMI_CTRL2__STALL_ARB_MASK__SI__VI           0x00000002L
#define UVD_LMI_CTRL2__STALL_ARB_UMC_MASK__SI__VI       0x00000100L
#define UVD_LMI_CTRL__ASSERT_MC_URGENT_MASK__SI__VI     0x00000800L
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN_MASK__SI__VI 0x00400000L
#define UVD_LMI_CTRL__CRC_RESET_MASK__SI__VI            0x00004000L
#define UVD_LMI_CTRL__CRC_SEL_MASK__SI__VI              0x000f8000L
#define UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK__SI__VI    0x00002000L
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN_MASK__SI__VI 0x00800000L
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN_MASK__SI__VI 0x01000000L
#define UVD_LMI_CTRL__DISABLE_ON_FWV_FAIL_MASK__SI__VI  0x00100000L
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN_MASK__SI__VI 0x02000000L
#define UVD_LMI_CTRL__MASK_MC_URGENT_MASK__SI__VI       0x00001000L
#define UVD_LMI_CTRL__REQ_MODE_MASK__SI__VI             0x00000200L
#define UVD_LMI_CTRL__RFU_MASK__SI                      0xfc000000L
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK__SI__VI 0x00200000L
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK__SI__VI 0x00000100L
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_MASK__SI__VI    0x000000ffL
#define UVD_LMI_EXT40_ADDR__ADDR_MASK__SI__VI           0x000000ffL
#define UVD_LMI_EXT40_ADDR__INDEX_MASK__SI              0x000f0000L
#define UVD_LMI_EXT40_ADDR__WRITE_ADDR_MASK__SI__VI     0x80000000L
#define UVD_LMI_STATUS__ADP_MC_READ_CLEAN_MASK__SI__VI  0x00001000L
#define UVD_LMI_STATUS__ADP_UMC_READ_CLEAN_MASK__SI__VI 0x00002000L
#define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE_MASK__SI__VI 0x00000080L
#define UVD_LMI_STATUS__READ_CLEAN_MASK__SI__VI         0x00000001L
#define UVD_LMI_STATUS__READ_CLEAN_RAW_MASK__SI__VI     0x00000100L
#define UVD_LMI_STATUS__UMC_AVP_IDLE_MASK__SI__VI       0x00000800L
#define UVD_LMI_STATUS__UMC_READ_CLEAN_MASK__SI__VI     0x00000010L
#define UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK__SI__VI 0x00000200L
#define UVD_LMI_STATUS__UMC_UVD_IDLE_MASK__SI__VI       0x00000400L
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN_MASK__SI__VI    0x00000020L
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK__SI__VI 0x00000040L
#define UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK__SI__VI 0x00000008L
#define UVD_LMI_STATUS__WRITE_CLEAN_MASK__SI__VI        0x00000002L
#define UVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK__SI__VI    0x00000004L
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP_MASK__SI__VI      0x00000c00L
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP_MASK__SI__VI     0x000c0000L
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP_MASK__SI__VI     0x03000000L
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP_MASK__SI__VI    0x0000c000L
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP_MASK__SI__VI    0x00030000L
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP_MASK__SI__VI      0x0000000cL
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP_MASK__SI__VI      0x00003000L
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP_MASK__SI__VI 0x00c00000L
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP_MASK__SI__VI      0x00000003L
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP_MASK__SI__VI 0x00000030L
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP_MASK__SI__VI   0x0c000000L
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP_MASK__SI__VI  0x000000c0L
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK__SI__VI  0x00000300L
#define UVD_MASTINT_EN__INT_OVERRUN_MASK__SI__VI        0x007ffff0L
#define UVD_MASTINT_EN__OVERRUN_RST_MASK__SI__VI        0x00000001L
#define UVD_MASTINT_EN__SYS_EN_MASK__SI__VI             0x00000004L
#define UVD_MASTINT_EN__VCPU_EN_MASK__SI__VI            0x00000002L
#define UVD_MPC_CNTL__AVE_WEIGHT_MASK__SI__VI           0x00030000L
#define UVD_MPC_CNTL__DBG_MUX_MASK__SI                  0x00000700L
#define UVD_MPC_CNTL__PERF_RST_MASK__SI__VI             0x00000040L
#define UVD_MPC_CNTL__REPLACEMENT_MODE_MASK__SI__VI     0x00000038L
#define UVD_MPC_CNTL__URGENT_EN_MASK__SI__VI            0x00040000L
#define UVD_MPC_SET_ALU__FUNCT_MASK__SI__VI             0x00000007L
#define UVD_MPC_SET_ALU__OPERAND_MASK__SI__VI           0x00000ff0L
#define UVD_MPC_SET_MUXA0__VARA_0_MASK__SI__VI          0x0000003fL
#define UVD_MPC_SET_MUXA0__VARA_1_MASK__SI__VI          0x00000fc0L
#define UVD_MPC_SET_MUXA0__VARA_2_MASK__SI__VI          0x0003f000L
#define UVD_MPC_SET_MUXA0__VARA_3_MASK__SI__VI          0x00fc0000L
#define UVD_MPC_SET_MUXA0__VARA_4_MASK__SI__VI          0x3f000000L
#define UVD_MPC_SET_MUXA1__VARA_5_MASK__SI__VI          0x0000003fL
#define UVD_MPC_SET_MUXA1__VARA_6_MASK__SI__VI          0x00000fc0L
#define UVD_MPC_SET_MUXA1__VARA_7_MASK__SI__VI          0x0003f000L
#define UVD_MPC_SET_MUXB0__VARB_0_MASK__SI__VI          0x0000003fL
#define UVD_MPC_SET_MUXB0__VARB_1_MASK__SI__VI          0x00000fc0L
#define UVD_MPC_SET_MUXB0__VARB_2_MASK__SI__VI          0x0003f000L
#define UVD_MPC_SET_MUXB0__VARB_3_MASK__SI__VI          0x00fc0000L
#define UVD_MPC_SET_MUXB0__VARB_4_MASK__SI__VI          0x3f000000L
#define UVD_MPC_SET_MUXB1__VARB_5_MASK__SI__VI          0x0000003fL
#define UVD_MPC_SET_MUXB1__VARB_6_MASK__SI__VI          0x00000fc0L
#define UVD_MPC_SET_MUXB1__VARB_7_MASK__SI__VI          0x0003f000L
#define UVD_MPC_SET_MUX__SET_0_MASK__SI__VI             0x00000007L
#define UVD_MPC_SET_MUX__SET_1_MASK__SI__VI             0x00000038L
#define UVD_MPC_SET_MUX__SET_2_MASK__SI__VI             0x000001c0L
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP_MASK__SI__VI  0x00000003L
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP_MASK__SI__VI 0x00300000L
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP_MASK__SI__VI 0x00c00000L
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP_MASK__SI__VI 0x03000000L
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP_MASK__SI__VI 0x0c000000L
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK__SI__VI 0x30000000L
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP_MASK__SI__VI 0xc0000000L
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP_MASK__SI__VI  0x0000000cL
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP_MASK__SI__VI  0x00000030L
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP_MASK__SI__VI  0x000000c0L
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK__SI__VI  0x00000300L
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP_MASK__SI__VI  0x00000c00L
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP_MASK__SI__VI  0x00003000L
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP_MASK__SI__VI  0x0000c000L
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP_MASK__SI__VI  0x00030000L
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP_MASK__SI__VI  0x000c0000L
#define UVD_RBC_IB_BASE__IB_BASE_MASK__SI               0xffffffc0L
#define UVD_RBC_IB_SIZE__IB_SIZE_MASK__SI__VI           0x007ffff0L
#define UVD_RBC_RB_BASE__RB_BASE_MASK__SI               0xffffffc0L
#define UVD_RBC_RB_CNTL__RB_BLKSZ_MASK__SI__VI          0x00001f00L
#define UVD_RBC_RB_CNTL__RB_BUFSZ_MASK__SI__VI          0x0000001fL
#define UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK__SI__VI       0x00010000L
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE_MASK__SI__VI      0x01000000L
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK__SI__VI     0x10000000L
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK__SI__VI   0x00100000L
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK__SI__VI 0xffffffffL
#define UVD_RBC_RB_RPTR__RB_RPTR_MASK__SI__VI           0x007ffff0L
#define UVD_RBC_RB_WPTR__RB_WPTR_MASK__SI__VI           0x007ffff0L
#define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK__SI__VI     0x000fffffL
#define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK__SI__VI       0x000fffffL
#define UVD_SEMA_CMD__MODE_MASK__SI__VI                 0x00000040L
#define UVD_SEMA_CMD__REQ_CMD_MASK__SI__VI              0x0000000fL
#define UVD_SEMA_CMD__WR_PHASE_MASK__SI__VI             0x00000030L
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK__SI__VI   0x00000002L
#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK__SI__VI        0x00000001L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI__VI 0x07000000L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT_MASK__SI__VI 0x001ffffeL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN_MASK__SI__VI 0x00000001L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK__SI__VI 0x00000004L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK__SI__VI 0x00000008L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK__SI__VI 0x00000002L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK__SI__VI 0x00000001L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI__VI 0x07000000L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT_MASK__SI__VI 0x001ffffeL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN_MASK__SI__VI 0x00000001L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI__VI 0x07000000L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT_MASK__SI__VI 0x001ffffeL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN_MASK__SI__VI 0x00000001L
#define UVD_SOFT_RESET__CSM_SOFT_RESET_MASK__SI__VI     0x00000020L
#define UVD_SOFT_RESET__CXW_SOFT_RESET_MASK__SI__VI     0x00000040L
#define UVD_SOFT_RESET__FWV_SOFT_RESET_MASK__SI         0x00000200L
#define UVD_SOFT_RESET__IDCT_SOFT_RESET_MASK__SI__VI    0x00001000L
#define UVD_SOFT_RESET__IH_SOFT_RESET_MASK__SI__VI      0x00000400L
#define UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK__SI__VI    0x00000002L
#define UVD_SOFT_RESET__LMI_SOFT_RESET_MASK__SI__VI     0x00000004L
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK__SI__VI 0x00002000L
#define UVD_SOFT_RESET__MPC_SOFT_RESET_MASK__SI__VI     0x00000100L
#define UVD_SOFT_RESET__MPRD_SOFT_RESET_MASK__SI__VI    0x00000800L
#define UVD_SOFT_RESET__RBC_SOFT_RESET_MASK__SI__VI     0x00000001L
#define UVD_SOFT_RESET__SPH_SOFT_RESET_MASK__SI__VI     0x00004000L
#define UVD_SOFT_RESET__TAP_SOFT_RESET_MASK__SI__VI     0x00000080L
#define UVD_SOFT_RESET__UDEC_SOFT_RESET_MASK__SI__VI    0x00000010L
#define UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK__SI__VI    0x00000008L
#define UVD_STATUS__RBC_BUSY_MASK__SI__VI               0x00000001L
#define UVD_STATUS__VCPU_REPORT_MASK__SI__VI            0x000000feL
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK__SI__VI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1_MASK__SI__VI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2_MASK__SI__VI 0x01ffffffL
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0_MASK__SI__VI  0x001fffffL
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1_MASK__SI__VI  0x001fffffL
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2_MASK__SI__VI  0x001fffffL
#define UVD_VCPU_CNTL__ABORT_REQ_MASK__SI__VI           0x00000100L
#define UVD_VCPU_CNTL__AXI_MAX_BRST_SIZE_IS_4_MASK__SI__VI 0x00000010L
#define UVD_VCPU_CNTL__CLK_ACTIVE_MASK__SI              0x00020000L
#define UVD_VCPU_CNTL__CLK_EN_MASK__SI__VI              0x00000200L
#define UVD_VCPU_CNTL__DBG_MUX_MASK__SI__VI             0x0000e000L
#define UVD_VCPU_CNTL__IRQ_ERR_MASK__SI__VI             0x0000000fL
#define UVD_VCPU_CNTL__JTAG_EN_MASK__SI__VI             0x00010000L
#define UVD_VCPU_CNTL__PMB_ED_ENABLE_MASK__SI__VI       0x00000020L
#define UVD_VCPU_CNTL__PMB_SOFT_RESET_MASK__SI__VI      0x00000040L
#define UVD_VCPU_CNTL__RBBM_SOFT_RESET_MASK__SI__VI     0x00000080L
#define UVD_VCPU_CNTL__TIMEOUT_DIS_MASK__SI__VI         0x00040000L
#define UVD_VCPU_CNTL__TRCE_EN_MASK__SI__VI             0x00000400L
#define UVD_VCPU_CNTL__TRCE_MUX_MASK__SI__VI            0x00001800L
#define VCE_CONFIG__VCE_RDREQ_URG_MASK__CI__VI          0x00000f00L
#define VCE_CONFIG__VCE_REQ_TRAN_MASK__CI__VI           0x00010000L
#define VENDOR_CAP_LIST__CAP_ID_MASK__CI__VI            0x000000ffL
#define VENDOR_CAP_LIST__LENGTH_MASK__CI__VI            0x00ff0000L
#define VENDOR_CAP_LIST__NEXT_PTR_MASK__CI__VI          0x0000ff00L
#define VENDOR_ID__VENDOR_ID_MASK                       0x0000ffffL
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI__VI 0x00000030L
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_MASK__SI__VI 0x0000000fL
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_MASK__SI__VI 0x07ff0000L
#define VGA25_PPLL_REF_DIV__VGA25_PPLL_REF_DIV_MASK__SI__VI 0x000003ffL
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI__VI 0x00000030L
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_MASK__SI__VI 0x0000000fL
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_MASK__SI__VI 0x07ff0000L
#define VGA28_PPLL_REF_DIV__VGA28_PPLL_REF_DIV_MASK__SI__VI 0x000003ffL
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI__VI 0x00000030L
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_MASK__SI__VI 0x0000000fL
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_MASK__SI__VI 0x07ff0000L
#define VGA41_PPLL_REF_DIV__VGA41_PPLL_REF_DIV_MASK__SI__VI 0x000003ffL
#define VGADCC_DBG_DCCIF_C__DBG_DCCIF_C_MASK__SI__VI    0xffffffffL
#define VGA_CACHE_CONTROL__VGA_DCCIF_W256ONLY_MASK__SI__VI 0x00100000L
#define VGA_CACHE_CONTROL__VGA_DCCIF_WC_TIMEOUT_MASK__SI__VI 0x3f000000L
#define VGA_CACHE_CONTROL__VGA_READ_BUFFER_INVALIDATE_MASK__SI__VI 0x00010000L
#define VGA_CACHE_CONTROL__VGA_READ_CACHE_DISABLE_MASK__SI__VI 0x00000100L
#define VGA_CACHE_CONTROL__VGA_WRITE_THROUGH_CACHE_DIS_MASK__SI__VI 0x00000001L
#define VGA_DEBUG_READBACK_DATA__VGA_DEBUG_READBACK_DATA_MASK__SI__VI 0xffffffffL
#define VGA_DEBUG_READBACK_INDEX__VGA_DEBUG_READBACK_INDEX_MASK__SI__VI 0x000000ffL
#define VGA_DISPBUF1_SURFACE_ADDR__VGA_DISPBUF1_SURFACE_ADDR_MASK__SI__VI 0x01ffffffL
#define VGA_DISPBUF2_SURFACE_ADDR__VGA_DISPBUF2_SURFACE_ADDR_MASK__SI__VI 0x01ffffffL
#define VGA_HDP_CONTROL__VGA_MEMORY_DISABLE_MASK__SI__VI 0x00000010L
#define VGA_HDP_CONTROL__VGA_MEM_PAGE_SELECT_EN_MASK__SI__VI 0x00000001L
#define VGA_HDP_CONTROL__VGA_RBBM_LOCK_DISABLE_MASK__SI__VI 0x00000100L
#define VGA_HDP_CONTROL__VGA_SOFT_RESET_MASK__SI__VI    0x00010000L
#define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL_MASK__SI__VI 0x01000000L
#define VGA_HW_DEBUG__VGA_HW_DEBUG_MASK__SI__VI         0xffffffffL
#define VGA_INTERRUPT_CONTROL__VGA_DISPLAY_SWITCH_INT_MASK_MASK__SI__VI 0x00010000L
#define VGA_INTERRUPT_CONTROL__VGA_MEM_ACCESS_INT_MASK_MASK__SI__VI 0x00000001L
#define VGA_INTERRUPT_CONTROL__VGA_MODE_AUTO_TRIGGER_INT_MASK_MASK__SI__VI 0x01000000L
#define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK_MASK__SI__VI 0x00000100L
#define VGA_INTERRUPT_STATUS__VGA_DISPLAY_SWITCH_INT_STATUS_MASK__SI__VI 0x00000004L
#define VGA_INTERRUPT_STATUS__VGA_MEM_ACCESS_INT_STATUS_MASK__SI__VI 0x00000001L
#define VGA_INTERRUPT_STATUS__VGA_MODE_AUTO_TRIGGER_INT_STATUS_MASK__SI__VI 0x00000008L
#define VGA_INTERRUPT_STATUS__VGA_REG_ACCESS_INT_STATUS_MASK__SI__VI 0x00000002L
#define VGA_MAIN_CONTROL__VGA_CRTC_TIMEOUT_MASK__SI__VI 0x00000003L
#define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE_MASK__SI__VI 0x20000000L
#define VGA_MAIN_CONTROL__VGA_MAIN_TEST_VSTATUS_NO_DISPLAY_CRTC_TIMEOUT_MASK__SI__VI 0x80000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_CRT_INTR_SOURCE_SELECT_MASK__SI__VI 0x03000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_NO_DISPLAY_SOURCE_SELECT_MASK__SI__VI 0x00030000L
#define VGA_MAIN_CONTROL__VGA_READBACK_SENSE_SWITCH_SELECT_MASK__SI__VI 0x04000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_VGA_VSTATUS_SOURCE_SELECT_MASK__SI__VI 0x00000300L
#define VGA_MAIN_CONTROL__VGA_READ_URGENT_ENABLE_MASK__SI__VI 0x08000000L
#define VGA_MAIN_CONTROL__VGA_RENDER_TIMEOUT_COUNT_MASK__SI__VI 0x00000018L
#define VGA_MAIN_CONTROL__VGA_VIRTUAL_VERTICAL_RETRACE_DURATION_MASK__SI__VI 0x000000e0L
#define VGA_MAIN_CONTROL__VGA_WRITES_URGENT_ENABLE_MASK__SI__VI 0x10000000L
#define VGA_MEMORY_BASE_ADDRESS_HIGH__VGA_MEMORY_BASE_ADDRESS_HIGH_MASK__SI__VI 0x000000ffL
#define VGA_MEMORY_BASE_ADDRESS__VGA_MEMORY_BASE_ADDRESS_MASK__SI__VI 0xffffffffL
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE0_ADDR_MASK__SI__VI 0x000003ffL
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE1_ADDR_MASK__SI__VI 0x03ff0000L
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE0_ADDR_MASK__SI__VI 0x000003ffL
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE1_ADDR_MASK__SI__VI 0x03ff0000L
#define VGA_MODE_CONTROL__VGA_128K_APERTURE_PAGING_MASK__SI__VI 0x00000100L
#define VGA_MODE_CONTROL__VGA_ATI_LINEAR_MASK__SI__VI   0x00000001L
#define VGA_MODE_CONTROL__VGA_LUT_PALETTE_UPDATE_MODE_MASK__SI__VI 0x00000030L
#define VGA_MODE_CONTROL__VGA_TEXT_132_COLUMNS_EN_MASK__SI__VI 0x00010000L
#define VGA_RENDER_CONTROL__VGAREG_LINECMP_COMPATIBILITY_SEL_MASK__SI__VI 0x02000000L
#define VGA_RENDER_CONTROL__VGA_BLINK_MODE_MASK__SI__VI 0x00000060L
#define VGA_RENDER_CONTROL__VGA_BLINK_RATE_MASK__SI__VI 0x0000001fL
#define VGA_RENDER_CONTROL__VGA_CURSOR_BLINK_INVERT_MASK__SI__VI 0x00000080L
#define VGA_RENDER_CONTROL__VGA_EXTD_ADDR_COUNT_ENABLE_MASK__SI__VI 0x00000100L
#define VGA_RENDER_CONTROL__VGA_LOCK_8DOT_MASK__SI__VI  0x01000000L
#define VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK__SI__VI 0x00030000L
#define VGA_SEQUENCER_RESET_CONTROL__D1_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000001L
#define VGA_SEQUENCER_RESET_CONTROL__D1_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000100L
#define VGA_SEQUENCER_RESET_CONTROL__D2_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000002L
#define VGA_SEQUENCER_RESET_CONTROL__D2_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000200L
#define VGA_SEQUENCER_RESET_CONTROL__D3_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000004L
#define VGA_SEQUENCER_RESET_CONTROL__D3_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000400L
#define VGA_SEQUENCER_RESET_CONTROL__D4_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000008L
#define VGA_SEQUENCER_RESET_CONTROL__D4_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000800L
#define VGA_SEQUENCER_RESET_CONTROL__D5_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000010L
#define VGA_SEQUENCER_RESET_CONTROL__D5_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00001000L
#define VGA_SEQUENCER_RESET_CONTROL__D6_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00000020L
#define VGA_SEQUENCER_RESET_CONTROL__D6_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI__VI 0x00002000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_ENABLE_MASK__SI__VI 0x00010000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_INDEX_SELECT_MASK__SI__VI 0x00fc0000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_REGISTER_SELECT_MASK__SI__VI 0x00020000L
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_A_MASK__SI__VI 0x00000007L
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_B_MASK__SI__VI 0x00000700L
#define VGA_STATUS_CLEAR__VGA_DISPLAY_SWITCH_INT_CLEAR_MASK__SI__VI 0x00010000L
#define VGA_STATUS_CLEAR__VGA_MEM_ACCESS_INT_CLEAR_MASK__SI__VI 0x00000001L
#define VGA_STATUS_CLEAR__VGA_MODE_AUTO_TRIGGER_INT_CLEAR_MASK__SI__VI 0x01000000L
#define VGA_STATUS_CLEAR__VGA_REG_ACCESS_INT_CLEAR_MASK__SI__VI 0x00000100L
#define VGA_STATUS__VGA_DISPLAY_SWITCH_STATUS_MASK__SI__VI 0x00000004L
#define VGA_STATUS__VGA_MEM_ACCESS_STATUS_MASK__SI__VI  0x00000001L
#define VGA_STATUS__VGA_MODE_AUTO_TRIGGER_STATUS_MASK__SI__VI 0x00000008L
#define VGA_STATUS__VGA_REG_ACCESS_STATUS_MASK__SI__VI  0x00000002L
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_HEIGHT_SELECT_MASK__SI__VI 0x00000300L
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_PITCH_SELECT_MASK__SI__VI 0x00000003L
#define VGA_TEST_CONTROL__VGA_TEST_ENABLE_MASK__SI__VI  0x00000001L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DISPBUF_SELECT_MASK__SI__VI 0x01000000L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DONE_MASK__SI__VI 0x00010000L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_START_MASK__SI__VI 0x00000100L
#define VGA_TEST_DEBUG_DATA__VGA_TEST_DEBUG_DATA_MASK__SI__VI 0xffffffffL
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_INDEX_MASK__SI__VI 0x000000ffL
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_WRITE_EN_MASK__SI__VI 0x00000100L
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK      0x000000c0L
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK 0x00000003L
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK 0x00000800L
#define VGT_CACHE_INVALIDATION__ES_LIMIT_MASK           0x001f0000L
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK   0x00001000L
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK 0x00002000L
#define VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK        0x00000200L
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK 0x00000020L
#define VGT_CNTL_STATUS__VGT_BUSY_MASK                  0x00000001L
#define VGT_CNTL_STATUS__VGT_GS_BUSY_MASK               0x00000080L
#define VGT_CNTL_STATUS__VGT_HS_BUSY_MASK               0x00000100L
#define VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK              0x00000004L
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK         0x00000002L
#define VGT_CNTL_STATUS__VGT_PI_BUSY_MASK               0x00000040L
#define VGT_CNTL_STATUS__VGT_PT_BUSY_MASK               0x00000008L
#define VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK             0x00000200L
#define VGT_CNTL_STATUS__VGT_TE_BUSY_MASK               0x00000010L
#define VGT_CNTL_STATUS__VGT_VR_BUSY_MASK               0x00000020L
#define VGT_DEBUG_CNTL__VGT_DEBUG_INDX_MASK             0x0000003fL
#define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B_MASK        0x00000040L
#define VGT_DEBUG_DATA__DATA_MASK                       0xffffffffL
#define VGT_DEBUG_REG0__SPARE0_MASK                     0x80000000L
#define VGT_DEBUG_REG0__SPARE10_MASK                    0x00040000L
#define VGT_DEBUG_REG0__SPARE1_MASK                     0x10000000L
#define VGT_DEBUG_REG0__SPARE2_MASK                     0x02000000L
#define VGT_DEBUG_REG0__SPARE3_MASK                     0x00100000L
#define VGT_DEBUG_REG0__SPARE4_MASK                     0x00000080L
#define VGT_DEBUG_REG0__SPARE5_MASK                     0x00000040L
#define VGT_DEBUG_REG0__SPARE6_MASK                     0x00000020L
#define VGT_DEBUG_REG0__SPARE7_MASK                     0x00000010L
#define VGT_DEBUG_REG0__SPARE8_MASK                     0x00000008L
#define VGT_DEBUG_REG0__SPARE9_MASK                     0x00000002L
#define VGT_DEBUG_REG0__cm_busy_MASK                    0x00008000L
#define VGT_DEBUG_REG0__combined_out_busy_MASK          0x00200000L
#define VGT_DEBUG_REG0__core_clk_busy_MASK              0x04000000L
#define VGT_DEBUG_REG0__frmt_busy_MASK                  0x00020000L
#define VGT_DEBUG_REG0__gog_busy_MASK                   0x00010000L
#define VGT_DEBUG_REG0__gs_busy_MASK                    0x00001000L
#define VGT_DEBUG_REG0__gs_clk_busy_MASK                0x08000000L
#define VGT_DEBUG_REG0__pa_interfaces_busy_MASK         0x00800000L
#define VGT_DEBUG_REG0__pi_busy_MASK                    0x00000100L
#define VGT_DEBUG_REG0__pt_pi_busy_MASK                 0x00000400L
#define VGT_DEBUG_REG0__rcm_busy_MASK                   0x00002000L
#define VGT_DEBUG_REG0__reg_clk_busy_MASK               0x01000000L
#define VGT_DEBUG_REG0__sclk_core_vld_MASK              0x20000000L
#define VGT_DEBUG_REG0__sclk_gs_vld_MASK                0x40000000L
#define VGT_DEBUG_REG0__spi_vs_interfaces_busy_MASK     0x00400000L
#define VGT_DEBUG_REG0__te11_pi_busy_MASK               0x00080000L
#define VGT_DEBUG_REG0__te_pi_busy_MASK                 0x00000800L
#define VGT_DEBUG_REG0__tm_busy_MASK                    0x00004000L
#define VGT_DEBUG_REG0__vgt_busy_MASK                   0x00000004L
#define VGT_DEBUG_REG0__vgt_busy_extended_MASK          0x00000001L
#define VGT_DEBUG_REG0__vr_pi_busy_MASK                 0x00000200L
#define VGT_DEBUG_REG10__SPARE2_MASK__CI__VI            0x00000600L
#define VGT_DEBUG_REG10__eopg_r2_q_MASK                 0x00000020L
#define VGT_DEBUG_REG10__eotg_r2_q_MASK                 0x00000040L
#define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0_MASK 0xff800000L
#define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x007fe000L
#define VGT_DEBUG_REG10__index_buffer_depth_r1_q_MASK   0x0000001fL
#define VGT_DEBUG_REG10__onchip_gs_en_r0_q_MASK__CI__VI 0x00000180L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q_MASK       0x00001000L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq_MASK      0x00000800L
#define VGT_DEBUG_REG11__SPARE0_MASK                    0x00040000L
#define VGT_DEBUG_REG11__SPARE1_MASK                    0x00000020L
#define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q_MASK    0x00008000L
#define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q_MASK    0x00004000L
#define VGT_DEBUG_REG11__counters_avail_r0_MASK         0x00000800L
#define VGT_DEBUG_REG11__counters_available_r0_MASK     0x00001000L
#define VGT_DEBUG_REG11__counters_busy_r0_MASK          0x00000400L
#define VGT_DEBUG_REG11__es_r0_rtr_MASK                 0x00100000L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy_MASK   0x00000008L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full_MASK   0x08000000L
#define VGT_DEBUG_REG11__es_rb_roll_over_r3_MASK        0x00000200L
#define VGT_DEBUG_REG11__es_tbl_empty_MASK              0x40000000L
#define VGT_DEBUG_REG11__gog_tm_vs_event_rtr_MASK       0x00200000L
#define VGT_DEBUG_REG11__gs_issue_rtr_MASK              0x00010000L
#define VGT_DEBUG_REG11__gs_r0_rtr_MASK                 0x00080000L
#define VGT_DEBUG_REG11__hold_eswave_MASK               0x00000100L
#define VGT_DEBUG_REG11__no_active_states_r0_MASK       0x80000000L
#define VGT_DEBUG_REG11__send_event_q_MASK              0x20000000L
#define VGT_DEBUG_REG11__spi_esthread_fifo_busy_MASK    0x00000080L
#define VGT_DEBUG_REG11__spi_gsthread_fifo_busy_MASK    0x00000040L
#define VGT_DEBUG_REG11__tm_busy_q_MASK__CI__VI         0x00000001L
#define VGT_DEBUG_REG11__tm_noif_busy_q_MASK__CI__VI    0x00000002L
#define VGT_DEBUG_REG11__tm_out_busy_q_MASK__CI__VI     0x00000004L
#define VGT_DEBUG_REG11__tm_pt_event_rtr_MASK           0x00020000L
#define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr_MASK         0x01000000L
#define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr_MASK       0x00400000L
#define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr_MASK         0x00800000L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_busy_MASK       0x00000010L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_full_MASK       0x10000000L
#define VGT_DEBUG_REG11__vs_event_fifo_empty_MASK       0x02000000L
#define VGT_DEBUG_REG11__vs_event_fifo_full_MASK        0x04000000L
#define VGT_DEBUG_REG11__vs_event_fifo_rtr_MASK         0x00002000L
#define VGT_DEBUG_REG12__SPARE0_MASK                    0x80000000L
#define VGT_DEBUG_REG12__gs_state0_r0_q_MASK            0x00000007L
#define VGT_DEBUG_REG12__gs_state1_r0_q_MASK            0x00000038L
#define VGT_DEBUG_REG12__gs_state2_r0_q_MASK            0x000001c0L
#define VGT_DEBUG_REG12__gs_state3_r0_q_MASK            0x00000e00L
#define VGT_DEBUG_REG12__gs_state4_r0_q_MASK            0x00007000L
#define VGT_DEBUG_REG12__gs_state5_r0_q_MASK            0x00038000L
#define VGT_DEBUG_REG12__gs_state6_r0_q_MASK            0x001c0000L
#define VGT_DEBUG_REG12__gs_state7_r0_q_MASK            0x00e00000L
#define VGT_DEBUG_REG12__gs_state8_r0_q_MASK            0x07000000L
#define VGT_DEBUG_REG12__gs_state9_r0_q_MASK            0x38000000L
#define VGT_DEBUG_REG12__hold_eswave_eop_MASK           0x40000000L
#define VGT_DEBUG_REG13__SPARE0_MASK                    0x04000000L
#define VGT_DEBUG_REG13__SPARE1_MASK                    0x02000000L
#define VGT_DEBUG_REG13__active_cm_sm_r0_q_MASK         0xf8000000L
#define VGT_DEBUG_REG13__es_tbl_full_MASK               0x01000000L
#define VGT_DEBUG_REG13__gs_state10_r0_q_MASK           0x00000007L
#define VGT_DEBUG_REG13__gs_state11_r0_q_MASK           0x00000038L
#define VGT_DEBUG_REG13__gs_state12_r0_q_MASK           0x000001c0L
#define VGT_DEBUG_REG13__gs_state13_r0_q_MASK           0x00000e00L
#define VGT_DEBUG_REG13__gs_state14_r0_q_MASK           0x00007000L
#define VGT_DEBUG_REG13__gs_state15_r0_q_MASK           0x00038000L
#define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0_MASK     0x003c0000L
#define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0_MASK  0x00800000L
#define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0_MASK 0x00400000L
#define VGT_DEBUG_REG14__SPARE0_MASK                    0x40000000L
#define VGT_DEBUG_REG14__SPARE1_MASK                    0x10000000L
#define VGT_DEBUG_REG14__SPARE2_MASK                    0x001ff000L
#define VGT_DEBUG_REG14__SPARE3_MASK                    0x0000000fL
#define VGT_DEBUG_REG14__SPARE8_MASK                    0x00000180L
#define VGT_DEBUG_REG14__SPARE_MASK                     0x01c00000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q_MASK 0x80000000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q_MASK 0x02000000L
#define VGT_DEBUG_REG14__es_flush_cnt_busy_q_MASK       0x00000400L
#define VGT_DEBUG_REG14__gs_rb_space_avail_r0_MASK      0x00000020L
#define VGT_DEBUG_REG14__gs_tbl_full_r0_MASK            0x00000800L
#define VGT_DEBUG_REG14__gsfetch_done_fifo_full_MASK    0x00000010L
#define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0_MASK 0x20000000L
#define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy_MASK 0x08000000L
#define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy_MASK 0x00200000L
#define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0_MASK 0x00000040L
#define VGT_DEBUG_REG14__vs_done_cnt_q_not_0_MASK       0x00000200L
#define VGT_DEBUG_REG15__SPARE25_MASK                   0x03f00000L
#define VGT_DEBUG_REG15__SPARE31_MASK                   0xe0000000L
#define VGT_DEBUG_REG15__active_sm_q_MASK               0x000003e0L
#define VGT_DEBUG_REG15__cm_busy_q_MASK__CI__VI         0x00000001L
#define VGT_DEBUG_REG15__cntr_tbl_wrptr_q_MASK          0x000f8000L
#define VGT_DEBUG_REG15__counters_busy_q_MASK__CI__VI   0x00000002L
#define VGT_DEBUG_REG15__counters_full_MASK             0x00000010L
#define VGT_DEBUG_REG15__entry_rdptr_q_MASK             0x00007c00L
#define VGT_DEBUG_REG15__gs_done_array_q_not_0_MASK     0x10000000L
#define VGT_DEBUG_REG15__output_fifo_empty_MASK         0x00000004L
#define VGT_DEBUG_REG15__output_fifo_full_MASK          0x00000008L
#define VGT_DEBUG_REG15__st_cut_mode_q_MASK             0x0c000000L
#define VGT_DEBUG_REG16__SPARE24_MASK__CI__VI           0x00800000L
#define VGT_DEBUG_REG16__SPARE24_MASK__SI               0x01800000L
#define VGT_DEBUG_REG16__gog_busy_MASK                  0x00000001L
#define VGT_DEBUG_REG16__gog_out_prim_state_sel_MASK    0x0e000000L
#define VGT_DEBUG_REG16__gog_state_q_MASK               0x0000000eL
#define VGT_DEBUG_REG16__gog_tm_vs_event_rtr_MASK       0x00000800L
#define VGT_DEBUG_REG16__indx_valid_r0_q_MASK           0x00080000L
#define VGT_DEBUG_REG16__indx_valid_r1_q_MASK           0x00020000L
#define VGT_DEBUG_REG16__indx_valid_r2_q_MASK           0x00002000L
#define VGT_DEBUG_REG16__multiple_streams_en_r1_q_MASK  0x10000000L
#define VGT_DEBUG_REG16__new_vs_thread_r2_MASK          0x80000000L
#define VGT_DEBUG_REG16__num_gs_r2_q_not_0_MASK         0x40000000L
#define VGT_DEBUG_REG16__prim_valid_r0_q_MASK           0x00100000L
#define VGT_DEBUG_REG16__prim_valid_r1_q_MASK           0x00010000L
#define VGT_DEBUG_REG16__prim_valid_r2_q_MASK           0x00004000L
#define VGT_DEBUG_REG16__r0_rtr_MASK                    0x00000010L
#define VGT_DEBUG_REG16__r1_rtr_MASK                    0x00000020L
#define VGT_DEBUG_REG16__r1_upstream_rtr_MASK           0x00000040L
#define VGT_DEBUG_REG16__r2_indx_rtr_MASK               0x00000200L
#define VGT_DEBUG_REG16__r2_prim_rtr_MASK               0x00000100L
#define VGT_DEBUG_REG16__r2_rtr_MASK                    0x00000400L
#define VGT_DEBUG_REG16__r2_vs_tbl_rtr_MASK             0x00000080L
#define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr_MASK    0x00001000L
#define VGT_DEBUG_REG16__send_event_q_MASK              0x00400000L
#define VGT_DEBUG_REG16__valid_r0_q_MASK                0x00200000L
#define VGT_DEBUG_REG16__valid_r1_q_MASK                0x00040000L
#define VGT_DEBUG_REG16__valid_r2_q_MASK                0x00008000L
#define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG17__gog_out_indx_13_0_MASK         0xfffc0000L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0_MASK 0x0003f000L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0_MASK 0x00000fc0L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0_MASK 0x0000003fL
#define VGT_DEBUG_REG18__components_valid_r0_q_MASK__CI__VI 0xe0000000L
#define VGT_DEBUG_REG18__eject_vtx_vect_r1_d_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG18__eop_r0_q_MASK__CI__VI          0x00400000L
#define VGT_DEBUG_REG18__grp_vr_valid_MASK__CI__VI      0x00000001L
#define VGT_DEBUG_REG18__gs_scenario_a_r0_q_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG18__gs_scenario_b_r0_q_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG18__indices_to_send_q_MASK__CI__VI 0x00000700L
#define VGT_DEBUG_REG18__indx0_hit_d_MASK__CI__VI       0x00040000L
#define VGT_DEBUG_REG18__indx0_new_d_MASK__CI__VI       0x00002000L
#define VGT_DEBUG_REG18__indx1_hit_d_MASK__CI__VI       0x00020000L
#define VGT_DEBUG_REG18__indx1_new_d_MASK__CI__VI       0x00004000L
#define VGT_DEBUG_REG18__indx2_hit_d_MASK__CI__VI       0x00010000L
#define VGT_DEBUG_REG18__indx2_new_d_MASK__CI__VI       0x00008000L
#define VGT_DEBUG_REG18__last_group_of_instance_r0_q_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG18__last_indx_of_prim_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG18__null_primitive_r0_q_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG18__out_vr_indx_read_MASK__CI__VI  0x00000040L
#define VGT_DEBUG_REG18__out_vr_prim_read_MASK__CI__VI  0x00000080L
#define VGT_DEBUG_REG18__pipe0_dr_MASK__CI__VI          0x00000002L
#define VGT_DEBUG_REG18__pipe0_rtr_MASK__CI__VI         0x00000010L
#define VGT_DEBUG_REG18__pipe1_dr_MASK__CI__VI          0x00000004L
#define VGT_DEBUG_REG18__pipe1_rtr_MASK__CI__VI         0x00000020L
#define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG18__sub_prim_type_r0_q_MASK__CI__VI 0x07000000L
#define VGT_DEBUG_REG18__valid_indices_MASK__CI__VI     0x00000800L
#define VGT_DEBUG_REG18__vr_grp_read_MASK__CI__VI       0x00000008L
#define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q_MASK        0x00000080L
#define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q_MASK        0x00000040L
#define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q_MASK        0x00004000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q_MASK   0x08000000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q_MASK   0x04000000L
#define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q_MASK    0x00001000L
#define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q_MASK      0x00002000L
#define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect_MASK 0x00080000L
#define VGT_DEBUG_REG19__buffered_prim_eop_MASK         0x00040000L
#define VGT_DEBUG_REG19__buffered_prim_event_MASK       0x00010000L
#define VGT_DEBUG_REG19__buffered_prim_null_primitive_MASK 0x00020000L
#define VGT_DEBUG_REG19__buffered_prim_type_event_MASK  0x03f00000L
#define VGT_DEBUG_REG19__filter_event_MASK              0x80000000L
#define VGT_DEBUG_REG19__hold_prim_MASK                 0x00000800L
#define VGT_DEBUG_REG19__new_packet_q_MASK              0x00008000L
#define VGT_DEBUG_REG19__null_terminate_vtx_vector_MASK 0x40000000L
#define VGT_DEBUG_REG19__num_new_unique_rel_indx_MASK   0x30000000L
#define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG19__pa_clips_fifo_busy_q_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG19__prim_buffer_empty_MASK         0x00000004L
#define VGT_DEBUG_REG19__prim_buffer_full_MASK          0x00000008L
#define VGT_DEBUG_REG19__separate_out_busy_q_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG19__separate_out_indx_busy_q_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG1__SPARE0_MASK                     0x00000200L
#define VGT_DEBUG_REG1__SPARE10_MASK                    0x00200000L
#define VGT_DEBUG_REG1__SPARE11_MASK                    0x00080000L
#define VGT_DEBUG_REG1__SPARE12_MASK                    0x00020000L
#define VGT_DEBUG_REG1__SPARE1_MASK                     0x00000100L
#define VGT_DEBUG_REG1__SPARE23_MASK                    0x00800000L
#define VGT_DEBUG_REG1__SPARE25_MASK                    0x02000000L
#define VGT_DEBUG_REG1__SPARE2_MASK                     0x00000080L
#define VGT_DEBUG_REG1__SPARE3_MASK                     0x00000040L
#define VGT_DEBUG_REG1__SPARE4_MASK                     0x00000020L
#define VGT_DEBUG_REG1__SPARE5_MASK                     0x00000010L
#define VGT_DEBUG_REG1__SPARE6_MASK                     0x00000008L
#define VGT_DEBUG_REG1__SPARE7_MASK                     0x00000004L
#define VGT_DEBUG_REG1__SPARE8_MASK                     0x00000002L
#define VGT_DEBUG_REG1__SPARE9_MASK                     0x00000001L
#define VGT_DEBUG_REG1__gog_out_indx_valid_MASK         0x10000000L
#define VGT_DEBUG_REG1__gog_out_prim_valid_MASK         0x40000000L
#define VGT_DEBUG_REG1__gs_pi_read_MASK                 0x08000000L
#define VGT_DEBUG_REG1__out_indx_read_MASK              0x20000000L
#define VGT_DEBUG_REG1__out_prim_read_MASK              0x80000000L
#define VGT_DEBUG_REG1__pi_gs_valid_MASK                0x04000000L
#define VGT_DEBUG_REG1__pi_pt_valid_MASK                0x00001000L
#define VGT_DEBUG_REG1__pi_te_valid_MASK                0x00004000L
#define VGT_DEBUG_REG1__pi_vr_valid_MASK                0x00000400L
#define VGT_DEBUG_REG1__pt_out_indx_valid_MASK          0x00100000L
#define VGT_DEBUG_REG1__pt_out_prim_valid_MASK          0x00400000L
#define VGT_DEBUG_REG1__pt_pi_read_MASK                 0x00002000L
#define VGT_DEBUG_REG1__te_grp_read_MASK                0x00008000L
#define VGT_DEBUG_REG1__te_out_data_valid_MASK          0x01000000L
#define VGT_DEBUG_REG1__vr_out_indx_valid_MASK          0x00010000L
#define VGT_DEBUG_REG1__vr_out_prim_valid_MASK          0x00040000L
#define VGT_DEBUG_REG1__vr_pi_read_MASK                 0x00000800L
#define VGT_DEBUG_REG20__SPARE17_MASK                   0x00020000L
#define VGT_DEBUG_REG20__alloc_counter_q_MASK           0x003c0000L
#define VGT_DEBUG_REG20__curr_dealloc_distance_q_MASK   0x1fc00000L
#define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0_MASK 0x40000000L
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0_MASK 0x00010000L
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex_MASK 0x0000ffffL
#define VGT_DEBUG_REG20__int_vtx_counter_q_not_0_MASK   0x80000000L
#define VGT_DEBUG_REG20__new_allocate_q_MASK            0x20000000L
#define VGT_DEBUG_REG21__buff_full_p1_MASK              0x01000000L
#define VGT_DEBUG_REG21__eopg_p0_q_MASK                 0x40000000L
#define VGT_DEBUG_REG21__eotg_r2_q_MASK                 0x04000000L
#define VGT_DEBUG_REG21__full_state_p1_q_MASK           0x00008000L
#define VGT_DEBUG_REG21__indx_count_q_not_0_MASK        0x00002000L
#define VGT_DEBUG_REG21__indx_side_fifo_empty_MASK      0x00000002L
#define VGT_DEBUG_REG21__indx_side_fifo_full_MASK       0x00000080L
#define VGT_DEBUG_REG21__indx_side_indx_valid_MASK      0x00010000L
#define VGT_DEBUG_REG21__interfaces_rtr_MASK            0x00001000L
#define VGT_DEBUG_REG21__is_event_p0_q_MASK             0x00100000L
#define VGT_DEBUG_REG21__lshs_dealloc_p1_MASK           0x00200000L
#define VGT_DEBUG_REG21__null_r2_q_MASK                 0x08000000L
#define VGT_DEBUG_REG21__out_indx_fifo_empty_MASK       0x00000001L
#define VGT_DEBUG_REG21__out_indx_fifo_full_MASK        0x00000040L
#define VGT_DEBUG_REG21__p0_dr_MASK                     0x10000000L
#define VGT_DEBUG_REG21__p0_nobp_MASK                   0x80000000L
#define VGT_DEBUG_REG21__p0_rtr_MASK                    0x20000000L
#define VGT_DEBUG_REG21__pipe0_dr_MASK                  0x00000004L
#define VGT_DEBUG_REG21__pipe0_rtr_MASK                 0x00000100L
#define VGT_DEBUG_REG21__pipe1_dr_MASK                  0x00000008L
#define VGT_DEBUG_REG21__pipe1_rtr_MASK                 0x00000200L
#define VGT_DEBUG_REG21__pipe2_dr_MASK                  0x00000010L
#define VGT_DEBUG_REG21__pipe2_rtr_MASK                 0x00000400L
#define VGT_DEBUG_REG21__stateid_p0_q_MASK              0x000e0000L
#define VGT_DEBUG_REG21__stream_id_r2_q_MASK            0x00400000L
#define VGT_DEBUG_REG21__strmout_valid_p1_MASK          0x02000000L
#define VGT_DEBUG_REG21__vsthread_buff_empty_MASK       0x00000020L
#define VGT_DEBUG_REG21__vsthread_buff_full_MASK        0x00000800L
#define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0_MASK  0x00800000L
#define VGT_DEBUG_REG21__wait_for_external_eopg_q_MASK  0x00004000L
#define VGT_DEBUG_REG22__cm_state16_MASK                0x00000003L
#define VGT_DEBUG_REG22__cm_state17_MASK                0x0000000cL
#define VGT_DEBUG_REG22__cm_state18_MASK                0x00000030L
#define VGT_DEBUG_REG22__cm_state19_MASK                0x000000c0L
#define VGT_DEBUG_REG22__cm_state20_MASK                0x00000300L
#define VGT_DEBUG_REG22__cm_state21_MASK                0x00000c00L
#define VGT_DEBUG_REG22__cm_state22_MASK                0x00003000L
#define VGT_DEBUG_REG22__cm_state23_MASK                0x0000c000L
#define VGT_DEBUG_REG22__cm_state24_MASK                0x00030000L
#define VGT_DEBUG_REG22__cm_state25_MASK                0x000c0000L
#define VGT_DEBUG_REG22__cm_state26_MASK                0x00300000L
#define VGT_DEBUG_REG22__cm_state27_MASK                0x00c00000L
#define VGT_DEBUG_REG22__cm_state28_MASK                0x03000000L
#define VGT_DEBUG_REG22__cm_state29_MASK                0x0c000000L
#define VGT_DEBUG_REG22__cm_state30_MASK                0x30000000L
#define VGT_DEBUG_REG22__cm_state31_MASK                0xc0000000L
#define VGT_DEBUG_REG23__SPARE_MASK                     0xff000000L
#define VGT_DEBUG_REG23__frmt_busy_MASK                 0x00000001L
#define VGT_DEBUG_REG23__new_verts_r2_q_MASK            0x00018000L
#define VGT_DEBUG_REG23__prim_dr_r2_q_MASK              0x00001000L
#define VGT_DEBUG_REG23__prim_fifo_empty_MASK           0x00000200L
#define VGT_DEBUG_REG23__prim_fifo_full_MASK            0x00000400L
#define VGT_DEBUG_REG23__prim_r2_rtr_MASK               0x00000010L
#define VGT_DEBUG_REG23__prim_r3_rtr_MASK               0x00000008L
#define VGT_DEBUG_REG23__prim_state_sel_r2_q_MASK       0x00e00000L
#define VGT_DEBUG_REG23__rcm_frmt_prim_rtr_MASK         0x00000004L
#define VGT_DEBUG_REG23__rcm_frmt_vert_rtr_MASK         0x00000002L
#define VGT_DEBUG_REG23__vert_dr_r0_q_MASK              0x00004000L
#define VGT_DEBUG_REG23__vert_dr_r1_q_MASK              0x00002000L
#define VGT_DEBUG_REG23__vert_dr_r2_q_MASK              0x00000800L
#define VGT_DEBUG_REG23__vert_r0_rtr_MASK               0x00000100L
#define VGT_DEBUG_REG23__vert_r1_rtr_MASK               0x00000080L
#define VGT_DEBUG_REG23__vert_r2_rtr_MASK               0x00000040L
#define VGT_DEBUG_REG23__vert_r3_rtr_MASK               0x00000020L
#define VGT_DEBUG_REG23__verts_sent_r2_q_MASK           0x001e0000L
#define VGT_DEBUG_REG24__SPARE31_MASK                   0xfc000000L
#define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0_MASK 0x00ffffffL
#define VGT_DEBUG_REG24__dependent_st_cut_mode_q_MASK   0x03000000L
#define VGT_DEBUG_REG25__active_sm_r0_q_MASK            0x3c000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r0_q_MASK      0x80000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r1_q_MASK      0x40000000L
#define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0_MASK 0x03ffffffL
#define VGT_DEBUG_REG26__cm_state0_MASK__CI__VI         0x00000003L
#define VGT_DEBUG_REG26__cm_state10_MASK__CI__VI        0x00300000L
#define VGT_DEBUG_REG26__cm_state11_MASK__CI__VI        0x00c00000L
#define VGT_DEBUG_REG26__cm_state12_MASK__CI__VI        0x03000000L
#define VGT_DEBUG_REG26__cm_state13_MASK__CI__VI        0x0c000000L
#define VGT_DEBUG_REG26__cm_state14_MASK__CI__VI        0x30000000L
#define VGT_DEBUG_REG26__cm_state15_MASK__CI__VI        0xc0000000L
#define VGT_DEBUG_REG26__cm_state1_MASK__CI__VI         0x0000000cL
#define VGT_DEBUG_REG26__cm_state2_MASK__CI__VI         0x00000030L
#define VGT_DEBUG_REG26__cm_state3_MASK__CI__VI         0x000000c0L
#define VGT_DEBUG_REG26__cm_state4_MASK__CI__VI         0x00000300L
#define VGT_DEBUG_REG26__cm_state5_MASK__CI__VI         0x00000c00L
#define VGT_DEBUG_REG26__cm_state6_MASK__CI__VI         0x00003000L
#define VGT_DEBUG_REG26__cm_state7_MASK__CI__VI         0x0000c000L
#define VGT_DEBUG_REG26__cm_state8_MASK__CI__VI         0x00030000L
#define VGT_DEBUG_REG26__cm_state9_MASK__CI__VI         0x000c0000L
#define VGT_DEBUG_REG27__eop_p1_q_MASK                  0x00000800L
#define VGT_DEBUG_REG27__event_flag_p1_q_MASK           0x00000400L
#define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q_MASK 0x00080000L
#define VGT_DEBUG_REG27__gs_out_prim_type_p0_q_MASK     0x00003000L
#define VGT_DEBUG_REG27__gsc0_dr_MASK                   0x00000002L
#define VGT_DEBUG_REG27__gsc0_rtr_MASK                  0x00000020L
#define VGT_DEBUG_REG27__gsc_2cycle_output_MASK         0x00010000L
#define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q_MASK        0x00020000L
#define VGT_DEBUG_REG27__gsc_eop_p0_q_MASK              0x00008000L
#define VGT_DEBUG_REG27__gsc_indx_count_p0_q_MASK       0x7ff00000L
#define VGT_DEBUG_REG27__gsc_null_primitive_p0_q_MASK   0x00004000L
#define VGT_DEBUG_REG27__indices_to_send_p0_q_MASK      0x00000300L
#define VGT_DEBUG_REG27__last_indx_of_prim_p1_q_MASK    0x00000080L
#define VGT_DEBUG_REG27__last_indx_of_vsprim_MASK       0x00040000L
#define VGT_DEBUG_REG27__last_vsprim_of_gsprim_MASK     0x80000000L
#define VGT_DEBUG_REG27__pipe0_dr_MASK                  0x00000001L
#define VGT_DEBUG_REG27__pipe0_rtr_MASK                 0x00000010L
#define VGT_DEBUG_REG27__pipe1_dr_MASK                  0x00000004L
#define VGT_DEBUG_REG27__pipe1_rtr_MASK                 0x00000040L
#define VGT_DEBUG_REG27__tm_pt_event_rtr_MASK           0x00000008L
#define VGT_DEBUG_REG28__advance_inner_point_p1_MASK    0x00800000L
#define VGT_DEBUG_REG28__advance_outer_point_p1_MASK    0x00400000L
#define VGT_DEBUG_REG28__con_state_q_MASK               0x0000000fL
#define VGT_DEBUG_REG28__first_ring_of_patch_p0_q_MASK  0x00010000L
#define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG28__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG28__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG28__last_ring_of_patch_p0_q_MASK   0x00020000L
#define VGT_DEBUG_REG28__next_ring_is_rect_p0_q_MASK    0x01000000L
#define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG28__outer_parity_p0_q_MASK         0x00004000L
#define VGT_DEBUG_REG28__parallel_parity_p0_q_MASK      0x00008000L
#define VGT_DEBUG_REG28__pipe0_edge_dr_MASK             0x00000200L
#define VGT_DEBUG_REG28__pipe0_edge_rtr_MASK            0x00001000L
#define VGT_DEBUG_REG28__pipe0_patch_dr_MASK            0x00000100L
#define VGT_DEBUG_REG28__pipe0_patch_rtr_MASK           0x00000800L
#define VGT_DEBUG_REG28__pipe1_dr_MASK                  0x00000400L
#define VGT_DEBUG_REG28__pipe1_edge_rtr_MASK            0x40000000L
#define VGT_DEBUG_REG28__pipe1_inner1_rtr_MASK          0x08000000L
#define VGT_DEBUG_REG28__pipe1_inner2_rtr_MASK          0x10000000L
#define VGT_DEBUG_REG28__pipe1_outer1_rtr_MASK          0x02000000L
#define VGT_DEBUG_REG28__pipe1_outer2_rtr_MASK          0x04000000L
#define VGT_DEBUG_REG28__pipe1_patch_rtr_MASK           0x20000000L
#define VGT_DEBUG_REG28__pipe1_rtr_MASK                 0x00002000L
#define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG28__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG28__process_tri_middle_p0_q_MASK   0x00000020L
#define VGT_DEBUG_REG28__second_cycle_q_MASK            0x00000010L
#define VGT_DEBUG_REG28__use_stored_inner_q_ring2_MASK  0x80000000L
#define VGT_DEBUG_REG29__advance_inner_point_p1_MASK    0x00800000L
#define VGT_DEBUG_REG29__advance_outer_point_p1_MASK    0x00400000L
#define VGT_DEBUG_REG29__con_state_q_MASK               0x0000000fL
#define VGT_DEBUG_REG29__first_ring_of_patch_p0_q_MASK  0x00010000L
#define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG29__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG29__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG29__last_ring_of_patch_p0_q_MASK   0x00020000L
#define VGT_DEBUG_REG29__next_ring_is_rect_p0_q_MASK    0x01000000L
#define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG29__outer_parity_p0_q_MASK         0x00004000L
#define VGT_DEBUG_REG29__parallel_parity_p0_q_MASK      0x00008000L
#define VGT_DEBUG_REG29__pipe0_edge_dr_MASK             0x00000200L
#define VGT_DEBUG_REG29__pipe0_edge_rtr_MASK            0x00001000L
#define VGT_DEBUG_REG29__pipe0_patch_dr_MASK            0x00000100L
#define VGT_DEBUG_REG29__pipe0_patch_rtr_MASK           0x00000800L
#define VGT_DEBUG_REG29__pipe1_dr_MASK                  0x00000400L
#define VGT_DEBUG_REG29__pipe1_edge_rtr_MASK            0x40000000L
#define VGT_DEBUG_REG29__pipe1_inner1_rtr_MASK          0x08000000L
#define VGT_DEBUG_REG29__pipe1_inner2_rtr_MASK          0x10000000L
#define VGT_DEBUG_REG29__pipe1_outer1_rtr_MASK          0x02000000L
#define VGT_DEBUG_REG29__pipe1_outer2_rtr_MASK          0x04000000L
#define VGT_DEBUG_REG29__pipe1_patch_rtr_MASK           0x20000000L
#define VGT_DEBUG_REG29__pipe1_rtr_MASK                 0x00002000L
#define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG29__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG29__process_tri_middle_p0_q_MASK   0x00000020L
#define VGT_DEBUG_REG29__second_cycle_q_MASK            0x00000010L
#define VGT_DEBUG_REG29__use_stored_inner_q_ring3_MASK  0x80000000L
#define VGT_DEBUG_REG2__SPARE_MASK__CI__VI              0xe0000000L
#define VGT_DEBUG_REG2__SPARE_MASK__SI                  0xffffffffL
#define VGT_DEBUG_REG2__grpModBusy_MASK__CI__VI         0x00000080L
#define VGT_DEBUG_REG2__hsInputFifoEmpty_MASK__CI__VI   0x00001000L
#define VGT_DEBUG_REG2__hsInputFifoFull_MASK__CI__VI    0x00040000L
#define VGT_DEBUG_REG2__hsTifFifoEmpty_MASK__CI__VI     0x00002000L
#define VGT_DEBUG_REG2__hsTifFifoFull_MASK__CI__VI      0x00080000L
#define VGT_DEBUG_REG2__hsVertFifoEmpty_MASK__CI__VI    0x00000400L
#define VGT_DEBUG_REG2__hsVertFifoFull_MASK__CI__VI     0x00010000L
#define VGT_DEBUG_REG2__hsWaveFifoEmpty_MASK__CI__VI    0x00000800L
#define VGT_DEBUG_REG2__hsWaveFifoFull_MASK__CI__VI     0x00020000L
#define VGT_DEBUG_REG2__hs_grp_busy_MASK__CI__VI        0x00000001L
#define VGT_DEBUG_REG2__hs_noif_busy_MASK__CI__VI       0x00000002L
#define VGT_DEBUG_REG2__hs_te11_tess_input_rts_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG2__lsFwaveFlag_MASK__CI__VI        0x08000000L
#define VGT_DEBUG_REG2__lsVertFifoEmpty_MASK__CI__VI    0x00000100L
#define VGT_DEBUG_REG2__lsVertFifoFull_MASK__CI__VI     0x00004000L
#define VGT_DEBUG_REG2__lsVertIfBusy_0_MASK__CI__VI     0x00000008L
#define VGT_DEBUG_REG2__lsWaveFifoEmpty_MASK__CI__VI    0x00000200L
#define VGT_DEBUG_REG2__lsWaveFifoFull_MASK__CI__VI     0x00008000L
#define VGT_DEBUG_REG2__lsWaveIfBusy_0_MASK__CI__VI     0x00000020L
#define VGT_DEBUG_REG2__lsWaveSendFlush_MASK__CI__VI    0x10000000L
#define VGT_DEBUG_REG2__ls_sh_id_MASK__CI__VI           0x04000000L
#define VGT_DEBUG_REG2__p0_dr_MASK__CI__VI              0x00400000L
#define VGT_DEBUG_REG2__p0_rtr_MASK__CI__VI             0x00100000L
#define VGT_DEBUG_REG2__p0_rts_MASK__CI__VI             0x01000000L
#define VGT_DEBUG_REG2__p1_dr_MASK__CI__VI              0x00800000L
#define VGT_DEBUG_REG2__p1_rtr_MASK__CI__VI             0x00200000L
#define VGT_DEBUG_REG2__p1_rts_MASK__CI__VI             0x02000000L
#define VGT_DEBUG_REG2__te11_hs_tess_input_rtr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG2__tfmmIsBusy_MASK__CI__VI         0x00000004L
#define VGT_DEBUG_REG30__dynamic_hs_p0_q_MASK__CI       0x01000000L
#define VGT_DEBUG_REG30__event_or_null_p0_q_MASK__CI    0x00000008L
#define VGT_DEBUG_REG30__first_data_chunk_invalid_p0_q_MASK__CI 0x08000000L
#define VGT_DEBUG_REG30__first_data_ret_of_req_p0_q_MASK__CI 0x04000000L
#define VGT_DEBUG_REG30__first_fetch_of_tg_p0_q_MASK__CI 0x02000000L
#define VGT_DEBUG_REG30__last_tf_of_tg_MASK__CI         0x00080000L
#define VGT_DEBUG_REG30__pipe0_dr_MASK__CI              0x00000001L
#define VGT_DEBUG_REG30__pipe0_rtr_MASK__CI             0x00000010L
#define VGT_DEBUG_REG30__pipe0_tf_dr_MASK__CI           0x00000002L
#define VGT_DEBUG_REG30__pipe1_rtr_MASK__CI             0x00000020L
#define VGT_DEBUG_REG30__pipe1_tf_rtr_MASK__CI          0x00000040L
#define VGT_DEBUG_REG30__pipe2_dr_MASK__CI              0x00000004L
#define VGT_DEBUG_REG30__pipe2_rtr_MASK__CI             0x00000080L
#define VGT_DEBUG_REG30__pipe4_dr_MASK__CI              0x40000000L
#define VGT_DEBUG_REG30__pipe4_rtr_MASK__CI             0x80000000L
#define VGT_DEBUG_REG30__tf_fetch_state_q_MASK__CI      0x00070000L
#define VGT_DEBUG_REG30__tf_pointer_p0_q_MASK__CI       0x00f00000L
#define VGT_DEBUG_REG30__tf_xfer_count_p2_q_MASK__CI    0x30000000L
#define VGT_DEBUG_REG30__ttp_patch_fifo_empty_MASK__CI  0x00000200L
#define VGT_DEBUG_REG30__ttp_patch_fifo_full_MASK__CI   0x00000100L
#define VGT_DEBUG_REG30__ttp_tf0_fifo_empty_MASK__CI    0x00000400L
#define VGT_DEBUG_REG30__ttp_tf1_fifo_empty_MASK__CI    0x00000800L
#define VGT_DEBUG_REG30__ttp_tf2_fifo_empty_MASK__CI    0x00001000L
#define VGT_DEBUG_REG30__ttp_tf3_fifo_empty_MASK__CI    0x00002000L
#define VGT_DEBUG_REG30__ttp_tf4_fifo_empty_MASK__CI    0x00004000L
#define VGT_DEBUG_REG30__ttp_tf5_fifo_empty_MASK__CI    0x00008000L
#define VGT_DEBUG_REG31__inner_ring_done_q_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG31__outer_ring_done_q_MASK__CI__VI 0x40000000L
#define VGT_DEBUG_REG31__pg_con_inner_point1_rts_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG31__pg_con_inner_point2_rts_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG31__pg_con_outer_point1_rts_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG31__pg_con_outer_point2_rts_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG31__pg_edge_fifo_empty_MASK__CI__VI 0x02000000L
#define VGT_DEBUG_REG31__pg_edge_fifo_full_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty_MASK__CI__VI 0x04000000L
#define VGT_DEBUG_REG31__pg_inner_perp_fifo_full_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG31__pg_patch_fifo_empty_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG31__pg_patch_fifo_full_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG31__pipe0_dr_MASK__CI__VI          0x00000001L
#define VGT_DEBUG_REG31__pipe0_rtr_MASK__CI__VI         0x00000002L
#define VGT_DEBUG_REG31__pipe1_inner_dr_MASK__CI__VI    0x00000008L
#define VGT_DEBUG_REG31__pipe1_outer_dr_MASK__CI__VI    0x00000004L
#define VGT_DEBUG_REG31__pipe2_inner_dr_MASK__CI__VI    0x00000020L
#define VGT_DEBUG_REG31__pipe2_inner_rtr_MASK__CI__VI   0x00002000L
#define VGT_DEBUG_REG31__pipe2_outer_dr_MASK__CI__VI    0x00000010L
#define VGT_DEBUG_REG31__pipe2_outer_rtr_MASK__CI__VI   0x00001000L
#define VGT_DEBUG_REG31__pipe3_inner_dr_MASK__CI__VI    0x00000080L
#define VGT_DEBUG_REG31__pipe3_inner_rtr_MASK__CI__VI   0x00008000L
#define VGT_DEBUG_REG31__pipe3_outer_dr_MASK__CI__VI    0x00000040L
#define VGT_DEBUG_REG31__pipe3_outer_rtr_MASK__CI__VI   0x00004000L
#define VGT_DEBUG_REG31__pipe4_inner_dr_MASK__CI__VI    0x00000200L
#define VGT_DEBUG_REG31__pipe4_inner_rtr_MASK__CI__VI   0x00020000L
#define VGT_DEBUG_REG31__pipe4_outer_dr_MASK__CI__VI    0x00000100L
#define VGT_DEBUG_REG31__pipe4_outer_rtr_MASK__CI__VI   0x00010000L
#define VGT_DEBUG_REG31__pipe5_inner_dr_MASK__CI__VI    0x00000800L
#define VGT_DEBUG_REG31__pipe5_inner_rtr_MASK__CI__VI   0x00080000L
#define VGT_DEBUG_REG31__pipe5_outer_dr_MASK__CI__VI    0x00000400L
#define VGT_DEBUG_REG31__pipe5_outer_rtr_MASK__CI__VI   0x00040000L
#define VGT_DEBUG_REG32__SPARE_MASK__CI__VI             0xf0000000L
#define VGT_DEBUG_REG32__SPARE_MASK__SI                 0x80000000L
#define VGT_DEBUG_REG32__event_flag_p5_q_MASK__CI__VI   0x00000100L
#define VGT_DEBUG_REG32__event_null_special_p0_q_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG32__fifos_rtr_MASK__CI__VI         0x08000000L
#define VGT_DEBUG_REG32__first_point_of_edge_p5_q_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG32__first_point_of_patch_p5_q_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG32__first_ring_of_patch_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG32__inner2_fifos_rtr_MASK__CI__VI  0x01000000L
#define VGT_DEBUG_REG32__inner_fifos_rtr_MASK__CI__VI   0x02000000L
#define VGT_DEBUG_REG32__last_edge_of_inner_ring_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG32__last_edge_of_outer_ring_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG32__last_patch_of_tg_p0_q_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG32__last_patch_of_tg_p5_q_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG32__last_point_of_inner_edge_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG32__last_point_of_outer_edge_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG32__last_ring_of_patch_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG32__outer_fifos_rtr_MASK__CI__VI   0x04000000L
#define VGT_DEBUG_REG32__pg_edge_fifo2_full_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG32__pg_edge_fifo3_full_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG32__pg_inner2_point_fifo_full_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG32__pg_inner3_point_fifo_full_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG32__pg_inner_point_fifo_full_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG32__pg_outer2_point_fifo_full_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG32__pg_outer3_point_fifo_full_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG32__pg_outer_point_fifo_full_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG32__pipe5_inner2_rtr_MASK__CI__VI  0x00008000L
#define VGT_DEBUG_REG32__pipe5_inner3_rtr_MASK__CI__VI  0x00004000L
#define VGT_DEBUG_REG32__tess_topology_p5_q_MASK__CI__VI 0x00003000L
#define VGT_DEBUG_REG33__con_prim_fifo_empty_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG33__con_prim_fifo_full_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG33__con_ring1_busy_MASK__CI__VI    0x80000000L
#define VGT_DEBUG_REG33__con_ring2_busy_MASK__CI__VI    0x40000000L
#define VGT_DEBUG_REG33__con_ring3_busy_MASK__CI__VI    0x20000000L
#define VGT_DEBUG_REG33__con_vert_fifo_empty_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG33__con_vert_fifo_full_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG33__first_prim_of_patch_q_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG33__last_patch_of_tg_p0_q_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG33__pipe0_patch_dr_MASK__CI__VI    0x00000001L
#define VGT_DEBUG_REG33__pipe0_patch_rtr_MASK__CI__VI   0x00000010L
#define VGT_DEBUG_REG33__pipe1_dr_MASK__CI__VI          0x00000004L
#define VGT_DEBUG_REG33__pipe1_patch_rtr_MASK__CI__VI   0x00001000L
#define VGT_DEBUG_REG33__pipe2_dr_MASK__CI__VI          0x00000008L
#define VGT_DEBUG_REG33__pipe2_rtr_MASK__CI__VI         0x00000080L
#define VGT_DEBUG_REG33__pipe3_dr_MASK__CI__VI          0x00000100L
#define VGT_DEBUG_REG33__pipe3_rtr_MASK__CI__VI         0x00000200L
#define VGT_DEBUG_REG33__ring1_in_sync_q_MASK__CI__VI   0x00000800L
#define VGT_DEBUG_REG33__ring1_pipe1_dr_MASK__CI__VI    0x00000040L
#define VGT_DEBUG_REG33__ring1_valid_p2_MASK__CI__VI    0x00800000L
#define VGT_DEBUG_REG33__ring2_in_sync_q_MASK__CI__VI   0x00000400L
#define VGT_DEBUG_REG33__ring2_pipe1_dr_MASK__CI__VI    0x00000020L
#define VGT_DEBUG_REG33__ring2_valid_p2_MASK__CI__VI    0x00400000L
#define VGT_DEBUG_REG33__ring3_in_sync_q_MASK__CI__VI   0x00002000L
#define VGT_DEBUG_REG33__ring3_pipe1_dr_MASK__CI__VI    0x00000002L
#define VGT_DEBUG_REG33__ring3_valid_p2_MASK__CI__VI    0x00200000L
#define VGT_DEBUG_REG33__te11_out_vert_gs_en_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG33__tess_topology_p0_q_MASK__CI__VI 0x0c000000L
#define VGT_DEBUG_REG33__tess_type_p0_q_MASK__CI__VI    0x03000000L
#define VGT_DEBUG_REG33__tm_te11_event_rtr_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG34__advance_inner_point_p1_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG34__advance_outer_point_p1_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG34__con_state_q_MASK__CI__VI       0x0000000fL
#define VGT_DEBUG_REG34__first_ring_of_patch_p0_q_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG34__last_point_of_inner_ring_p1_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG34__last_point_of_outer_ring_p1_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG34__last_ring_of_patch_p0_q_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG34__next_ring_is_rect_p0_q_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG34__outer_parity_p0_q_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG34__parallel_parity_p0_q_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG34__pipe0_edge_dr_MASK__CI__VI     0x00000200L
#define VGT_DEBUG_REG34__pipe0_edge_rtr_MASK__CI__VI    0x00001000L
#define VGT_DEBUG_REG34__pipe0_patch_dr_MASK__CI__VI    0x00000100L
#define VGT_DEBUG_REG34__pipe0_patch_rtr_MASK__CI__VI   0x00000800L
#define VGT_DEBUG_REG34__pipe1_dr_MASK__CI__VI          0x00000400L
#define VGT_DEBUG_REG34__pipe1_edge_rtr_MASK__CI__VI    0x40000000L
#define VGT_DEBUG_REG34__pipe1_inner1_rtr_MASK__CI__VI  0x08000000L
#define VGT_DEBUG_REG34__pipe1_inner2_rtr_MASK__CI__VI  0x10000000L
#define VGT_DEBUG_REG34__pipe1_outer1_rtr_MASK__CI__VI  0x02000000L
#define VGT_DEBUG_REG34__pipe1_outer2_rtr_MASK__CI__VI  0x04000000L
#define VGT_DEBUG_REG34__pipe1_patch_rtr_MASK__CI__VI   0x20000000L
#define VGT_DEBUG_REG34__pipe1_rtr_MASK__CI__VI         0x00002000L
#define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG34__process_tri_center_poly_p0_q_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG34__process_tri_middle_p0_q_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG34__second_cycle_q_MASK__CI__VI    0x00000010L
#define VGT_DEBUG_REG34__use_stored_inner_q_ring1_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG35__TC_VGT_rdret_data_in_MASK__CI  0x80000000L
#define VGT_DEBUG_REG35__VGT_TC_rdnfo_stall_out_MASK__CI 0x40000000L
#define VGT_DEBUG_REG35__VGT_TC_rdreq_send_out_MASK__CI 0x20000000L
#define VGT_DEBUG_REG35__event_flag_p1_q_MASK__CI       0x00040000L
#define VGT_DEBUG_REG35__first_req_of_tg_p1_q_MASK__CI  0x10000000L
#define VGT_DEBUG_REG35__last_req_of_tg_p2_MASK__CI     0x00000800L
#define VGT_DEBUG_REG35__null_flag_p1_q_MASK__CI        0x00080000L
#define VGT_DEBUG_REG35__pipe0_dr_MASK__CI              0x00000001L
#define VGT_DEBUG_REG35__pipe0_rtr_MASK__CI             0x00000004L
#define VGT_DEBUG_REG35__pipe1_dr_MASK__CI              0x00000002L
#define VGT_DEBUG_REG35__pipe1_rtr_MASK__CI             0x00000008L
#define VGT_DEBUG_REG35__second_tf_ret_data_q_MASK__CI  0x08000000L
#define VGT_DEBUG_REG35__spi_vgt_hs_done_cnt_q_MASK__CI 0x0003f000L
#define VGT_DEBUG_REG35__tf_data_fifo_busy_q_MASK__CI   0x00000040L
#define VGT_DEBUG_REG35__tf_data_fifo_cnt_q_MASK__CI    0x07f00000L
#define VGT_DEBUG_REG35__tf_data_fifo_rtr_q_MASK__CI    0x00000080L
#define VGT_DEBUG_REG35__tf_skid_fifo_empty_MASK__CI    0x00000100L
#define VGT_DEBUG_REG35__tf_skid_fifo_full_MASK__CI     0x00000200L
#define VGT_DEBUG_REG35__tfreq_tg_fifo_empty_MASK__CI   0x00000010L
#define VGT_DEBUG_REG35__tfreq_tg_fifo_full_MASK__CI    0x00000020L
#define VGT_DEBUG_REG35__vgt_tc_rdreq_rtr_q_MASK__CI    0x00000400L
#define VGT_DEBUG_REG3__hsWaveRelInd_MASK__CI__VI       0xfc000000L
#define VGT_DEBUG_REG3__lsPatchCnt_MASK__CI__VI         0x03fc0000L
#define VGT_DEBUG_REG3__lsTgRelInd_MASK__CI__VI         0x00000fffL
#define VGT_DEBUG_REG3__lsWaveRelInd_MASK__CI__VI       0x0003f000L
#define VGT_DEBUG_REG4__SPARE_MASK__CI__VI              0x80000000L
#define VGT_DEBUG_REG4__SPARE_MASK__SI                  0xffffffffL
#define VGT_DEBUG_REG4__hsCpCnt_MASK__CI__VI            0x1f000000L
#define VGT_DEBUG_REG4__hsFwaveFlag_MASK__CI__VI        0x40000000L
#define VGT_DEBUG_REG4__hsPatchCnt_MASK__CI__VI         0x000000ffL
#define VGT_DEBUG_REG4__hsPrimId_15_0_MASK__CI__VI      0x00ffff00L
#define VGT_DEBUG_REG4__hsWaveSendFlush_MASK__CI__VI    0x20000000L
#define VGT_DEBUG_REG5__SPARE1_MASK__CI__VI             0x07000000L
#define VGT_DEBUG_REG5__SPARE2_MASK__CI__VI             0x00070000L
#define VGT_DEBUG_REG5__SPARE3_MASK__CI__VI             0x00000700L
#define VGT_DEBUG_REG5__SPARE4_MASK__CI__VI             0x00000007L
#define VGT_DEBUG_REG5__hsVertCreditCnt_0_MASK__CI__VI  0x0000f800L
#define VGT_DEBUG_REG5__hsWaveCreditCnt_0_MASK__CI__VI  0x000000f8L
#define VGT_DEBUG_REG5__lsVertCreditCnt_0_MASK__CI__VI  0xf8000000L
#define VGT_DEBUG_REG5__lsWaveCreditCnt_0_MASK__CI__VI  0x00f80000L
#define VGT_DEBUG_REG6__debug_BASE_MASK__CI__VI         0x0000ffffL
#define VGT_DEBUG_REG6__debug_SIZE_MASK__CI__VI         0xffff0000L
#define VGT_DEBUG_REG7__SPARE_MASK__CI__VI              0x0000ffe0L
#define VGT_DEBUG_REG7__TF_addr_MASK__CI__VI            0xffff0000L
#define VGT_DEBUG_REG7__debug_tfmmFifoEmpty_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG7__debug_tfmmFifoFull_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG7__hs_pipe0_dr_MASK__CI__VI        0x00000004L
#define VGT_DEBUG_REG7__hs_pipe0_rtr_MASK__CI__VI       0x00000008L
#define VGT_DEBUG_REG7__hs_pipe1_rtr_MASK__CI__VI       0x00000010L
#define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q_MASK       0x00400000L
#define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q_MASK       0x00080000L
#define VGT_DEBUG_REG8__es_gs_rtr_MASK                  0x00004000L
#define VGT_DEBUG_REG8__gs_event_fifo_empty_MASK        0x02000000L
#define VGT_DEBUG_REG8__gs_event_fifo_rtr_MASK          0x00008000L
#define VGT_DEBUG_REG8__gs_tbl_r3_rtr_MASK              0x00020000L
#define VGT_DEBUG_REG8__gs_tbl_valid_r3_q_MASK          0x00000020L
#define VGT_DEBUG_REG8__gsprim_buff_empty_q_MASK        0x04000000L
#define VGT_DEBUG_REG8__gsprim_buff_full_q_MASK         0x08000000L
#define VGT_DEBUG_REG8__hold_for_es_flush_MASK          0x01000000L
#define VGT_DEBUG_REG8__prim_skid_fifo_empty_MASK       0x00040000L
#define VGT_DEBUG_REG8__r0_rtr_MASK                     0x00000400L
#define VGT_DEBUG_REG8__r1_inst_rtr_MASK                0x00000004L
#define VGT_DEBUG_REG8__r1_rtr_MASK                     0x00000800L
#define VGT_DEBUG_REG8__r2_indx_rtr_MASK                0x00001000L
#define VGT_DEBUG_REG8__r2_no_bp_rtr_MASK               0x00800000L
#define VGT_DEBUG_REG8__r2_rtr_MASK                     0x00002000L
#define VGT_DEBUG_REG8__rcm_busy_q_MASK__CI__VI         0x00000001L
#define VGT_DEBUG_REG8__rcm_noif_busy_q_MASK__CI__VI    0x00000002L
#define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q_MASK     0x00000010L
#define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q_MASK     0x00000008L
#define VGT_DEBUG_REG8__te_prim_fifo_empty_MASK         0x10000000L
#define VGT_DEBUG_REG8__te_prim_fifo_full_MASK          0x20000000L
#define VGT_DEBUG_REG8__te_vert_fifo_empty_MASK         0x40000000L
#define VGT_DEBUG_REG8__te_vert_fifo_full_MASK          0x80000000L
#define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr_MASK          0x00200000L
#define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr_MASK        0x00010000L
#define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr_MASK          0x00100000L
#define VGT_DEBUG_REG8__valid_r0_q_MASK                 0x00000040L
#define VGT_DEBUG_REG8__valid_r1_q_MASK                 0x00000080L
#define VGT_DEBUG_REG8__valid_r2_MASK                   0x00000100L
#define VGT_DEBUG_REG8__valid_r2_q_MASK                 0x00000200L
#define VGT_DEBUG_REG9__SPARE0_MASK                     0x40000000L
#define VGT_DEBUG_REG9__eop_indx_r3_MASK                0x00000010L
#define VGT_DEBUG_REG9__eop_prim_r3_MASK                0x00000020L
#define VGT_DEBUG_REG9__es_eov_r3_MASK                  0x00000040L
#define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0_MASK 0x02000000L
#define VGT_DEBUG_REG9__es_tbl_state_r3_q_0_MASK        0x00000080L
#define VGT_DEBUG_REG9__gs_eov_r3_MASK                  0x00000008L
#define VGT_DEBUG_REG9__gs_instancing_state_q_MASK      0x01000000L
#define VGT_DEBUG_REG9__gs_pending_state_r3_q_MASK      0x00400000L
#define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG9__gs_tbl_eop_r3_q_MASK            0x00040000L
#define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0_MASK 0x00000400L
#define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q_MASK       0x0003f800L
#define VGT_DEBUG_REG9__gs_tbl_state_r3_q_MASK          0x00380000L
#define VGT_DEBUG_REG9__indices_to_send_r2_q_MASK       0x00000003L
#define VGT_DEBUG_REG9__invalidate_rb_roll_over_q_MASK  0x00800000L
#define VGT_DEBUG_REG9__off_chip_hs_r2_q_MASK           0x80000000L
#define VGT_DEBUG_REG9__pending_es_flush_r3_MASK        0x00000200L
#define VGT_DEBUG_REG9__pending_es_send_r3_q_MASK       0x00000100L
#define VGT_DEBUG_REG9__pre_r0_rtr_MASK                 0x08000000L
#define VGT_DEBUG_REG9__valid_indices_r3_MASK           0x00000004L
#define VGT_DEBUG_REG9__valid_pre_r0_q_MASK             0x20000000L
#define VGT_DEBUG_REG9__valid_r3_q_MASK                 0x10000000L
#define VGT_DMA_BASE_HI__BASE_ADDR_MASK                 0x000000ffL
#define VGT_DMA_BASE__BASE_ADDR_MASK                    0xffffffffL
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK__CI__VI  0x00020000L
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK__CI__VI    0x0000ffffL
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK__CI__VI  0x00100000L
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK 0x000001ffL
#define VGT_DMA_INDEX_TYPE__ATC_MASK__CI                0x00000100L
#define VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK__CI__VI       0x00000030L
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK             0x00000003L
#define VGT_DMA_INDEX_TYPE__NOT_EOP_MASK__CI__VI        0x00000200L
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK__CI       0x000000c0L
#define VGT_DMA_INDEX_TYPE__REQ_PATH_MASK__CI__VI       0x00000400L
#define VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK              0x0000000cL
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK__CI__VI 0x00003f00L
#define VGT_DMA_MAX_SIZE__MAX_SIZE_MASK                 0xffffffffL
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK       0xffffffffL
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK__CI__VI  0x0000003fL
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_DMA_SIZE__NUM_INDICES_MASK                  0xffffffffL
#define VGT_DRAW_INITIATOR__MAJOR_MODE_MASK             0x0000000cL
#define VGT_DRAW_INITIATOR__NOT_EOP_MASK                0x00000020L
#define VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK          0x00000003L
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK         0x00000010L
#define VGT_DRAW_INITIATOR__USE_OPAQUE_MASK             0x00000040L
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_ENHANCE__MISC_MASK                          0xffffffffL
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK           0x00007fffL
#define VGT_ESGS_RING_SIZE__MEM_SIZE_MASK               0xffffffffL
#define VGT_ES_PER_GS__ES_PER_GS_MASK                   0x000007ffL
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK         0x0fffffffL
#define VGT_EVENT_INITIATOR__ADDRESS_HI_MASK            0x07fc0000L
#define VGT_EVENT_INITIATOR__EVENT_TYPE_MASK            0x0000003fL
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK        0x08000000L
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK          0x003fff00L
#define VGT_FIFO_DEPTHS__RESERVED_0_MASK                0x00000080L
#define VGT_FIFO_DEPTHS__RESERVED_1_MASK__CI            0x00400000L
#define VGT_FIFO_DEPTHS__RESERVED_1_MASK__SI            0xffc00000L
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK      0x0000007fL
#define VGT_GROUP_DECR__DECR_MASK                       0x0000000fL
#define VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK           0x0000000fL
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK            0x00070000L
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK             0x0000001fL
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK          0x00004000L
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK          0x00008000L
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK           0x00000008L
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK           0x00000001L
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK           0x00000002L
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK           0x00000004L
#define VGT_GROUP_VECT_0_CNTL__SHIFT_MASK               0x00ff0000L
#define VGT_GROUP_VECT_0_CNTL__STRIDE_MASK              0x0000ff00L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK          0x0f000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK        0xf0000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK          0x0000000fL
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK        0x000000f0L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK          0x00000f00L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK        0x0000f000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK          0x000f0000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK        0x00f00000L
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK           0x00000008L
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK           0x00000001L
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK           0x00000002L
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK           0x00000004L
#define VGT_GROUP_VECT_1_CNTL__SHIFT_MASK               0x00ff0000L
#define VGT_GROUP_VECT_1_CNTL__STRIDE_MASK              0x0000ff00L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK          0x0f000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK        0xf0000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK          0x0000000fL
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK        0x000000f0L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK          0x00000f00L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK        0x0000f000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK          0x000f0000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK        0x00f00000L
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK           0x00007fffL
#define VGT_GSVS_RING_OFFSET_1__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_OFFSET_2__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_OFFSET_3__OFFSET_MASK             0x00007fffL
#define VGT_GSVS_RING_SIZE__MEM_SIZE_MASK               0xffffffffL
#define VGT_GS_INSTANCE_CNT__CNT_MASK                   0x000001fcL
#define VGT_GS_INSTANCE_CNT__ENABLE_MASK                0x00000001L
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK          0x000007ffL
#define VGT_GS_MODE__COMPUTE_MODE_MASK__SI__CI          0x00004000L
#define VGT_GS_MODE__CUT_MODE_MASK                      0x00000030L
#define VGT_GS_MODE__ELEMENT_INFO_EN_MASK__SI__CI       0x00010000L
#define VGT_GS_MODE__ES_PASSTHRU_MASK                   0x00002000L
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK             0x00080000L
#define VGT_GS_MODE__FAST_COMPUTE_MODE_MASK__SI__CI     0x00008000L
#define VGT_GS_MODE__GS_C_PACK_EN_MASK                  0x00000800L
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK             0x00100000L
#define VGT_GS_MODE__MODE_MASK                          0x00000007L
#define VGT_GS_MODE__ONCHIP_MASK__CI__VI                0x00600000L
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK            0x00020000L
#define VGT_GS_MODE__RESERVED_0_MASK                    0x00000008L
#define VGT_GS_MODE__RESERVED_1_MASK                    0x000007c0L
#define VGT_GS_MODE__RESERVED_2_MASK                    0x00001000L
#define VGT_GS_MODE__SUPPRESS_CUTS_MASK                 0x00040000L
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK__CI__VI 0x000007ffL
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK__CI__VI 0x003ff800L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK       0x00003f00L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK       0x003f0000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK       0x0fc00000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK         0x0000003fL
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK 0x80000000L
#define VGT_GS_PER_ES__GS_PER_ES_MASK                   0x000007ffL
#define VGT_GS_PER_VS__GS_PER_VS_MASK                   0x0000000fL
#define VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK            0x0000001fL
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK           0x00007fffL
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK             0x00007fffL
#define VGT_HOS_CNTL__TESS_MODE_MASK                    0x00000003L
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK           0xffffffffL
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK           0xffffffffL
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK           0x000000ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK__CI__VI 0x000001ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK__SI 0x0000007fL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK__CI__VI 0x00000600L
#define VGT_IMMED_DATA__DATA_MASK                       0xffffffffL
#define VGT_INDEX_TYPE__INDEX_TYPE_MASK                 0x00000003L
#define VGT_INDX_OFFSET__INDX_OFFSET_MASK               0xffffffffL
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK        0xffffffffL
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK        0xffffffffL
#define VGT_LAST_COPY_STATE__DST_STATE_ID_MASK          0x00070000L
#define VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK          0x00000007L
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK          0x00003f00L
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK         0x000fc000L
#define VGT_LS_HS_CONFIG__NUM_PATCHES_MASK              0x000000ffL
#define VGT_MAX_VTX_INDX__MAX_INDX_MASK                 0xffffffffL
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK         0x00000003L
#define VGT_MIN_VTX_INDX__MIN_INDX_MASK                 0xffffffffL
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK       0x00000001L
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK   0xffffffffL
#define VGT_NUM_INDICES__NUM_INDICES_MASK               0xffffffffL
#define VGT_NUM_INSTANCES__NUM_INSTANCES_MASK           0xffffffffL
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK          0x00000007L
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK         0x0000007fL
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK         0xf0000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK         0xf0000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI  0x000003ffL
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI      0x000000ffL
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK         0xf0000000L
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK          0x000000ffL
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK        0xffffffffL
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK        0xffffffffL
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK         0xf0000000L
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK          0x000000ffL
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK 0x000000ffL
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK   0x00000002L
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK         0x00000001L
#define VGT_PRIMITIVEID_RESET__VALUE_MASK               0xffffffffL
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK              0x0000003fL
#define VGT_RESET_DEBUG__GS_DISABLE_MASK__CI__VI        0x00000001L
#define VGT_RESET_DEBUG__TESS_DISABLE_MASK__CI__VI      0x00000002L
#define VGT_RESET_DEBUG__WD_DISABLE_MASK__CI__VI        0x00000004L
#define VGT_REUSE_OFF__REUSE_OFF_MASK                   0x00000001L
#define VGT_SHADER_STAGES_EN__DYNAMIC_HS_MASK           0x00000100L
#define VGT_SHADER_STAGES_EN__ES_EN_MASK                0x00000018L
#define VGT_SHADER_STAGES_EN__GS_EN_MASK                0x00000020L
#define VGT_SHADER_STAGES_EN__HS_EN_MASK                0x00000004L
#define VGT_SHADER_STAGES_EN__LS_EN_MASK                0x00000003L
#define VGT_SHADER_STAGES_EN__VS_EN_MASK                0x000000c0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK 0x0000000fL
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK 0x000000f0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK 0x00000f00L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK 0x0000f000L
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK     0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK        0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK            0xffffffffL
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK            0x00000070L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK       0x00000f00L
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK         0x00000001L
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK         0x00000002L
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK         0x00000004L
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK         0x00000008L
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK   0x80000000L
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK__CI__VI    0x00000700L
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK__CI__VI    0x00003800L
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK__CI__VI    0x0001c000L
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK__CI__VI    0x000e0000L
#define VGT_STRMOUT_DELAY__SKIP_DELAY_MASK__CI__VI      0x000000ffL
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK     0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK 0x000001ffL
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK           0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK           0x000003ffL
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK   0x00000080L
#define VGT_SYS_CONFIG__DUAL_CORE_EN_MASK               0x00000001L
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK           0x0000007eL
#define VGT_TF_MEMORY_BASE__BASE_MASK                   0xffffffffL
#define VGT_TF_PARAM__DEPRECATED_MASK                   0x00000200L
#define VGT_TF_PARAM__DISABLE_DONUTS_MASK               0x00004000L
#define VGT_TF_PARAM__NUM_DS_WAVES_PER_SIMD_MASK        0x00003c00L
#define VGT_TF_PARAM__PARTITIONING_MASK                 0x0000001cL
#define VGT_TF_PARAM__RDREQ_POLICY_MASK__CI             0x00018000L
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK          0x00000100L
#define VGT_TF_PARAM__TOPOLOGY_MASK                     0x000000e0L
#define VGT_TF_PARAM__TYPE_MASK                         0x00000003L
#define VGT_TF_RING_SIZE__SIZE_MASK                     0x0000ffffL
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK 0x000000ffL
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK__CI__VI    0x00000fffL
#define VGT_VTX_CNT_EN__VTX_CNT_EN_MASK                 0x00000001L
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK         0x000003ffL
#define VIEWPORT_SIZE__VIEWPORT_HEIGHT_MASK__SI__VI     0x00003fffL
#define VIEWPORT_SIZE__VIEWPORT_WIDTH_MASK__SI__VI      0x3fff0000L
#define VIEWPORT_START__VIEWPORT_X_START_MASK__SI       0x1fff0000L
#define VIEWPORT_START__VIEWPORT_Y_START_MASK__SI       0x00001fffL
#define VM_CONTEXT0_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK 0x00000008L
#define VM_CONTEXT0_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00000001L
#define VM_CONTEXT0_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT_MASK 0x00000002L
#define VM_CONTEXT0_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT_MASK 0x00000004L
#define VM_CONTEXT0_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE_MASK 0x00000010L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000080L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000040L
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK           0x00000001L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK    0x0f000000L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK         0x00000006L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00000800L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__SI__CI 0x00400000L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__SI__CI 0x00200000L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE_MASK__SI__CI 0x00800000L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000010L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000008L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00020000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00002000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00001000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00004000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00080000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00040000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00100000L
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__NAME_MASK__CI__VI 0xffffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW_MASK 0x01000000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__PROTECTIONS_MASK 0x000000ffL
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__VMID_MASK  0x1e000000L
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK 0x00000008L
#define VM_CONTEXT1_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00000001L
#define VM_CONTEXT1_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT_MASK 0x00000002L
#define VM_CONTEXT1_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT_MASK 0x00000004L
#define VM_CONTEXT1_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE_MASK 0x00000010L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000080L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000040L
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK           0x00000001L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK    0x0f000000L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK         0x00000006L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00000800L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__SI__CI 0x00400000L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__SI__CI 0x00200000L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE_MASK__SI__CI 0x00800000L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000010L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000008L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00020000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00002000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00001000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00004000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00080000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00040000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00100000L
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__NAME_MASK__CI__VI 0xffffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW_MASK 0x01000000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__PROTECTIONS_MASK 0x000000ffL
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__VMID_MASK  0x1e000000L
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK     0x00000001L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK    0x00000400L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK    0x00000800L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK    0x00001000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK    0x00002000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK    0x00004000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK    0x00008000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK     0x00000002L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK     0x00000004L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK     0x00000008L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK     0x00000010L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK     0x00000020L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK     0x00000040L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK     0x00000080L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK     0x00000100L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK     0x00000200L
#define VM_DEBUG__FLAGS_MASK                            0xffffffffL
#define VM_DUMMY_PAGE_FAULT_ADDR__DUMMY_PAGE_ADDR_MASK  0x0fffffffL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK 0x00000002L
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MASK_MASK 0x0000000cL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK 0x00000001L
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_MASK          0x000001ffL
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_MASK_MASK     0x0003fe00L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_0_MASK 0x00000001L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_10_MASK 0x00000400L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_11_MASK 0x00000800L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_12_MASK 0x00001000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_13_MASK 0x00002000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_14_MASK 0x00004000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_15_MASK 0x00008000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_1_MASK 0x00000002L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_2_MASK 0x00000004L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_3_MASK 0x00000008L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_4_MASK 0x00000010L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_5_MASK 0x00000020L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_6_MASK 0x00000040L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_7_MASK 0x00000080L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_8_MASK 0x00000100L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_9_MASK 0x00000200L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_0_MASK 0x00000001L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_10_MASK 0x00000400L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_11_MASK 0x00000800L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_12_MASK 0x00001000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_13_MASK 0x00002000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_14_MASK 0x00004000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_15_MASK 0x00008000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_1_MASK 0x00000002L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_2_MASK 0x00000004L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_3_MASK 0x00000008L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_4_MASK 0x00000010L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_5_MASK 0x00000020L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_6_MASK 0x00000040L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_7_MASK 0x00000080L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_8_MASK 0x00000100L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_9_MASK 0x00000200L
#define VM_L2_BANK_SELECT_MASKA__BANK_SELECT_MASK_MASK  0x0fffffffL
#define VM_L2_CG__ENABLE_MASK                           0x00040000L
#define VM_L2_CG__MEM_LS_ENABLE_MASK                    0x00080000L
#define VM_L2_CG__OFFDLY_MASK                           0x00000fc0L
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK 0x00400000L
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK 0x00200000L
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK        0x00000001L
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK         0x0c000000L
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK           0x00000002L
#define VM_L2_CNTL2__L2_CACHE_BIGK_VMID_MODE_MASK       0x03800000L
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK__CI__VI 0x70000000L
#define VM_L2_CNTL3__BANK_SELECT_MASK                   0x0000003fL
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK    0x00e00000L
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK        0x10000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK   0x00100000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK  0x0f000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK      0x20000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK   0x000f8000L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK          0x000000c0L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK 0x00001f00L
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK__CI__VI  0x40000000L
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK  0x00180000L
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK        0x00038000L
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK__CI__VI 0x00000800L
#define VM_L2_CNTL__ENABLE_L2_CACHE_MASK                0x00000001L
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK  0x00000002L
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000400L
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000200L
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK    0x03e00000L
#define VM_L2_CNTL__L2_CACHE_4K_SWAP_TAG_INDEX_LSBS_MASK 0x0c000000L
#define VM_L2_CNTL__L2_CACHE_BIGK_SWAP_TAG_INDEX_LSBS_MASK 0x70000000L
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK  0x00000030L
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK  0x0000000cL
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK       0x00007000L
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK 0x00000100L
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK       0x00040000L
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET__PHYSICAL_PAGE_OFFSET_MASK 0x0fffffffL
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK          0x0001fffeL
#define VM_L2_STATUS__L2_BUSY_MASK                      0x00000001L
#define VM_PRT_APERTURE0_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE0_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE1_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE1_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE2_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE2_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE3_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE3_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_CNTL__CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000001L
#define VM_PRT_CNTL__CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000010L
#define VM_PRT_CNTL__L1_TLB_STORE_INVALID_ENTRIES_MASK  0x00000008L
#define VM_PRT_CNTL__L2_CACHE_STORE_INVALID_ENTRIES_MASK 0x00000004L
#define VM_PRT_CNTL__MASK_PDE0_FAULT_MASK__CI__VI       0x00000040L
#define VM_PRT_CNTL__TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000002L
#define VM_PRT_CNTL__TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000020L
#define WAKE_ENABLE__SDIN_WAKE_ENABLE_FLAG_MASK__SI__VI 0x00000001L
#define WALL_CLOCK_COUNTER_ALIAS__WALL_CLOCK_COUNTER_ALIAS_MASK__SI__VI 0xffffffffL
#define WALL_CLOCK_COUNTER__WALL_CLOCK_COUNTER_MASK__SI__VI 0xffffffffL
#define WD_CNTL_STATUS__WD_ADC_BUSY_MASK__CI__VI        0x00000008L
#define WD_CNTL_STATUS__WD_BUSY_MASK__CI__VI            0x00000001L
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK__CI__VI     0x00000004L
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK__CI__VI    0x00000002L
#define WD_DEBUG_CNTL__WD_DEBUG_INDX_MASK__CI__VI       0x0000003fL
#define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B_MASK__CI__VI  0x00000040L
#define WD_DEBUG_DATA__DATA_MASK__CI__VI                0xffffffffL
#define WD_DEBUG_REG0__SPARE2_MASK__CI__VI              0x00001000L
#define WD_DEBUG_REG0__SPARE3_MASK__CI__VI              0x00010000L
#define WD_DEBUG_REG0__core_clk_busy_MASK__CI__VI       0x04000000L
#define WD_DEBUG_REG0__input_clk_busy_MASK__CI__VI      0x02000000L
#define WD_DEBUG_REG0__rbiu_busy_MASK__CI__VI           0x00000010L
#define WD_DEBUG_REG0__rbiu_di_fifo_busy_MASK__CI__VI   0x00020000L
#define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG0__rbiu_dr_fifo_busy_MASK__CI__VI   0x00002000L
#define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG0__rbiu_spl_di_valid_MASK__CI__VI   0x00040000L
#define WD_DEBUG_REG0__rbiu_spl_dr_valid_MASK__CI__VI   0x00004000L
#define WD_DEBUG_REG0__reg_clk_busy_MASK__CI__VI        0x01000000L
#define WD_DEBUG_REG0__sclk_core_vld_MASK__CI__VI       0x40000000L
#define WD_DEBUG_REG0__sclk_input_vld_MASK__CI__VI      0x20000000L
#define WD_DEBUG_REG0__sclk_reg_vld_MASK__CI__VI        0x10000000L
#define WD_DEBUG_REG0__se0_synced_q_MASK__CI__VI        0x00100000L
#define WD_DEBUG_REG0__se1_synced_q_MASK__CI__VI        0x00200000L
#define WD_DEBUG_REG0__se2_synced_q_MASK__CI__VI        0x00400000L
#define WD_DEBUG_REG0__se3_synced_q_MASK__CI__VI        0x00800000L
#define WD_DEBUG_REG0__spl_di_busy_MASK__CI__VI         0x00000040L
#define WD_DEBUG_REG0__spl_dma_busy_MASK__CI__VI        0x00000020L
#define WD_DEBUG_REG0__spl_dma_p1_busy_MASK__CI__VI     0x00000200L
#define WD_DEBUG_REG0__spl_rbiu_di_read_MASK__CI__VI    0x00080000L
#define WD_DEBUG_REG0__spl_rbiu_dr_read_MASK__CI__VI    0x00008000L
#define WD_DEBUG_REG0__vgt0_active_q_MASK__CI__VI       0x00000080L
#define WD_DEBUG_REG0__vgt1_active_q_MASK__CI__VI       0x00000100L
#define WD_DEBUG_REG0__vgt2_active_q_MASK__CI__VI       0x08000000L
#define WD_DEBUG_REG0__vgt3_active_q_MASK__CI__VI       0x80000000L
#define WD_DEBUG_REG0__wd_busy_MASK__CI__VI             0x00000004L
#define WD_DEBUG_REG0__wd_busy_extended_MASK__CI__VI    0x00000001L
#define WD_DEBUG_REG0__wd_nodma_busy_MASK__CI__VI       0x00000008L
#define WD_DEBUG_REG0__wd_nodma_busy_extended_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG1__SPARE0_MASK__CI__VI              0x00000100L
#define WD_DEBUG_REG1__dma_request_valid_q_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG1__draw_initiator_valid_q_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG1__event_addr_valid_q_MASK__CI__VI  0x00000040L
#define WD_DEBUG_REG1__event_initiator_valid_q_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG1__free_cnt_q_MASK__CI__VI          0x03f00000L
#define WD_DEBUG_REG1__grbm_fifo_empty_MASK__CI__VI     0x00000001L
#define WD_DEBUG_REG1__grbm_fifo_full_MASK__CI__VI      0x00000002L
#define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id_MASK__CI__VI 0x0001f000L
#define WD_DEBUG_REG1__grbm_fifo_rdata_state_MASK__CI__VI 0x000e0000L
#define WD_DEBUG_REG1__grbm_fifo_re_MASK__CI__VI        0x00000008L
#define WD_DEBUG_REG1__grbm_fifo_we_MASK__CI__VI        0x00000004L
#define WD_DEBUG_REG1__indx_offset_valid_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG1__max_indx_valid_q_MASK__CI__VI    0x00000400L
#define WD_DEBUG_REG1__min_indx_valid_q_MASK__CI__VI    0x00000200L
#define WD_DEBUG_REG1__rbiu_di_fifo_empty_MASK__CI__VI  0x10000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_full_MASK__CI__VI   0x20000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_we_MASK__CI__VI     0x04000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_empty_MASK__CI__VI  0x40000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_full_MASK__CI__VI   0x80000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_we_MASK__CI__VI     0x08000000L
#define WD_DEBUG_REG2__SPARE0_MASK__CI__VI              0x00000100L
#define WD_DEBUG_REG2__p1_dma_request_valid_q_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG2__p1_draw_initiator_valid_q_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG2__p1_event_addr_valid_q_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG2__p1_event_initiator_valid_q_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG2__p1_free_cnt_q_MASK__CI__VI       0x03f00000L
#define WD_DEBUG_REG2__p1_grbm_fifo_empty_MASK__CI__VI  0x00000001L
#define WD_DEBUG_REG2__p1_grbm_fifo_full_MASK__CI__VI   0x00000002L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id_MASK__CI__VI 0x0001f000L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state_MASK__CI__VI 0x000e0000L
#define WD_DEBUG_REG2__p1_grbm_fifo_re_MASK__CI__VI     0x00000008L
#define WD_DEBUG_REG2__p1_grbm_fifo_we_MASK__CI__VI     0x00000004L
#define WD_DEBUG_REG2__p1_indx_offset_valid_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG2__p1_max_indx_valid_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG2__p1_min_indx_valid_q_MASK__CI__VI 0x00000200L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_full_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_we_MASK__CI__VI  0x04000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we_MASK__CI__VI  0x08000000L
#define WD_DEBUG_REG3__SPARE0_MASK__CI__VI              0x00000002L
#define WD_DEBUG_REG3__SPARE1_MASK__CI__VI              0x00800000L
#define WD_DEBUG_REG3__WD_IA1_dma_busy_MASK__CI__VI     0x02000000L
#define WD_DEBUG_REG3__WD_IA1_dma_rtr_MASK__CI__VI      0x00080000L
#define WD_DEBUG_REG3__WD_IA1_dma_send_d_MASK__CI__VI   0x00040000L
#define WD_DEBUG_REG3__WD_IA_dma_busy_MASK__CI__VI      0x01000000L
#define WD_DEBUG_REG3__WD_IA_dma_rtr_MASK__CI__VI       0x00020000L
#define WD_DEBUG_REG3__WD_IA_dma_send_d_MASK__CI__VI    0x00010000L
#define WD_DEBUG_REG3__dma_buf_type_p0_q_MASK__CI__VI   0x00000300L
#define WD_DEBUG_REG3__dma_not_eop_p1_q_MASK__CI__VI    0x00001000L
#define WD_DEBUG_REG3__dma_req_path_p3_q_MASK__CI__VI   0x00000800L
#define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG3__dma_zero_indices_p0_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG3__last_inst_of_dma_p2_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4_MASK__CI__VI 0x00008000L
#define WD_DEBUG_REG3__last_sd_of_dma_p2_MASK__CI__VI   0x00400000L
#define WD_DEBUG_REG3__last_sd_of_inst_p2_MASK__CI__VI  0x00200000L
#define WD_DEBUG_REG3__last_sub_dma_p3_q_MASK__CI__VI   0x00004000L
#define WD_DEBUG_REG3__out_of_range_p4_MASK__CI__VI     0x00002000L
#define WD_DEBUG_REG3__pipe0_dr_MASK__CI__VI            0x00000004L
#define WD_DEBUG_REG3__pipe0_rtr_MASK__CI__VI           0x00000008L
#define WD_DEBUG_REG3__pipe1_dr_MASK__CI__VI            0x00000010L
#define WD_DEBUG_REG3__pipe1_rtr_MASK__CI__VI           0x00000020L
#define WD_DEBUG_REG3__pipe3_dr_MASK__CI__VI            0x10000000L
#define WD_DEBUG_REG3__pipe3_rtr_MASK__CI__VI           0x20000000L
#define WD_DEBUG_REG3__rbiu_spl_dr_valid_MASK__CI__VI   0x00000001L
#define WD_DEBUG_REG3__send_to_ia1_p3_q_MASK__CI__VI    0x04000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG3__wd_subdma_fifo_empty_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG3__wd_subdma_fifo_full_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG4__WD_IA1_draw_rtr_MASK__CI__VI     0x20000000L
#define WD_DEBUG_REG4__WD_IA1_draw_send_d_MASK__CI__VI  0x10000000L
#define WD_DEBUG_REG4__WD_IA_draw_rtr_MASK__CI__VI      0x00002000L
#define WD_DEBUG_REG4__WD_IA_draw_send_d_MASK__CI__VI   0x00001000L
#define WD_DEBUG_REG4__di_state_sel_p1_q_MASK__CI__VI   0x00070000L
#define WD_DEBUG_REG4__di_type_p0_MASK__CI__VI          0x0000c000L
#define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q_MASK__CI__VI 0x00080000L
#define WD_DEBUG_REG4__dual_ia_mode_MASK__CI__VI        0x80000000L
#define WD_DEBUG_REG4__ext_event_wait_p1_q_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG4__ext_event_wait_q_MASK__CI__VI    0x08000000L
#define WD_DEBUG_REG4__last_inst_of_di_p2_MASK__CI__VI  0x00200000L
#define WD_DEBUG_REG4__last_sd_of_di_p2_MASK__CI__VI    0x00800000L
#define WD_DEBUG_REG4__last_sd_of_inst_p2_MASK__CI__VI  0x00400000L
#define WD_DEBUG_REG4__not_eop_wait_p1_q_MASK__CI__VI   0x01000000L
#define WD_DEBUG_REG4__not_eop_wait_q_MASK__CI__VI      0x02000000L
#define WD_DEBUG_REG4__pipe0_dr_MASK__CI__VI            0x00000010L
#define WD_DEBUG_REG4__pipe0_rtr_MASK__CI__VI           0x00000020L
#define WD_DEBUG_REG4__pipe1_dr_MASK__CI__VI            0x00000040L
#define WD_DEBUG_REG4__pipe1_rtr_MASK__CI__VI           0x00000080L
#define WD_DEBUG_REG4__pipe2_dr_MASK__CI__VI            0x00000100L
#define WD_DEBUG_REG4__pipe2_rtr_MASK__CI__VI           0x00000200L
#define WD_DEBUG_REG4__pipe3_ld_MASK__CI__VI            0x00000400L
#define WD_DEBUG_REG4__pipe3_rtr_MASK__CI__VI           0x00000800L
#define WD_DEBUG_REG4__rbiu_spl_di_valid_MASK__CI__VI   0x00000001L
#define WD_DEBUG_REG4__rbiu_spl_p1_di_valid_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG4__send_to_ia1_q_MASK__CI__VI       0x40000000L
#define WD_DEBUG_REG4__spl_rbiu_di_read_MASK__CI__VI    0x00000002L
#define WD_DEBUG_REG4__spl_rbiu_p1_di_read_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG5__SPARE0_MASK__CI__VI              0x00000002L
#define WD_DEBUG_REG5__SPARE1_MASK__CI__VI              0x00800000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_busy_MASK__CI__VI  0x02000000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr_MASK__CI__VI   0x00080000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d_MASK__CI__VI 0x00040000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_busy_MASK__CI__VI   0x01000000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_rtr_MASK__CI__VI    0x00020000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_send_d_MASK__CI__VI 0x00010000L
#define WD_DEBUG_REG5__p1_dma_buf_type_p0_q_MASK__CI__VI 0x00000300L
#define WD_DEBUG_REG5__p1_dma_not_eop_p1_q_MASK__CI__VI 0x00001000L
#define WD_DEBUG_REG5__p1_dma_req_path_p3_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG5__p1_last_inst_of_dma_p2_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4_MASK__CI__VI 0x00008000L
#define WD_DEBUG_REG5__p1_last_sd_of_dma_p2_MASK__CI__VI 0x00400000L
#define WD_DEBUG_REG5__p1_last_sd_of_inst_p2_MASK__CI__VI 0x00200000L
#define WD_DEBUG_REG5__p1_last_sub_dma_p3_q_MASK__CI__VI 0x00004000L
#define WD_DEBUG_REG5__p1_out_of_range_p4_MASK__CI__VI  0x00002000L
#define WD_DEBUG_REG5__p1_pipe0_dr_MASK__CI__VI         0x00000004L
#define WD_DEBUG_REG5__p1_pipe0_rtr_MASK__CI__VI        0x00000008L
#define WD_DEBUG_REG5__p1_pipe1_dr_MASK__CI__VI         0x00000010L
#define WD_DEBUG_REG5__p1_pipe1_rtr_MASK__CI__VI        0x00000020L
#define WD_DEBUG_REG5__p1_pipe3_dr_MASK__CI__VI         0x10000000L
#define WD_DEBUG_REG5__p1_pipe3_rtr_MASK__CI__VI        0x20000000L
#define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG5__p1_send_to_ia1_p3_q_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_full_MASK__CI__VI 0x00000080L
#define WD_ENHANCE__MISC_MASK__CI__VI                   0xffffffffL
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI   0x000000ffL
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI   0x000000ffL
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI   0x000000ffL
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI  0xf0000000L
#define WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI   0x000000ffL

//Merged Defines

#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_BASE_MASK__VI 0x00000100L
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_DIV_MASK__VI 0x00070000L
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_DBG_MULTI_MASK__VI 0x00007000L
#define AFMT_AUDIO_DBG_DTO_CNTL__AFMT_AUDIO_DTO_FS_DIV_SEL_MASK__VI 0x00000007L
#define AFMT_AUDIO_SRC_CONTROL__AFMT_AUDIO_SRC_SELECT_MASK__VI 0x00000007L
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE0_MASK__VI     0x000000ffL
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE1_MASK__VI     0x0000ff00L
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE2_MASK__VI     0x00ff0000L
#define AFMT_GENERIC_0__AFMT_GENERIC_BYTE3_MASK__VI     0xff000000L
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE4_MASK__VI     0x000000ffL
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE5_MASK__VI     0x0000ff00L
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE6_MASK__VI     0x00ff0000L
#define AFMT_GENERIC_1__AFMT_GENERIC_BYTE7_MASK__VI     0xff000000L
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE10_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE11_MASK__VI    0xff000000L
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE8_MASK__VI     0x000000ffL
#define AFMT_GENERIC_2__AFMT_GENERIC_BYTE9_MASK__VI     0x0000ff00L
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE12_MASK__VI    0x000000ffL
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE13_MASK__VI    0x0000ff00L
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE14_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_3__AFMT_GENERIC_BYTE15_MASK__VI    0xff000000L
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE16_MASK__VI    0x000000ffL
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE17_MASK__VI    0x0000ff00L
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE18_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_4__AFMT_GENERIC_BYTE19_MASK__VI    0xff000000L
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE20_MASK__VI    0x000000ffL
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE21_MASK__VI    0x0000ff00L
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE22_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_5__AFMT_GENERIC_BYTE23_MASK__VI    0xff000000L
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE24_MASK__VI    0x000000ffL
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE25_MASK__VI    0x0000ff00L
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE26_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_6__AFMT_GENERIC_BYTE27_MASK__VI    0xff000000L
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE28_MASK__VI    0x000000ffL
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE29_MASK__VI    0x0000ff00L
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE30_MASK__VI    0x00ff0000L
#define AFMT_GENERIC_7__AFMT_GENERIC_BYTE31_MASK__VI    0xff000000L
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB0_MASK__VI     0x000000ffL
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB1_MASK__VI     0x0000ff00L
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB2_MASK__VI     0x00ff0000L
#define AFMT_GENERIC_HDR__AFMT_GENERIC_HB3_MASK__VI     0xff000000L
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC2_UPDATE_MASK__VI 0x00000008L
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC_INDEX_MASK__VI 0xc0000000L
#define ALPHA_CONTROL__ALPHA_ROUND_TRUNC_MODE_MASK__VI  0x00000001L
#define ALPHA_CONTROL__CURSOR_ALPHA_BLND_ENA_MASK__VI   0x00000002L
#define ATC_ATS_DEBUG__DISABLE_INVALIDATE_PER_DOMAIN_MASK__VI 0x00040000L
#define ATC_ATS_DEBUG__DISABLE_INVALIDATION_ON_WORLD_SWITCH_MASK__VI 0x00100000L
#define ATC_ATS_DEBUG__DISABLE_VMID0_PASID_MAPPING_MASK__VI 0x00080000L
#define ATC_ATS_DEBUG__ENABLE_INVALIDATION_ON_VIRTUALIZATION_ENTRY_AND_EXIT_MASK__VI 0x00200000L
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK__VI 0x0fffffffL
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK__VI  0x0ff00000L
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK__VI 0x0003fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK__VI 0x000000ffL
#define ATC_ATS_FAULT_STATUS_INFO2__L1_ID_MASK__VI      0x0001fe00L
#define ATC_ATS_FAULT_STATUS_INFO2__VFID_MASK__VI       0x0000003eL
#define ATC_ATS_FAULT_STATUS_INFO2__VF_MASK__VI         0x00000001L
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK__VI  0x000000ffL
#define ATC_ATS_SMU_STATUS__VDDGFX_POWERED_DOWN_MASK__VI 0x00000001L
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING_MASK__VI 0x00000001L
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING_MASK__VI 0x00000400L
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING_MASK__VI 0x00000800L
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING_MASK__VI 0x00001000L
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING_MASK__VI 0x00002000L
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING_MASK__VI 0x00004000L
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING_MASK__VI 0x00008000L
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING_MASK__VI 0x00000002L
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING_MASK__VI 0x00000004L
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING_MASK__VI 0x00000008L
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING_MASK__VI 0x00000010L
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING_MASK__VI 0x00000020L
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING_MASK__VI 0x00000040L
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING_MASK__VI 0x00000080L
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING_MASK__VI 0x00000100L
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING_MASK__VI 0x00000200L
#define ATC_L1RD_DEBUG2_TLB__CAM_INDEX_MASK__VI         0x000f8000L
#define ATC_L1RD_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR_MASK__VI 0x00004000L
#define ATC_L1RD_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR_MASK__VI 0x00002000L
#define ATC_L1RD_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR_MASK__VI 0x00001000L
#define ATC_L1RD_DEBUG2_TLB__XNACK_RETRY_MODE_MASK__VI  0x0000c000L
#define ATC_L1RD_DEBUG2_TLB__XNACK_RETRY_PERIOD_MASK__VI 0x00000fffL
#define ATC_L1RD_STATUS__CAM_INDEX_MASK__VI             0x003e0000L
#define ATC_L1RD_STATUS__CAM_PARITY_ERRORS_MASK__VI     0x0001f000L
#define ATC_L1WR_DEBUG2_TLB__CAM_INDEX_MASK__VI         0x000f8000L
#define ATC_L1WR_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR_MASK__VI 0x00004000L
#define ATC_L1WR_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR_MASK__VI 0x00002000L
#define ATC_L1WR_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR_MASK__VI 0x00001000L
#define ATC_L1WR_DEBUG2_TLB__XNACK_RETRY_MODE_MASK__VI  0x0000c000L
#define ATC_L1WR_DEBUG2_TLB__XNACK_RETRY_PERIOD_MASK__VI 0x00000fffL
#define ATC_L1WR_STATUS__CAM_INDEX_MASK__VI             0x003e0000L
#define ATC_L1WR_STATUS__CAM_PARITY_ERRORS_MASK__VI     0x0001f000L
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK__VI  0x000ffffcL
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK__VI  0x00000002L
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK__VI 0x00000001L
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK__VI 0x00f00000L
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK__VI 0xffffffffL
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_LOW_MASK__VI 0x0fffffffL
#define ATC_L2_CNTL3__DISABLE_CLEAR_CACHE_EVICTION_COUNTER_ON_INVALIDATION_MASK__VI 0x00002000L
#define ATC_L2_CNTL3__ENABLE_FREE_COUNTER_MASK__VI      0x00000080L
#define ATC_L2_CNTL3__ENABLE_HW_L2_CACHE_ADDRESS_MODES_SWITCHING_MASK__VI 0x0000007fL
#define ATC_L2_CNTL3__L2_CACHE_EVICTION_THRESHOLD_MASK__VI 0x00001f00L
#define ATC_L2_CNTL3__L2_DELAY_SEND_INVALIDATION_REQUEST_MASK__VI 0x0001c000L
#define ATC_L2_DEBUG2__CACHE_PARITY_ERROR_INTERRUPT_THRESHOLD_MASK__VI 0x7f800000L
#define ATC_L2_DEBUG2__CLEAR_PARITY_ERROR_INFO_MASK__VI 0x80000000L
#define ATC_L2_DEBUG2__DISABLE_2M_CACHE_MASK__VI        0x00000400L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_RETURNS_MASK__VI 0x00000800L
#define ATC_L2_DEBUG2__EFFECTIVE_2M_CACHE_SIZE_MASK__VI 0x00780000L
#define ATC_L2_DEBUG__CACHE_BANK_SELECT_MASK__VI        0x02000000L
#define ATC_L2_DEBUG__CACHE_INDEX_MASK__VI              0x000fff00L
#define ATC_L2_DEBUG__CACHE_INJECT_HARD_PARITY_ERROR_MASK__VI 0x80000000L
#define ATC_L2_DEBUG__CACHE_INJECT_SOFT_PARITY_ERROR_MASK__VI 0x40000000L
#define ATC_L2_DEBUG__CACHE_READ_MASK__VI               0x20000000L
#define ATC_L2_DEBUG__CACHE_SELECT_MASK__VI             0x01000000L
#define ATC_L2_DEBUG__CACHE_WAY_SELECT_MASK__VI         0x08000000L
#define ATC_L2_DEBUG__L2_MEM_SELECT_MASK__VI            0x00000080L
#define ATC_L2_STATUS2__CACHE_ADDRESS_MODE_MASK__VI     0x00000007L
#define ATC_L2_STATUS2__PARITY_ERROR_INFO_MASK__VI      0x000007f8L
#define ATC_L2_STATUS__BUSY_MASK__VI                    0x00000001L
#define ATC_L2_STATUS__PARITY_ERROR_INFO_MASK__VI       0x3ffffffeL
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define AUX_DPHY_TX_CONTROL__AUX_MODE_DET_CHECK_DELAY_MASK__VI 0x00070000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_ACK_MASK__VI 0x00200000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CRITICAL_ERR_OCCURRED_MASK__VI 0x00100000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_CTRL_STATE_MASK__VI 0xf0000000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_COMPLETE_MASK__VI 0x00000001L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_OCCURRED_MASK__VI 0x00000100L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_STATE_MASK__VI 0x00001e00L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_LOCK_LOST_MASK__VI 0x00000010L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_ACK_MASK__VI 0x02000000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_DEFINITE_ERR_REACHED_MASK__VI 0x01000000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_ACK_MASK__VI 0x00800000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_MAX_POTENTIAL_ERR_REACHED_MASK__VI 0x00400000L
#define AUX_GTC_SYNC_CONTROLLER_STATUS__AUX_GTC_SYNC_PHASE_ADJUST_TIME_VIOL_MASK__VI 0x00010000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_BLOCK_REQ_MASK__VI 0x00100000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_EN_MASK__VI  0x00000001L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_EN_MASK__VI 0x00000010L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_IMPCAL_INTERVAL_MASK__VI 0x00000f00L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_INTERVAL_RESET_WINDOW_MASK__VI 0x00c00000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_MAX_ATTEMPT_MASK__VI 0xf0000000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_PERIOD_MASK__VI 0x0000f000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_LOCK_MAINT_PERIOD_MASK__VI 0x00070000L
#define AUX_GTC_SYNC_CONTROL__AUX_GTC_SYNC_OFFSET_CALC_MAX_ATTEMPT_MASK__VI 0x03000000L
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_MASK__VI        0x0000ff00L
#define AUX_GTC_SYNC_DATA__AUX_GTC_DATA_RW_MASK__VI     0x00000001L
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_AUTOINCREMENT_DISABLE_MASK__VI 0x80000000L
#define AUX_GTC_SYNC_DATA__AUX_GTC_INDEX_MASK__VI       0x003f0000L
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_DEFINITE_ERROR_THRESHOLD_MASK__VI 0x00001f00L
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_POTENTIAL_ERROR_THRESHOLD_MASK__VI 0x0000001fL
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_LOCK_ACQ_TIMEOUT_LEN_MASK__VI 0x00030000L
#define AUX_GTC_SYNC_ERROR_CONTROL__AUX_GTC_SYNC_NUM_RETRY_FOR_LOCK_MAINT_MASK__VI 0x00300000L
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_EN_MASK__VI 0x00000001L
#define AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE_VALUE_MASK__VI 0x000ffff0L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_MASTER_REQ_BY_RX_MASK__VI 0x40000000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_DONE_MASK__VI 0x00000001L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_HPD_DISCON_MASK__VI 0x00000200L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NACKED_MASK__VI 0x20000000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_NON_AUX_MODE_MASK__VI 0x00000800L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REPLY_BYTE_COUNT_MASK__VI 0x1f000000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_REQ_MASK__VI  0x00000002L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_START_MASK__VI 0x00080000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_INVALID_STOP_MASK__VI 0x00004000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_MIN_COUNT_VIOL_MASK__VI 0x00001000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_OVERFLOW_MASK__VI 0x00000100L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_PARTIAL_BYTE_MASK__VI 0x00000400L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_H_MASK__VI 0x00400000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_INVALID_L_MASK__VI 0x00800000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_RECV_NO_DET_MASK__VI 0x00100000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_H_MASK__VI 0x00040000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_SYNC_INVALID_L_MASK__VI 0x00020000L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_RX_TIMEOUT_STATE_MASK__VI 0x00000070L
#define AUX_GTC_SYNC_STATUS__AUX_GTC_SYNC_TIMEOUT_MASK__VI 0x00000080L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_ACK_MASK__VI 0x00002000L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK__VI 0x00001000L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_ERROR_INT_MASK_MASK__VI 0x00004000L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_ACK_MASK__VI 0x00000200L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK__VI 0x00000100L
#define AUX_INTERRUPT_CONTROL__AUX_GTC_SYNC_LOCK_DONE_INT_MASK_MASK__VI 0x00000400L
#define AUX_TEST_DEBUG_DATA__AUX_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define AUX_TEST_DEBUG_INDEX__AUX_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define AUX_TEST_DEBUG_INDEX__AUX_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define AVSYNC_COUNTER_CONTROL__AVSYNC_COUNTER_ENABLE_MASK__VI 0x00000001L
#define AVSYNC_COUNTER_READ__AVSYNC_COUNTER_RDVALUE_MASK__VI 0xffffffffL
#define AVSYNC_COUNTER_WRITE__AVSYNC_COUNTER_WRVALUE_MASK__VI 0xffffffffL
#define AZALIA_BDL_DMA_CONTROL__BDL_DMA_ISOCHRONOUS_MASK__VI 0x00000030L
#define AZALIA_BDL_DMA_CONTROL__BDL_DMA_NON_SNOOP_MASK__VI 0x00000003L
#define AZALIA_BDL_DMA_CONTROL__INPUT_BDL_DMA_ISOCHRONOUS_MASK__VI 0x000000c0L
#define AZALIA_BDL_DMA_CONTROL__INPUT_BDL_DMA_NON_SNOOP_MASK__VI 0x0000000cL
#define AZALIA_CONTROLLER_CLOCK_GATING__CLOCK_ON_STATE_MASK__VI 0x00000010L
#define AZALIA_CONTROLLER_CLOCK_GATING__ENABLE_CLOCK_GATING_MASK__VI 0x00000001L
#define AZALIA_CONTROLLER_DEBUG__CONTROLLER_DEBUG_MASK__VI 0xffffffffL
#define AZALIA_CRC0_CHANNEL0__CRC_CHANNEL0_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL1__CRC_CHANNEL1_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL2__CRC_CHANNEL2_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL3__CRC_CHANNEL3_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL4__CRC_CHANNEL4_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL5__CRC_CHANNEL5_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL6__CRC_CHANNEL6_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CHANNEL7__CRC_CHANNEL7_MASK__VI     0xffffffffL
#define AZALIA_CRC0_CONTROL0__CRC_BLOCK_MODE_MASK__VI   0x00000010L
#define AZALIA_CRC0_CONTROL0__CRC_EN_MASK__VI           0x00000001L
#define AZALIA_CRC0_CONTROL0__CRC_INSTANCE_SEL_MASK__VI 0x00000700L
#define AZALIA_CRC0_CONTROL0__CRC_SOURCE_SEL_MASK__VI   0x00001000L
#define AZALIA_CRC0_CONTROL1__CRC_BLOCK_SIZE_MASK__VI   0xffffffffL
#define AZALIA_CRC0_CONTROL2__CRC_BLOCK_ITERATION_MASK__VI 0x0000ffffL
#define AZALIA_CRC0_CONTROL3__CRC_BLOCK_COMPLETE_PHASE_MASK__VI 0x00000010L
#define AZALIA_CRC0_CONTROL3__CRC_CHANNEL_RESULT_SEL_MASK__VI 0x00000700L
#define AZALIA_CRC0_CONTROL3__CRC_COMPLETE_MASK__VI     0x00000001L
#define AZALIA_CRC0_RESULT__CRC_RESULT_MASK__VI         0xffffffffL
#define AZALIA_CRC1_CHANNEL0__CRC_CHANNEL0_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL1__CRC_CHANNEL1_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL2__CRC_CHANNEL2_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL3__CRC_CHANNEL3_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL4__CRC_CHANNEL4_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL5__CRC_CHANNEL5_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL6__CRC_CHANNEL6_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CHANNEL7__CRC_CHANNEL7_MASK__VI     0xffffffffL
#define AZALIA_CRC1_CONTROL0__CRC_BLOCK_MODE_MASK__VI   0x00000010L
#define AZALIA_CRC1_CONTROL0__CRC_EN_MASK__VI           0x00000001L
#define AZALIA_CRC1_CONTROL0__CRC_INSTANCE_SEL_MASK__VI 0x00000700L
#define AZALIA_CRC1_CONTROL0__CRC_SOURCE_SEL_MASK__VI   0x00001000L
#define AZALIA_CRC1_CONTROL1__CRC_BLOCK_SIZE_MASK__VI   0xffffffffL
#define AZALIA_CRC1_CONTROL2__CRC_BLOCK_ITERATION_MASK__VI 0x0000ffffL
#define AZALIA_CRC1_CONTROL3__CRC_BLOCK_COMPLETE_PHASE_MASK__VI 0x00000010L
#define AZALIA_CRC1_CONTROL3__CRC_CHANNEL_RESULT_SEL_MASK__VI 0x00000700L
#define AZALIA_CRC1_CONTROL3__CRC_COMPLETE_MASK__VI     0x00000001L
#define AZALIA_CRC1_RESULT__CRC_RESULT_MASK__VI         0xffffffffL
#define AZALIA_DATA_DMA_CONTROL__INPUT_DATA_DMA_ISOCHRONOUS_MASK__VI 0x000000c0L
#define AZALIA_DATA_DMA_CONTROL__INPUT_DATA_DMA_NON_SNOOP_MASK__VI 0x0000000cL
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_FLAG_MASK__VI 0x00000001L
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_MASK_MASK__VI 0x00000010L
#define AZALIA_F0_AUDIO_DISABLED_INT_STATUS__AUDIO_DISABLED_TYPE_MASK__VI 0x00000100L
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_FLAG_MASK__VI 0x00000001L
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_MASK_MASK__VI 0x00000010L
#define AZALIA_F0_AUDIO_ENABLED_INT_STATUS__AUDIO_ENABLED_TYPE_MASK__VI 0x00000100L
#define AZALIA_F0_AUDIO_ENABLE_STATUS__AUDIO_ENABLE_STATUS_MASK__VI 0x00000001L
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_FLAG_MASK__VI 0x00000001L
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_MASK_MASK__VI 0x00000010L
#define AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS__AUDIO_FORMAT_CHANGED_TYPE_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL__COMPRESSED_CHANNEL_COUNT_MASK__VI 0x00000070L
#define AZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL__HBR_CHANNEL_COUNT_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__VI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__VI 0x00000700L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__VI 0x00003800L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__VI 0x00004000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__VI 0x00008000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC_MASK__VI 0x00007f00L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE_MASK__VI 0x00800000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__L_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__V_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__CLEAR_GTC_COUNTER_MIN_MAX_DELTA_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_GROUP_MASK__VI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_OFFSET_CHANGED_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG__PRESENTATION_TIME_OFFSET_DEBUG_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE__RAMP_RATE_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX__GTC_COUNTER_DELTA_MAX_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN__GTC_COUNTER_DELTA_MIN_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA__GTC_COUNTER_DELTA_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__VI 0x001f0000L
#define AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__VI 0x00000fffL
#define AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CAPABILITY_MASK__VI 0x00700000L
#define AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CONTROL_MASK__VI 0x00000003L
#define AZALIA_F0_CODEC_DEBUG__CODEC_DEBUG_MASK__VI     0xffffffc0L
#define AZALIA_F0_CODEC_DEBUG__DISABLE_FORMAT_COMPARISON_MASK__VI 0x0000003fL
#define AZALIA_F0_CODEC_ENDPOINT_DATA__AZALIA_ENDPOINT_REG_DATA_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_ENDPOINT_INDEX__AZALIA_ENDPOINT_REG_INDEX_MASK__VI 0x00003fffL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION__CONVERTER_SYNCHRONIZATION_MASK__VI 0x0000007fL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__CLKSTOPOK_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SETTINGS_RESET_MASK__VI 0x00000400L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__VI 0x3fffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__CLKSTOP_MASK__VI 0x40000000L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__EPSS_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__VI 0x00000070L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__VI 0x00000700L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__VI 0x00003800L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__VI 0x00004000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__VI 0x00008000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC_MASK__VI 0x00007f00L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE_MASK__VI 0x00800000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__L_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__V_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__VI 0x001f0000L
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__VI 0x00000fffL
#define AZALIA_F0_CODEC_INPUT_CONVERTER_PIN_DEBUG__AZALIA_INPUT_DEBUG_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__AZALIA_INPUT_ENDPOINT_REG_DATA_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__AZALIA_INPUT_ENDPOINT_REG_INDEX_MASK__VI 0x00003fffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_GATING_DISABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_ON_STATE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_ALLOCATION_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_COUNT_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_BYTE_5_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_VALID_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__CHANNEL_LAYOUT_MASK__VI 0x00000006L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_UR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB__LPIB_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL4_MUTE_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_CHANNEL_ID_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_ENABLE_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_MUTE_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_CHANNEL_ID_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_ENABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL6_MUTE_MASK__VI 0x00020000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_CHANNEL_ID_MASK__VI 0xf0000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_ENABLE_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_MUTE_MASK__VI 0x02000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL0_MUTE_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_CHANNEL_ID_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_ENABLE_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL1_MUTE_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_CHANNEL_ID_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_ENABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL2_MUTE_MASK__VI 0x00020000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_CHANNEL_ID_MASK__VI 0xf0000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_ENABLE_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL3_MUTE_MASK__VI 0x02000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__VI 0x3f000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__VI 0x00000f00L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__VI 0xc0000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR__HBR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE__IMPEDANCE_SENSE_MASK__VI 0x7fffffffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE__PRESENCE_DETECT_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_FORCE_MASK__VI 0x10000000L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_PAYLOAD_MASK__VI 0x03ffffffL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__VI 0x0000003fL
#define AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL__IN_ENABLE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__DP_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HDMI_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO__ASSOCIATION_INFO_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO_MASK__VI 0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__CHANNEL_ALLOCATION_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__DOWN_MIX_INHIBIT_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__DP_CONNECTION_MASK__VI 0x00020000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__EXTRA_CONNECTION_INFO_MASK__VI 0x00fc0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__HDMI_CONNECTION_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__LEVEL_SHIFT_MASK__VI 0x78000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__LFE_PLAYBACK_LEVEL_MASK__VI 0x03000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION_MASK__VI 0x0000007fL
#define AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE__CODING_TYPE_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS__OUTPUT_ACTIVE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_ACK_UR_ENABLE_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_REASON_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_RESPONSE_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK__VI 0x80000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_GATING_DISABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__CLOCK_ON_STATE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_LPIB__LPIB_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL1_MUTE_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_CHANNEL_ID_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_ENABLE_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL3_MUTE_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_CHANNEL_ID_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_ENABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL5_MUTE_MASK__VI 0x00020000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_CHANNEL_ID_MASK__VI 0xf0000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_ENABLE_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2__MULTICHANNEL7_MUTE_MASK__VI 0x02000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_MUTE_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_CHANNEL_ID_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_ENABLE_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_MUTE_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_CHANNEL_ID_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_ENABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_MUTE_MASK__VI 0x00020000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_CHANNEL_ID_MASK__VI 0xf0000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_ENABLE_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_MUTE_MASK__VI 0x02000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE__MULTICHANNEL_MODE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_CAPABILITY_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__VI 0x0000f000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__VI 0x000000f0L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__VI 0x3f000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__VI 0x00000f00L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__VI 0xc0000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__VI 0x0000000fL
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR__HBR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__VI 0x7fffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0__MANUFACTURER_ID_MASK__VI 0x0000ffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0__PRODUCT_ID_MASK__VI 0xffff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1__SINK_DESCRIPTION_LEN_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2__PORT_ID0_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3__PORT_ID1_MASK__VI 0xffffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION0_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION1_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION2_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4__DESCRIPTION3_MASK__VI 0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION4_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION5_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION6_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5__DESCRIPTION7_MASK__VI 0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION10_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION11_MASK__VI 0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION8_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6__DESCRIPTION9_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION12_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION13_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION14_MASK__VI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7__DESCRIPTION15_MASK__VI 0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8__DESCRIPTION16_MASK__VI 0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8__DESCRIPTION17_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_FORCE_MASK__VI 0x10000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE__UNSOLICITED_RESPONSE_PAYLOAD_MASK__VI 0x03ffffffL
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__VI 0x0000003fL
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION__WIRELESS_DISPLAY_IDENTIFICATION_MASK__VI 0x00000003L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__VI 0x00000040L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__DP_MASK__VI 0x01000000L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__VI 0x00010000L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__HDMI_MASK__VI 0x00000080L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__VI 0x00000008L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__VI 0x00000020L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__VI 0x00000004L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__VI 0x00000010L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__VI 0x00000002L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__VI 0x0000ff00L
#define AZALIA_F0_CODEC_RESYNC_FIFO_CONTROL__RESYNC_FIFO_STARTUP_KEEPOUT_WINDOW_MASK__VI 0x0000003fL
#define AZALIA_F0_GTC_GROUP_OFFSET0__GTC_GROUP_OFFSET0_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET1__GTC_GROUP_OFFSET1_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET2__GTC_GROUP_OFFSET2_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET3__GTC_GROUP_OFFSET3_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET4__GTC_GROUP_OFFSET4_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET5__GTC_GROUP_OFFSET5_MASK__VI 0xffffffffL
#define AZALIA_F0_GTC_GROUP_OFFSET6__GTC_GROUP_OFFSET6_MASK__VI 0xffffffffL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_MODE_MASK__VI 0x00000003L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_SOURCE_NUMBER_MASK__VI 0x0000003cL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_MASK__VI 0x00000003L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN_MASK__VI 0x00000004L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_MASK__VI 0x00000078L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_OVRRD_EN_MASK__VI 0x00000080L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_MASK__VI 0x0000003fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN_MASK__VI 0x00000040L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN_MASK__VI 0x00000010L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_MASK__VI 0x00000060L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_VALID_MASK__VI 0x00000080L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_MPEG_SURROUND_INFO_MASK__VI 0x00000010L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_SAMPLING_FREQUENCY_COEFF_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_L_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_R_MASK__VI 0x000000f0L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_2_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_3_MASK__VI 0x000000f0L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_4_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_5_MASK__VI 0x000000f0L
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_6_MASK__VI 0x0000000fL
#define AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_7_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__VI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__VI 0x00000700L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__VI 0x00003800L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__VI 0x00004000L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__VI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R_MASK__VI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2__CC_MASK__VI 0x0000007fL
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3__KEEPALIVE_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC_MASK__VI 0x00007f00L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE_MASK__VI 0x00800000L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__L_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER__V_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_EMBEDDING_GROUP_MASK__VI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING__PRESENTATION_TIME_OFFSET_CHANGED_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE__RAMP_RATE_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__VI 0x001f0000L
#define AZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__VI 0x00000fffL
#define AZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CAPABILITY_MASK__VI 0x00700000L
#define AZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL__STRIPE_CONTROL_MASK__VI 0x00000003L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION__CONVERTER_SYNCHRONIZATION_MASK__VI 0x0000007fL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__CLKSTOPOK_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SETTINGS_RESET_MASK__VI 0x00000400L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__VI 0x3fffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__CLKSTOP_MASK__VI 0x40000000L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__EPSS_MASK__VI 0x80000000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__VI 0x00000070L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__VI 0x00000700L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__VI 0x00003800L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__VI 0x00004000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__VI 0x00008000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__CC_MASK__VI 0x00007f00L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__COPY_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__KEEPALIVE_MASK__VI 0x00800000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__L_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__PRO_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER__V_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__VI 0x001f0000L
#define AZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__VI 0x00000fffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H__CHANNEL_STATUS_H_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L__CHANNEL_STATUS_L_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR__HBR_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR__HBR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_ALLOCATION_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__CHANNEL_COUNT_MASK__VI 0x00000007L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_BYTE_5_MASK__VI 0x00ff0000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME__INFOFRAME_VALID_MASK__VI 0x80000000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__CHANNEL_LAYOUT_MASK__VI 0x00000006L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_ACTIVITY_UR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL__INPUT_CL_CS_INFOFRAME_CHANGE_UR_ENABLE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB__LPIB_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE__MULTICHANNEL0_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE__MULTICHANNEL2_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE__MULTICHANNEL4_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE__MULTICHANNEL6_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__VI 0x0000003fL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__VI 0x000000c0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__VI 0x0000f000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__VI 0x3f000000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__VI 0x00000f00L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__VI 0xc0000000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__VI 0x7fffffffL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__VI 0x80000000L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__VI 0x0000003fL
#define AZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL__IN_ENABLE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__DP_MASK__VI 0x01000000L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__VI 0x00010000L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HDMI_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_ASSOCIATION_INFO__ASSOCIATION_INFO_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA__DESCRIPTOR_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__DESCRIPTOR_BYTE_2_MASK__VI 0x00ff0000L
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__FORMAT_CODE_MASK__VI 0x00000078L
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__MAX_CHANNELS_MASK__VI 0x00000007L
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES_STEREO_MASK__VI 0xff000000L
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA__SINK_DATA_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX__SINK_INFO_INDEX_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE__CODING_TYPE_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS__OUTPUT_ACTIVE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__DOWN_MIX_INHIBIT_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__LEVEL_SHIFT_MASK__VI 0x00000078L
#define AZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO__LFE_PLAYBACK_LEVEL_MASK__VI 0x00000003L
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_ACK_UR_ENABLE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGED_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_REASON_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED__FORMAT_CHANGE_RESPONSE_MASK__VI 0x00ff0000L
#define AZALIA_F2_CODEC_PIN_CONTROL_HBR__HBR_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_HBR__HBR_ENABLE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC__AUDIO_LIPSYNC_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC__VIDEO_LIPSYNC_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__CYCLIC_BUFFER_WRAP_COUNT_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL__LPIB_SNAPSHOT_LOCK_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT__LPIB_TIMER_SNAPSHOT_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_LPIB__LPIB_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID__MANUFACTURER_ID_MASK__VI 0x0000ffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE__MULTICHANNEL1_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE__MULTICHANNEL3_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE__MULTICHANNEL5_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_CHANNEL_ID_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE__MULTICHANNEL7_MUTE_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE__MULTICHANNEL_MODE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_PORTID0__PORTID_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_PORTID1__PORTID_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID__PRODUCT_ID_MASK__VI 0x0000ffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_CAPABILITY_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE__REMOTE_KEEP_ALIVE_ENABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__VI 0x0000003fL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__VI 0x000000c0L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__VI 0x0000f000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__VI 0x000000f0L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__VI 0x3f000000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__VI 0x00000f00L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__VI 0xc0000000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__VI 0x0000000fL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY_MASK__VI 0xffffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__VI 0x7fffffffL
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__VI 0x80000000L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__DP_CONNECTION_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__EXTRA_CONNECTION_INFO_MASK__VI 0x0000fc00L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__HDMI_CONNECTION_MASK__VI 0x00000100L
#define AZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION__SPEAKER_ALLOCATION_MASK__VI 0x0000007fL
#define AZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN__SINK_DESCRIPTION_LEN_MASK__VI 0x000000ffL
#define AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__VI 0x0000003fL
#define AZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION__WIRELESS_DISPLAY_IDENTIFICATION_MASK__VI 0x00000003L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__VI 0x000f0000L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__VI 0x00000100L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__VI 0x00000200L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__VI 0x00000800L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__VI 0x00000400L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__VI 0x00f00000L
#define AZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__VI 0x00000040L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__DP_MASK__VI 0x01000000L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__VI 0x00010000L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__HDMI_MASK__VI 0x00000080L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__VI 0x00000008L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__VI 0x00000001L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__VI 0x00000020L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__VI 0x00000004L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__VI 0x00000010L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__VI 0x00000002L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__VI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH_MASK__VI 0xffffffffL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_MODE_MASK__VI 0x00000003L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0__IEC_60958_CS_SOURCE_NUMBER_MASK__VI 0x0000003cL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_MASK__VI 0x00000003L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_CLOCK_ACCURACY_OVRRD_EN_MASK__VI 0x00000004L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_MASK__VI 0x00000078L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1__IEC_60958_CS_WORD_LENGTH_OVRRD_EN_MASK__VI 0x00000080L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_MASK__VI 0x0000003fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2__IEC_60958_CS_SAMPLING_FREQUENCY_OVRRD_EN_MASK__VI 0x00000040L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3__IEC_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_OVRRD_EN_MASK__VI 0x00000010L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_MASK__VI 0x00000060L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_CGMS_A_VALID_MASK__VI 0x00000080L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_MPEG_SURROUND_INFO_MASK__VI 0x00000010L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4__IEC_60958_CS_SAMPLING_FREQUENCY_COEFF_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_L_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5__IEC_60958_CS_CHANNEL_NUMBER_R_MASK__VI 0x000000f0L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_2_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6__IEC_60958_CS_CHANNEL_NUMBER_3_MASK__VI 0x000000f0L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_4_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7__IEC_60958_CS_CHANNEL_NUMBER_5_MASK__VI 0x000000f0L
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_6_MASK__VI 0x0000000fL
#define AZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8__IEC_60958_CS_CHANNEL_NUMBER_7_MASK__VI 0x000000f0L
#define AZALIA_FIFO_SIZE_CONTROL__MAX_FIFO_SIZE_MASK__VI 0x00007f00L
#define AZALIA_FIFO_SIZE_CONTROL__MAX_LATENCY_SUPPORT_MASK__VI 0x00ff0000L
#define AZALIA_FIFO_SIZE_CONTROL__MIN_FIFO_SIZE_MASK__VI 0x0000007fL
#define AZALIA_GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS_MASK__VI 0x00000006L
#define AZALIA_INPUT_CRC0_CHANNEL0__INPUT_CRC_CHANNEL0_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL1__INPUT_CRC_CHANNEL1_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL2__INPUT_CRC_CHANNEL2_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL3__INPUT_CRC_CHANNEL3_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL4__INPUT_CRC_CHANNEL4_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL5__INPUT_CRC_CHANNEL5_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL6__INPUT_CRC_CHANNEL6_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CHANNEL7__INPUT_CRC_CHANNEL7_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_BLOCK_MODE_MASK__VI 0x00000010L
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_EN_MASK__VI 0x00000001L
#define AZALIA_INPUT_CRC0_CONTROL0__INPUT_CRC_INSTANCE_SEL_MASK__VI 0x00000700L
#define AZALIA_INPUT_CRC0_CONTROL1__INPUT_CRC_BLOCK_SIZE_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC0_CONTROL2__INPUT_CRC_BLOCK_ITERATION_MASK__VI 0x0000ffffL
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_BLOCK_COMPLETE_PHASE_MASK__VI 0x00000010L
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_CHANNEL_RESULT_SEL_MASK__VI 0x00000700L
#define AZALIA_INPUT_CRC0_CONTROL3__INPUT_CRC_COMPLETE_MASK__VI 0x00000001L
#define AZALIA_INPUT_CRC0_RESULT__INPUT_CRC_RESULT_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL0__INPUT_CRC_CHANNEL0_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL1__INPUT_CRC_CHANNEL1_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL2__INPUT_CRC_CHANNEL2_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL3__INPUT_CRC_CHANNEL3_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL4__INPUT_CRC_CHANNEL4_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL5__INPUT_CRC_CHANNEL5_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL6__INPUT_CRC_CHANNEL6_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CHANNEL7__INPUT_CRC_CHANNEL7_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_BLOCK_MODE_MASK__VI 0x00000010L
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_EN_MASK__VI 0x00000001L
#define AZALIA_INPUT_CRC1_CONTROL0__INPUT_CRC_INSTANCE_SEL_MASK__VI 0x00000700L
#define AZALIA_INPUT_CRC1_CONTROL1__INPUT_CRC_BLOCK_SIZE_MASK__VI 0xffffffffL
#define AZALIA_INPUT_CRC1_CONTROL2__INPUT_CRC_BLOCK_ITERATION_MASK__VI 0x0000ffffL
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_BLOCK_COMPLETE_PHASE_MASK__VI 0x00000010L
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_CHANNEL_RESULT_SEL_MASK__VI 0x00000700L
#define AZALIA_INPUT_CRC1_CONTROL3__INPUT_CRC_COMPLETE_MASK__VI 0x00000001L
#define AZALIA_INPUT_CRC1_RESULT__INPUT_CRC_RESULT_MASK__VI 0xffffffffL
#define AZALIA_INPUT_PAYLOAD_CAPABILITY__INPUT_PAYLOAD_CAPABILITY_MASK__VI 0x0000ffffL
#define AZALIA_INPUT_PAYLOAD_CAPABILITY__INSTRMPAY_MASK__VI 0xffff0000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM0_MEM_PWR_DIS_MASK__VI 0x00000020L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM0_MEM_PWR_FORCE_MASK__VI 0x00000018L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM1_MEM_PWR_DIS_MASK__VI 0x00000100L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM1_MEM_PWR_FORCE_MASK__VI 0x000000c0L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM2_MEM_PWR_DIS_MASK__VI 0x00000800L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM2_MEM_PWR_FORCE_MASK__VI 0x00000600L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM3_MEM_PWR_DIS_MASK__VI 0x00004000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM3_MEM_PWR_FORCE_MASK__VI 0x00003000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM4_MEM_PWR_DIS_MASK__VI 0x00020000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM4_MEM_PWR_FORCE_MASK__VI 0x00018000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM5_MEM_PWR_DIS_MASK__VI 0x00100000L
#define AZALIA_MEM_PWR_CTRL__AZ_INPUT_STREAM5_MEM_PWR_FORCE_MASK__VI 0x000c0000L
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_DIS_MASK__VI    0x00000004L
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_FORCE_MASK__VI  0x00000003L
#define AZALIA_MEM_PWR_CTRL__AZ_MEM_PWR_MODE_SEL_MASK__VI 0x30000000L
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM0_MEM_PWR_STATE_MASK__VI 0x0000000cL
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM1_MEM_PWR_STATE_MASK__VI 0x00000030L
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM2_MEM_PWR_STATE_MASK__VI 0x000000c0L
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM3_MEM_PWR_STATE_MASK__VI 0x00000300L
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM4_MEM_PWR_STATE_MASK__VI 0x00000c00L
#define AZALIA_MEM_PWR_STATUS__AZ_INPUT_STREAM5_MEM_PWR_STATE_MASK__VI 0x00003000L
#define AZALIA_MEM_PWR_STATUS__AZ_MEM_PWR_STATE_MASK__VI 0x00000003L
#define AZALIA_OUTPUT_PAYLOAD_CAPABILITY__OUTPUT_PAYLOAD_CAPABILITY_MASK__VI 0x0000ffffL
#define AZALIA_OUTPUT_PAYLOAD_CAPABILITY__OUTSTRMPAY_MASK__VI 0xffff0000L
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__INPUT_LATENCY_HIDING_LEVEL_MASK__VI 0x00ff0000L
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__LATENCY_HIDING_LEVEL_MASK__VI 0x000000ffL
#define AZALIA_OUTPUT_STREAM_ARBITER_CONTROL__SYS_MEM_ACTIVE_ENABLE_MASK__VI 0x00000100L
#define AZALIA_RIRB_AND_DP_CONTROL__DP_UPDATE_FREQ_DIVIDER_MASK__VI 0x000001e0L
#define AZALIA_SCLK_CONTROL__AUDIO_SCLK_CONTROL_MASK__VI 0x00000030L
#define AZALIA_STREAM_DATA__AZALIA_STREAM_REG_DATA_MASK__VI 0xffffffffL
#define AZALIA_STREAM_DEBUG__STREAM_DEBUG_DATA_MASK__VI 0xffffffffL
#define AZALIA_STREAM_INDEX__AZALIA_STREAM_REG_INDEX_MASK__VI 0x000000ffL
#define AZALIA_STREAM_INDEX__AZALIA_STREAM_REG_WRITE_EN_MASK__VI 0x00000100L
#define AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE_MASK__VI 0xffffffffL
#define AZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE_MASK__VI 0x0001ffffL
#define AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE_MASK__VI 0xffffffffL
#define AZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE_MASK__VI 0x0001ffffL
#define AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE_MASK__VI 0xffffffffL
#define AZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE_MASK__VI 0x0001ffffL
#define BACO_CNTL_MISC__BACO_REFCLK_SEL_MASK__VI        0x00000010L
#define BACO_CNTL__BACO_BIF_SCLK_SWITCH_MASK__VI        0x00040000L
#define BACO_CNTL__PWRGOOD_IDSC_MASK__VI                0x00002000L
#define BF_ANA_ISO_CNTL__BF_ANA_ISO_DIS_MASK_MASK__VI   0x00000001L
#define BF_ANA_ISO_CNTL__BF_VDDC_ISO_DIS_MASK_MASK__VI  0x00000002L
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_OPCODE_MASK__VI 0x00010000L
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_REQEN_LOW_MASK__VI 0x00020000L
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_OPCODE_MASK__VI   0x00000001L
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_REQEN_LOW_MASK__VI 0x00000002L
#define BIF_BME_STATUS__CLEAR_DMA_ON_BME_LOW_MASK__VI   0x00010000L
#define BIF_BME_STATUS__DMA_ON_BME_LOW_MASK__VI         0x00000001L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_IGNORE_QUICKSIM_MASK__VI 0x00020000L
#define BIF_CLK_CTRL__BACO_XSTCLK_SWITCH_BYPASS_MASK__VI 0x00000002L
#define BIF_CLK_CTRL__BIF_XSTCLK_READY_MASK__VI         0x00000001L
#define BIF_DOORBELL_APER_EN__BIF_DOORBELL_APER_EN_MASK__VI 0x00000001L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_DIS_MASK__VI  0x01000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_0_MASK__VI 0x02000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_1_MASK__VI 0x04000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_2_MASK__VI 0x08000000L
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_CLEAR_MASK__VI 0x00010000L
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_STATUS_MASK__VI 0x00000020L
#define BIF_DOORBELL_CNTL__DOORBELL_MONITOR_EN_MASK__VI 0x00000010L
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_EN_MASK__VI 0x80000000L
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_LOWER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER1_UPPER__DOORBELL_GBLAPER1_UPPER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_EN_MASK__VI 0x80000000L
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_LOWER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER2_UPPER__DOORBELL_GBLAPER2_UPPER_MASK__VI 0x00000ffcL
#define BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN_MASK__VI 0x00000800L
#define BIF_FEATURES_CONTROL_MISC__ATOMIC_ERR_INT_DIS_MASK__VI 0x00002000L
#define BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS_MASK__VI 0x00000400L
#define BIF_FEATURES_CONTROL_MISC__BIF_RB_SET_OVERFLOW_EN_MASK__VI 0x00001000L
#define BIF_FEATURES_CONTROL_MISC__BME_HDL_NONVIR_EN_MASK__VI 0x00008000L
#define BIF_FEATURES_CONTROL_MISC__FLR_CRS_CFG_DIS_MASK__VI 0x00800000L
#define BIF_FEATURES_CONTROL_MISC__FLR_MST_PEND_CHK_DIS_MASK__VI 0x00020000L
#define BIF_FEATURES_CONTROL_MISC__FLR_NEWREQ_HDL_DIS_MASK__VI 0x00400000L
#define BIF_FEATURES_CONTROL_MISC__FLR_OSTD_HDL_DIS_MASK__VI 0x00200000L
#define BIF_FEATURES_CONTROL_MISC__FLR_OSTD_UR_DIS_MASK__VI 0x00100000L
#define BIF_FEATURES_CONTROL_MISC__FLR_SLV_PEND_CHK_DIS_MASK__VI 0x00040000L
#define BIF_FEATURES_CONTROL_MISC__INIT_PFFLR_CRS_RET_DIS_MASK__VI 0x00010000L
#define BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS_MASK__VI 0x00000200L
#define BIF_FEATURES_CONTROL_MISC__SOFT_PF_FLR_UR_CFG_EN_MASK__VI 0x00080000L
#define BIF_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_AVAILABLE_MASK__VI 0x0000ffffL
#define BIF_GPUIOV_FB_TOTAL_FB_INFO__TOTAL_FB_CONSUMED_MASK__VI 0xffff0000L
#define BIF_GPUIOV_RESET_NOTIFICATION__RESET_NOTIFICATION_MASK__VI 0x0001ffffL
#define BIF_GPUIOV_VM_INIT_STATUS__VM_INIT_STATUS_MASK__VI 0xffffffffL
#define BIF_IOV_FUNC_IDENTIFIER__FUNC_IDENTIFIER_MASK__VI 0x00000001L
#define BIF_IOV_FUNC_IDENTIFIER__IOV_ENABLE_MASK__VI    0x80000000L
#define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK__VI 0x00000002L
#define BIF_MST_TRANS_PENDING__BIF_MST_TRANS_PENDING_MASK__VI 0xffffffffL
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd_MASK__VI        0x00000008L
#define BIF_PWDN_COMMAND__REG_SMBUS_pw_cmd_MASK__VI     0x00000004L
#define BIF_PWDN_STATUS__BX_REG_pw_status_MASK__VI      0x00000008L
#define BIF_PWDN_STATUS__SMBUS_REG_pw_status_MASK__VI   0x00000004L
#define BIF_RB_BASE__ADDR_MASK__VI                      0xffffffffL
#define BIF_RB_CNTL__BIF_RB_TRAN_MASK__VI               0x00020000L
#define BIF_RB_CNTL__RB_ENABLE_MASK__VI                 0x00000001L
#define BIF_RB_CNTL__RB_SIZE_MASK__VI                   0x0000003eL
#define BIF_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK__VI       0x80000000L
#define BIF_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK__VI     0x00000100L
#define BIF_RB_CNTL__WPTR_WRITEBACK_TIMER_MASK__VI      0x00003e00L
#define BIF_RB_RPTR__OFFSET_MASK__VI                    0x0003fffcL
#define BIF_RB_WPTR_ADDR_HI__ADDR_MASK__VI              0x000000ffL
#define BIF_RB_WPTR_ADDR_LO__ADDR_MASK__VI              0xfffffffcL
#define BIF_RB_WPTR__BIF_RB_OVERFLOW_MASK__VI           0x00000001L
#define BIF_RB_WPTR__OFFSET_MASK__VI                    0x0003fffcL
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst_MASK__VI 0x00000008L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__SMBUS_rst_MASK__VI 0x00000004L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkGate_timer_MASK__VI 0x000000ffL
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkSetup_timer_MASK__VI 0x00000f00L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_timeout_timer_MASK__VI 0x00ff0000L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__SMBUS_RFE_mstTimeout_MASK__VI 0x01000000L
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstImpEn_MASK__VI 0x00000002L
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstRfeEn_MASK__VI 0x00000001L
#define BIF_RLC_INTR_CNTL__RLC_HVCMD_INTERRUPT_MASK__VI 0x00000001L
#define BIF_SLV_TRANS_PENDING__BIF_SLV_TRANS_PENDING_MASK__VI 0xffffffffL
#define BIF_SMU_DATA__BIF_SMU_DATA_MASK__VI             0x0007fffcL
#define BIF_SMU_INDEX__BIF_SMU_INDEX_MASK__VI           0x0007fffcL
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_CMP_EN_MASK__VI 0x00000001L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_STALL_EN_MASK__VI 0x00000002L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_CMP_EN_MASK__VI 0x00000010L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_STALL_EN_MASK__VI 0x00000020L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_CMP_EN_MASK__VI 0x00000004L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_STALL_EN_MASK__VI 0x00000008L
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX0_UPPER__VDDGFX_GFX0_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX1_UPPER__VDDGFX_GFX1_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX2_UPPER__VDDGFX_GFX2_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX3_UPPER__VDDGFX_GFX3_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX4_UPPER__VDDGFX_GFX4_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX5_UPPER__VDDGFX_GFX5_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV1_UPPER__VDDGFX_RSV1_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV2_UPPER__VDDGFX_RSV2_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV3_UPPER__VDDGFX_RSV3_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV4_UPPER__VDDGFX_RSV4_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_SOFTPF_MASK__VI 0x80000000L
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_VF_MASK__VI  0x0000ffffL
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL_MASK__VI 0x000e0000L
#define BLND_CONTROL2__BLND_NEW_PIXEL_MODE_MASK__VI     0x00000040L
#define BLND_CONTROL2__BLND_SUPERAA_DEGAMMA_EN_MASK__VI 0x00000080L
#define BLND_CONTROL2__BLND_SUPERAA_REGAMMA_EN_MASK__VI 0x00000100L
#define BLND_CONTROL2__PTI_ENABLE_MASK__VI              0x00000001L
#define BLND_CONTROL2__PTI_NEW_PIXEL_GAP_MASK__VI       0x00000030L
#define BLND_CONTROL__BLND_ALPHA_MODE_MASK__VI          0x00030000L
#define BLND_CONTROL__BLND_FEEDTHROUGH_EN_MASK__VI      0x00002000L
#define BLND_CONTROL__BLND_GLOBAL_ALPHA_MASK__VI        0xff000000L
#define BLND_CONTROL__BLND_GLOBAL_GAIN_MASK__VI         0x000000ffL
#define BLND_CONTROL__BLND_MODE_MASK__VI                0x00000300L
#define BLND_CONTROL__BLND_MULTIPLIED_MODE_MASK__VI     0x00100000L
#define BLND_CONTROL__BLND_STEREO_POLARITY_MASK__VI     0x00001000L
#define BLND_CONTROL__BLND_STEREO_TYPE_MASK__VI         0x00000c00L
#define BLND_DEBUG__BLND_CNV_MUX_SELECT_MASK__VI        0x00000001L
#define BLND_DEBUG__BLND_DEBUG_MASK__VI                 0xfffffffeL
#define BLND_REG_UPDATE_STATUS__BLND_BLNDC_UPDATE_PENDING_MASK__VI 0x00000400L
#define BLND_REG_UPDATE_STATUS__BLND_BLNDO_UPDATE_PENDING_MASK__VI 0x00000800L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_CUR_UPDATE_PENDING_MASK__VI 0x00000040L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_GRPH_SURF_UPDATE_PENDING_MASK__VI 0x00000004L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_GRPH_UPDATE_PENDING_MASK__VI 0x00000001L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDC_OVL_UPDATE_PENDING_MASK__VI 0x00000010L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_CUR_UPDATE_PENDING_MASK__VI 0x00000080L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_GRPH_SURF_UPDATE_PENDING_MASK__VI 0x00000008L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_GRPH_UPDATE_PENDING_MASK__VI 0x00000002L
#define BLND_REG_UPDATE_STATUS__DCP_BLNDO_OVL_UPDATE_PENDING_MASK__VI 0x00000020L
#define BLND_REG_UPDATE_STATUS__SCL_BLNDC_UPDATE_PENDING_MASK__VI 0x00000100L
#define BLND_REG_UPDATE_STATUS__SCL_BLNDO_UPDATE_PENDING_MASK__VI 0x00000200L
#define BLND_TEST_DEBUG_DATA__BLND_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define BLND_TEST_DEBUG_INDEX__BLND_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define BLND_TEST_DEBUG_INDEX__BLND_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_ACK_MASK__VI 0x00000100L
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_MASK_MASK__VI 0x00001000L
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_OCCURED_MASK__VI 0x00000001L
#define BLND_UNDERFLOW_INTERRUPT__BLND_UNDERFLOW_INT_PIPE_INDEX_MASK__VI 0x00030000L
#define BLND_UPDATE__BLND_UPDATE_LOCK_MASK__VI          0x00010000L
#define BLND_UPDATE__BLND_UPDATE_PENDING_MASK__VI       0x00000001L
#define BLND_UPDATE__BLND_UPDATE_TAKEN_MASK__VI         0x00000100L
#define BLND_V_UPDATE_LOCK__BLND_BLND_V_UPDATE_LOCK_MASK__VI 0x20000000L
#define BLND_V_UPDATE_LOCK__BLND_DCP_CUR2_V_UPDATE_LOCK_MASK__VI 0x01000000L
#define BLND_V_UPDATE_LOCK__BLND_DCP_CUR_V_UPDATE_LOCK_MASK__VI 0x00010000L
#define BLND_V_UPDATE_LOCK__BLND_DCP_GRPH_SURF_V_UPDATE_LOCK_MASK__VI 0x00000002L
#define BLND_V_UPDATE_LOCK__BLND_DCP_GRPH_V_UPDATE_LOCK_MASK__VI 0x00000001L
#define BLND_V_UPDATE_LOCK__BLND_DCP_OVL_V_UPDATE_LOCK_MASK__VI 0x00000100L
#define BLND_V_UPDATE_LOCK__BLND_SCL_V_UPDATE_LOCK_MASK__VI 0x10000000L
#define BLND_V_UPDATE_LOCK__BLND_V_UPDATE_LOCK_MODE_MASK__VI 0x80000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL_MASK__VI 0x000e0000L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_COMPLETE_MASK__VI 0x10000000L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_DACADJ_EN_MASK__VI 0x00000004L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_EN_MASK__VI 0x00000002L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_INITB_MASK__VI 0x00000001L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_MASK_MASK__VI 0x00700000L
#define BPHYC_DAC_AUTO_CALIB_CONTROL__BPHYC_DAC_CAL_WAIT_ADJUST_MASK__VI 0x00003ff0L
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_ANALOG_MONITOR_MASK__VI 0x0f000000L
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_BANDGAP_ADJUSTMENT_MASK__VI 0x003f0000L
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_COREMON_MASK__VI 0x10000000L
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_WHITE_FINE_CONTROL_MASK__VI 0x00003f00L
#define BPHYC_DAC_MACRO_CNTL__BPHYC_DAC_WHITE_LEVEL_MASK__VI 0x00000003L
#define BX_RESET_CNTL__LINK_TRAIN_EN_MASK__VI           0x00000001L
#define BX_RESET_EN__DB_APER_RESET_EN_MASK__VI          0x00008000L
#define BX_RESET_EN__FLR_TIMER_SEL_MASK__VI             0x00000600L
#define BX_RESET_EN__FLR_TWICE_EN_MASK__VI              0x00000100L
#define BX_RESET_EN__PF_FLR_NEWHDL_EN_MASK__VI          0x00020000L
#define BX_RESET_EN__RESET_ON_VFENABLE_LOW_EN_MASK__VI  0x00010000L
#define CB_COLOR0_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR0_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR1_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR1_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR2_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR2_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR3_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR3_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR4_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR4_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR5_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR5_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR6_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR6_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR7_DCC_BASE__BASE_256B_MASK__VI          0xffffffffL
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK__VI        0x60000000L
#define CB_COLOR7_INFO__DCC_ENABLE_MASK__VI             0x10000000L
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK__VI    0x00000001L
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK__VI   0x0f000000L
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK__VI      0xf0000000L
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK__VI 0x0000ff00L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK__VI 0x00000040L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK__VI 0x0000001fL
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000020L
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK__VI 0x007f0000L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK__VI 0x00000002L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK__VI 0x0000007cL
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_HIT_MASK__VI  0x00000010L
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_MISS_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_1_SECTOR_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_2_SECTORS_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_3_SECTORS_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_4_SECTORS_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_HIT_MASK__VI  0x00000004L
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_MISS_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_ACK_OUTPUT_STALL_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_DIRTY_SECTORS_FLUSHED_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_FLUSH_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_HIT_MASK__VI   0x00000200L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_READ_OUTPUT_STALL_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REEVICTION_STALL_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTORS_FLUSHED_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTOR_MISS_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_STALL_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAGS_FLUSHED_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAG_MISS_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_WRITE_OUTPUT_STALL_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_13__FC_PF_FC_KEYID_RDLAT_FIFO_FULL_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_14__CC_PF_DCC_BEYOND_TILE_SPLIT_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_14__CC_PF_DCC_RDREQ_STALL_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_14__FC_MC_DCC_READ_REQUESTS_IN_FLIGHT_MASK__VI 0x003ff800L
#define CB_DEBUG_BUS_14__FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT_MASK__VI 0x000007ffL
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_2TO1_MASK__VI 0x00000007L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO1_MASK__VI 0x00000018L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO2_MASK__VI 0x00000060L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO3_MASK__VI 0x00000180L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO1_MASK__VI 0x00000600L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO2_MASK__VI 0x00001800L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO3_MASK__VI 0x00006000L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO4_MASK__VI 0x00018000L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO5_MASK__VI 0x00060000L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO1_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO2_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO3_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO4_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO5_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO6_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO7_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_17__AC_BUSY_MASK__VI               0x00000008L
#define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY_MASK__VI       0x00000020L
#define CB_DEBUG_BUS_17__CRW_BUSY_MASK__VI              0x00000010L
#define CB_DEBUG_BUS_17__EVICT_PENDING_MASK__VI         0x00000200L
#define CB_DEBUG_BUS_17__FC_RD_PENDING_MASK__VI         0x00000100L
#define CB_DEBUG_BUS_17__FC_WR_PENDING_MASK__VI         0x00000080L
#define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER_MASK__VI    0x00000400L
#define CB_DEBUG_BUS_17__MC_WR_PENDING_MASK__VI         0x00000040L
#define CB_DEBUG_BUS_17__MU_BUSY_MASK__VI               0x00000002L
#define CB_DEBUG_BUS_17__MU_STATE_MASK__VI              0x0007f800L
#define CB_DEBUG_BUS_17__TILE_INTFC_BUSY_MASK__VI       0x00000001L
#define CB_DEBUG_BUS_17__TQ_BUSY_MASK__VI               0x00000004L
#define CB_DEBUG_BUS_18__ADDR_BUSY_MASK__VI             0x00000020L
#define CB_DEBUG_BUS_18__CACHE_CTL_BUSY_MASK__VI        0x00000010L
#define CB_DEBUG_BUS_18__CLEAR_BUSY_MASK__VI            0x00000004L
#define CB_DEBUG_BUS_18__DAG_BUSY_MASK__VI              0x00000800L
#define CB_DEBUG_BUS_18__DCC_BUSY_MASK__VI              0x00000200L
#define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING_MASK__VI   0x00100000L
#define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING_MASK__VI   0x00040000L
#define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST_MASK__VI  0x00020000L
#define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING_MASK__VI  0x00080000L
#define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING_MASK__VI  0x00200000L
#define CB_DEBUG_BUS_18__DOC_BUSY_MASK__VI              0x00000400L
#define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL_MASK__VI       0x00004000L
#define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL_MASK__VI       0x00002000L
#define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_18__DOC_STALL_MASK__VI             0x00001000L
#define CB_DEBUG_BUS_18__FOP_BUSY_MASK__VI              0x00000002L
#define CB_DEBUG_BUS_18__LAT_BUSY_MASK__VI              0x00000008L
#define CB_DEBUG_BUS_18__MERGE_BUSY_MASK__VI            0x00000040L
#define CB_DEBUG_BUS_18__QUAD_BUSY_MASK__VI             0x00000080L
#define CB_DEBUG_BUS_18__TILE_BUSY_MASK__VI             0x00000100L
#define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY_MASK__VI  0x00000001L
#define CB_DEBUG_BUS_19__CS_BUSY_MASK__VI               0x00000010L
#define CB_DEBUG_BUS_19__DC_BUSY_MASK__VI               0x00001000L
#define CB_DEBUG_BUS_19__DC_FIFO_FULL_MASK__VI          0x00020000L
#define CB_DEBUG_BUS_19__DC_READY_MASK__VI              0x00040000L
#define CB_DEBUG_BUS_19__DD_BUSY_MASK__VI               0x00000800L
#define CB_DEBUG_BUS_19__DD_READY_MASK__VI              0x00010000L
#define CB_DEBUG_BUS_19__DF_BUSY_MASK__VI               0x00000400L
#define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY_MASK__VI   0x00008000L
#define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY_MASK__VI    0x00004000L
#define CB_DEBUG_BUS_19__DK_BUSY_MASK__VI               0x00002000L
#define CB_DEBUG_BUS_19__DRR_BUSY_MASK__VI              0x00000200L
#define CB_DEBUG_BUS_19__DS_BUSY_MASK__VI               0x00000040L
#define CB_DEBUG_BUS_19__IB_BUSY_MASK__VI               0x00000100L
#define CB_DEBUG_BUS_19__RB_BUSY_MASK__VI               0x00000020L
#define CB_DEBUG_BUS_19__SF_BUSY_MASK__VI               0x00000008L
#define CB_DEBUG_BUS_19__SURF_SYNC_START_MASK__VI       0x00000004L
#define CB_DEBUG_BUS_19__SURF_SYNC_STATE_MASK__VI       0x00000003L
#define CB_DEBUG_BUS_19__TB_BUSY_MASK__VI               0x00000080L
#define CB_DEBUG_BUS_1__CB_BUSY_MASK__VI                0x00000001L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READYB_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READY_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READYB_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READY_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READYB_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READY_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READYB_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READY_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READYB_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READY_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READYB_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READY_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READYB_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READY_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READYB_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READY_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READYB_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READYB_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READY_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALIDB_READY_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READYB_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READY_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_20__CC_RDREQ_HAD_ITS_TURN_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_20__CC_WRREQ_FIFO_EMPTY_MASK__VI   0x00100000L
#define CB_DEBUG_BUS_20__CC_WRREQ_HAD_ITS_TURN_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_20__CM_RDREQ_HAD_ITS_TURN_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_20__CM_WRREQ_FIFO_EMPTY_MASK__VI   0x00400000L
#define CB_DEBUG_BUS_20__CM_WRREQ_HAD_ITS_TURN_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_20__DCC_WRREQ_FIFO_EMPTY_MASK__VI  0x00800000L
#define CB_DEBUG_BUS_20__FC_RDREQ_HAD_ITS_TURN_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_20__FC_WRREQ_FIFO_EMPTY_MASK__VI   0x00200000L
#define CB_DEBUG_BUS_20__FC_WRREQ_HAD_ITS_TURN_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_20__MC_RDREQ_CREDITS_MASK__VI      0x0000003fL
#define CB_DEBUG_BUS_20__MC_WRREQ_CREDITS_MASK__VI      0x00000fc0L
#define CB_DEBUG_BUS_21__BB_BUSY_MASK__VI               0x00000008L
#define CB_DEBUG_BUS_21__CC_BUSY_MASK__VI               0x00000004L
#define CB_DEBUG_BUS_21__CM_BUSY_MASK__VI               0x00000001L
#define CB_DEBUG_BUS_21__CORE_SCLK_VLD_MASK__VI         0x00000020L
#define CB_DEBUG_BUS_21__FC_BUSY_MASK__VI               0x00000002L
#define CB_DEBUG_BUS_21__MA_BUSY_MASK__VI               0x00000010L
#define CB_DEBUG_BUS_21__REG_SCLK0_VLD_MASK__VI         0x00000080L
#define CB_DEBUG_BUS_21__REG_SCLK1_VLD_MASK__VI         0x00000040L
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS_MASK__VI  0x00000fffL
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES_MASK__VI 0x00fff000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READYB_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READY_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READYB_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READY_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READYB_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READY_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READYB_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READY_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READYB_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READY_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READYB_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READY_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READYB_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READYB_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_2__FC_CLEAR_QUAD_VALIDB_READYB_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_2__FC_QUAD_RESIDENCY_STALL_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_2__FOP_FMASK_BYPASS_STALL_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_2__FOP_FMASK_RAW_STALL_MASK__VI    0x00000400L
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READYB_MASK__VI   0x00000200L
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READY_MASK__VI    0x00000100L
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READYB_MASK__VI    0x00000080L
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READY_MASK__VI     0x00000040L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__VI          0xf0000000L
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK__VI 0x0f000000L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_KEY_MOD_MASK__VI 0x00000040L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK__VI 0x00000020L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK__VI 0x00000080L
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK__VI 0x00000800L
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK__VI 0x00000004L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK__VI 0x00000010L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK__VI 0x00000100L
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK__VI 0x00000008L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK__VI 0x00001000L
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK__VI 0x00000400L
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK__VI 0x00000002L
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK__VI 0x00000200L
#define CC_DC_PIPE_DIS__DC_PIPE_DIS_MASK__VI            0x0000007eL
#define CC_DC_PIPE_DIS__MCIF_WB_URG_LVL_MASK__VI        0x00001e00L
#define CC_DC_PIPE_DIS__MCIF_WB_URG_OVRD_MASK__VI       0x00000100L
#define CC_FCTRL_FUSES__EXT_EFUSE_MACRO_PRESENT_MASK__VI 0x00000002L
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK__VI    0x00000006L
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK__VI     0x00000010L
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK__VI 0x00000008L
#define CC_HARVEST_FUSES__ACP_DISABLE_MASK__VI          0x00000040L
#define CC_HARVEST_FUSES__ACP_EXISTS_MASK__VI           0x00000040L
#define CC_HARVEST_FUSES__DC_DISABLE_MASK__VI           0x00003f00L
#define CC_HARVEST_FUSES__UVD_DISABLE_MASK__VI          0x00000010L
#define CC_HARVEST_FUSES__VCE_DISABLE_MASK__VI          0x00000006L
#define CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY__INPUT_PORT_CONNECTIVITY_MASK__VI 0x00000007L
#define CC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY__INPUT_PORT_CONNECTIVITY_OVERRIDE_ENABLE_MASK__VI 0x00000010L
#define CC_RCU_DC_AUDIO_PORT_CONNECTIVITY__PORT_CONNECTIVITY_MASK__VI 0x00000007L
#define CC_RCU_DC_AUDIO_PORT_CONNECTIVITY__PORT_CONNECTIVITY_OVERRIDE_ENABLE_MASK__VI 0x00000010L
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE_MASK__VI  0x00080000L
#define CC_RCU_FUSES__DSMU_DISABLE_MASK__VI             0x00800000L
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE_MASK__VI       0x00008000L
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE_MASK__VI  0x00010000L
#define CC_RCU_FUSES__MEM_HARDREP_EN_MASK__VI           0x00200000L
#define CC_RCU_FUSES__PCIE_INIT_DISABLE_MASK__VI        0x00400000L
#define CC_RCU_FUSES__PHY_FUSE_VALID_MASK__VI           0x02000000L
#define CC_RCU_FUSES__RCU_SPARE_MASK__VI                0xfc000000L
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE_MASK__VI        0x00040000L
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE_MASK__VI      0x00004000L
#define CC_RCU_FUSES__WRP_FUSE_VALID_MASK__VI           0x01000000L
#define CC_RCU_FUSES__XFIRE_DISABLE_MASK__VI            0x00020000L
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__VI   0x00001000L
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__VI   0x00100000L
#define CC_SYS_RB_REDUNDANCY__FAILED_RB0_MASK__VI       0x00000f00L
#define CC_SYS_RB_REDUNDANCY__FAILED_RB1_MASK__VI       0x000f0000L
#define CC_TST_ID_STRAPS__ATI_REV_ID_MASK__VI           0xf0000000L
#define CFG_LNC_WINDOW__CFG_LNC_WINDOW0_MASK__VI        0x00ffffffL
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK__VI    0x20000000L
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK__VI     0x10000000L
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK__VI     0x20000000L
#define CGTT_SX_CLK_CTRL1__DBG_EN_MASK__VI              0x01000000L
#define CGTT_SX_CLK_CTRL2__DBG_EN_MASK__VI              0x01000000L
#define CGTT_SX_CLK_CTRL3__DBG_EN_MASK__VI              0x01000000L
#define CGTT_SX_CLK_CTRL4__DBG_EN_MASK__VI              0x01000000L
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK__VI       0x10000000L
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK__VI        0x10000000L
#define CG_CLKPIN_CNTL_DC__OSC_EN_MASK__VI              0x00000001L
#define CG_CLKPIN_CNTL_DC__XTALIN_SEL_MASK__VI          0x00001c00L
#define CG_CLKPIN_CNTL_DC__XTL_LOW_GAIN_MASK__VI        0x00000006L
#define CG_CLKPIN_CNTL_DC__XTL_XOCLK_DRV_R_EN_MASK__VI  0x00000200L
#define CG_FPS_CNT__FPS_CNT_MASK__VI                    0xffffffffL
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_DIVIDER_MASK__VI    0x0001fc00L
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_EN_MASK__VI         0x00000100L
#define CG_MCLK_CNTL__MCLK_DIR_CNTL_TOG_MASK__VI        0x00000200L
#define CG_MCLK_CNTL__MCLK_DIVIDER_MASK__VI             0x0000007fL
#define CG_MCLK_STATUS__MCLK_DIR_CNTL_DONETOG_MASK__VI  0x00000002L
#define CG_MCLK_STATUS__MCLK_STATUS_MASK__VI            0x00000001L
#define CG_MULT_THERMAL_CTRL__THM_READY_CLEAR_MASK__VI  0x10000000L
#define CG_MULT_THERMAL_CTRL__UNUSED_MASK__SI__CI       0x000000f0L
#define CG_MULT_THERMAL_CTRL__UNUSED_MASK__VI           0x000001f0L
#define CG_SPLL_FUNC_CNTL_2__SPLL_BYPASS_CHG_MASK__VI   0x00400000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_TEST_UNLOCK_CLR_MASK__VI 0x40000000L
#define CG_SPLL_FUNC_CNTL_4__PCC_INC_DIV_MASK__VI       0x0007f000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN_MASK__SI__CI  0x000000c0L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN_MASK__VI      0x00000180L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL_MASK__SI__CI 0x00000030L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL_MASK__VI 0x00000060L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_TEST_SEL_MASK__SI__CI 0x00000007L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_TEST_SEL_MASK__VI 0x0000000fL
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_MASK__SI__CI    0x0003ff00L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_MASK__VI        0x0007fc00L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SSAMP_EN_MASK__VI     0x00000200L
#define CG_SPLL_FUNC_CNTL_5__PLLBYPASS_MASK__VI         0x00000800L
#define CG_SPLL_FUNC_CNTL_5__REFCLK_BYPASS_EN_MASK__VI  0x00000400L
#define CG_SPLL_FUNC_CNTL_6__SPLL_LF_CNTR_MASK__VI      0xfe000000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_IN_MASK__VI 0x001e0000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_OUT_MASK__VI 0x01e00000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_EN_MASK__VI      0x00010000L
#define CG_SPLL_FUNC_CNTL_7__SPLL_BW_CNTRL_MASK__VI     0x00000fffL
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ_MASK__SI__CI      0xf0000000L
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ_MASK__VI          0x0003c000L
#define CG_SPLL_FUNC_CNTL__SPLL_BG_PWRON_MASK__VI       0x00002000L
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_THRU_DFS_MASK__VI 0x00000010L
#define CG_SPLL_FUNC_CNTL__SPLL_DIVA_ACK_MASK__VI       0x08000000L
#define CG_SPLL_FUNC_CNTL__SPLL_OTEST_LOCK_EN_MASK__VI  0x10000000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_EN_MASK__VI      0x00001000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_MASK__SI__CI     0x07f00000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_MASK__VI         0x01fc0000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_UPDATE_MASK__VI  0x00000800L
#define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK__VI          0x00000002L
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV_MASK__SI__CI    0x000003f0L
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV_MASK__VI        0x000007e0L
#define CG_SPLL_FUNC_CNTL__SPLL_REG_BIAS_MASK__VI       0x0e000000L
#define CLIENT0_OFFSET_HI__RESERVED_MASK__VI            0xffffffffL
#define CLIENT1_OFFSET_HI__RESERVED_MASK__VI            0xffffffffL
#define CLIENT2_OFFSET_HI__RESERVED_MASK__VI            0xffffffffL
#define CLIENT3_BM__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT3_CD0__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CD1__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CD2__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CD3__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CK0__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CK1__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CK2__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_CK3__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT3_K0__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT3_K1__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT3_K2__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT3_K3__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT3_OFFSET_HI__RESERVED_MASK__VI            0xffffffffL
#define CLIENT3_OFFSET__RESERVED_MASK__VI               0xffffffffL
#define CLIENT3_STATUS__RESERVED_MASK__VI               0xffffffffL
#define CLIENT4_BM__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT4_CD0__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CD1__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CD2__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CD3__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CK0__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CK1__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CK2__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_CK3__RESERVED_MASK__VI                  0xffffffffL
#define CLIENT4_K0__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT4_K1__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT4_K2__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT4_K3__RESERVED_MASK__VI                   0xffffffffL
#define CLIENT4_OFFSET_HI__RESERVED_MASK__VI            0xffffffffL
#define CLIENT4_OFFSET__RESERVED_MASK__VI               0xffffffffL
#define CLIENT4_STATUS__RESERVED_MASK__VI               0xffffffffL
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_Y_MASK__VI        0x00002000L
#define CLKREQB_PAD_CNTL__CLKREQB_PERF_COUNTER_UPPER_MASK__VI 0xff000000L
#define CLKREQB_PERF_COUNTER__CLKREQB_PERF_COUNTER_LOWER_MASK__VI 0xffffffffL
#define CNV_CSC_C11_C12__CNV_CSC_C11_MASK__VI           0x00001fffL
#define CNV_CSC_C11_C12__CNV_CSC_C12_MASK__VI           0x1fff0000L
#define CNV_CSC_C13_C14__CNV_CSC_C13_MASK__VI           0x00001fffL
#define CNV_CSC_C13_C14__CNV_CSC_C14_MASK__VI           0x7fff0000L
#define CNV_CSC_C21_C22__CNV_CSC_C21_MASK__VI           0x00001fffL
#define CNV_CSC_C21_C22__CNV_CSC_C22_MASK__VI           0x1fff0000L
#define CNV_CSC_C23_C24__CNV_CSC_C23_MASK__VI           0x00001fffL
#define CNV_CSC_C23_C24__CNV_CSC_C24_MASK__VI           0x7fff0000L
#define CNV_CSC_C31_C32__CNV_CSC_C31_MASK__VI           0x00001fffL
#define CNV_CSC_C31_C32__CNV_CSC_C32_MASK__VI           0x1fff0000L
#define CNV_CSC_C33_C34__CNV_CSC_C33_MASK__VI           0x00001fffL
#define CNV_CSC_C33_C34__CNV_CSC_C34_MASK__VI           0x7fff0000L
#define CNV_CSC_CLAMP_B__CNV_CSC_CLAMP_LOWER_B_MASK__VI 0xffff0000L
#define CNV_CSC_CLAMP_B__CNV_CSC_CLAMP_UPPER_B_MASK__VI 0x0000ffffL
#define CNV_CSC_CLAMP_G__CNV_CSC_CLAMP_LOWER_G_MASK__VI 0xffff0000L
#define CNV_CSC_CLAMP_G__CNV_CSC_CLAMP_UPPER_G_MASK__VI 0x0000ffffL
#define CNV_CSC_CLAMP_R__CNV_CSC_CLAMP_LOWER_R_MASK__VI 0xffff0000L
#define CNV_CSC_CLAMP_R__CNV_CSC_CLAMP_UPPER_R_MASK__VI 0x0000ffffL
#define CNV_CSC_CONTROL__CNV_CSC_BYPASS_MASK__VI        0x00000001L
#define CNV_CSC_ROUND_OFFSET_B__CNV_CSC_ROUND_OFFSET_B_MASK__VI 0x0000ffffL
#define CNV_CSC_ROUND_OFFSET_G__CNV_CSC_ROUND_OFFSET_G_MASK__VI 0x0000ffffL
#define CNV_CSC_ROUND_OFFSET_R__CNV_CSC_ROUND_OFFSET_R_MASK__VI 0x0000ffffL
#define CNV_INPUT_SELECT__CNV_INPUT_PIPE_SELECT_MASK__VI 0x0000001cL
#define CNV_INPUT_SELECT__CNV_INPUT_SRC_SELECT_MASK__VI 0x00000003L
#define CNV_MODE__CNV_EYE_SELECTION_MASK__VI            0x00030000L
#define CNV_MODE__CNV_FRAME_CAPTURE_EN_MASK__VI         0x80000000L
#define CNV_MODE__CNV_FRAME_CAPTURE_RATE_MASK__VI       0x00000300L
#define CNV_MODE__CNV_INTERLACED_FIELD_ORDER_MASK__VI   0x00080000L
#define CNV_MODE__CNV_INTERLACED_MODE_MASK__VI          0x00008000L
#define CNV_MODE__CNV_NEW_CONTENT_MASK__VI              0x01000000L
#define CNV_MODE__CNV_STEREO_POLARITY_MASK__VI          0x00040000L
#define CNV_MODE__CNV_STEREO_SPLIT_MASK__VI             0x00100000L
#define CNV_MODE__CNV_STEREO_TYPE_MASK__VI              0x00006000L
#define CNV_MODE__CNV_WINDOW_CROP_EN_MASK__VI           0x00001000L
#define CNV_SOURCE_SIZE__CNV_SOURCE_HEIGHT_MASK__VI     0x7fff0000L
#define CNV_SOURCE_SIZE__CNV_SOURCE_WIDTH_MASK__VI      0x00007fffL
#define CNV_TEST_CNTL__CNV_TEST_CRC_CONT_EN_MASK__VI    0x00000100L
#define CNV_TEST_CNTL__CNV_TEST_CRC_DE_ONLY_MASK__VI    0x00010000L
#define CNV_TEST_CNTL__CNV_TEST_CRC_EN_MASK__VI         0x00000010L
#define CNV_TEST_CRC_BLUE__CNV_TEST_CRC_BLUE_MASK_MASK__VI 0x0000fff0L
#define CNV_TEST_CRC_BLUE__CNV_TEST_CRC_SIG_BLUE_MASK__VI 0xffff0000L
#define CNV_TEST_CRC_GREEN__CNV_TEST_CRC_GREEN_MASK_MASK__VI 0x0000fff0L
#define CNV_TEST_CRC_GREEN__CNV_TEST_CRC_SIG_GREEN_MASK__VI 0xffff0000L
#define CNV_TEST_CRC_RED__CNV_TEST_CRC_RED_MASK_MASK__VI 0x0000fff0L
#define CNV_TEST_CRC_RED__CNV_TEST_CRC_SIG_RED_MASK__VI 0xffff0000L
#define CNV_TEST_DEBUG_DATA__CNV_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define CNV_TEST_DEBUG_INDEX__CNV_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define CNV_TEST_DEBUG_INDEX__CNV_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define CNV_UPDATE__CNV_UPDATE_LOCK_MASK__VI            0x00010000L
#define CNV_UPDATE__CNV_UPDATE_PENDING_MASK__VI         0x00000001L
#define CNV_UPDATE__CNV_UPDATE_TAKEN_MASK__VI           0x00000100L
#define CNV_WINDOW_SIZE__CNV_WINDOW_HEIGHT_MASK__VI     0x0fff0000L
#define CNV_WINDOW_SIZE__CNV_WINDOW_WIDTH_MASK__VI      0x00000fffL
#define CNV_WINDOW_START__CNV_WINDOW_START_X_MASK__VI   0x00000fffL
#define CNV_WINDOW_START__CNV_WINDOW_START_Y_MASK__VI   0x0fff0000L
#define COL_MAN_DEBUG_CONTROL__COL_MAN_GLOBAL_PASSTHROUGH_ENABLE_MASK__VI 0x00000001L
#define COL_MAN_FP_CONVERTED_FIELD__COL_MAN_FP_CONVERTED_FIELD_DATA_MASK__VI 0x0003ffffL
#define COL_MAN_FP_CONVERTED_FIELD__COL_MAN_FP_CONVERTED_FIELD_INDEX_MASK__VI 0x03f00000L
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_CONVERSION_MODE_MASK__VI 0x00000010L
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_INPUT_TYPE_MASK__VI 0x0000000cL
#define COL_MAN_INPUT_CSC_CONTROL__INPUT_CSC_MODE_MASK__VI 0x00000003L
#define COL_MAN_OUTPUT_CSC_CONTROL__OUTPUT_CSC_MODE_MASK__VI 0x00000007L
#define COL_MAN_TEST_DEBUG_DATA__COL_MAN_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define COL_MAN_TEST_DEBUG_INDEX__COL_MAN_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define COL_MAN_TEST_DEBUG_INDEX__COL_MAN_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define COL_MAN_UPDATE__COL_MAN_DISABLE_MULTIPLE_UPDATE_MASK__VI 0x01000000L
#define COL_MAN_UPDATE__COL_MAN_UPDATE_LOCK_MASK__VI    0x00010000L
#define COL_MAN_UPDATE__COL_MAN_UPDATE_PENDING_MASK__VI 0x00000001L
#define COL_MAN_UPDATE__COL_MAN_UPDATE_TAKEN_MASK__VI   0x00000002L
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C11_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C11_C12__COMM_MATRIXA_TRANS_C12_MASK__VI 0xffff0000L
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C13_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C13_C14__COMM_MATRIXA_TRANS_C14_MASK__VI 0xffff0000L
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C21_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C21_C22__COMM_MATRIXA_TRANS_C22_MASK__VI 0xffff0000L
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C23_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C23_C24__COMM_MATRIXA_TRANS_C24_MASK__VI 0xffff0000L
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C31_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C31_C32__COMM_MATRIXA_TRANS_C32_MASK__VI 0xffff0000L
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C33_MASK__VI 0x0000ffffL
#define COMM_MATRIXA_TRANS_C33_C34__COMM_MATRIXA_TRANS_C34_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C11_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C11_C12__COMM_MATRIXB_TRANS_C12_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C13_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C13_C14__COMM_MATRIXB_TRANS_C14_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C21_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C21_C22__COMM_MATRIXB_TRANS_C22_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C23_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C23_C24__COMM_MATRIXB_TRANS_C24_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C31_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C31_C32__COMM_MATRIXB_TRANS_C32_MASK__VI 0xffff0000L
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C33_MASK__VI 0x0000ffffL
#define COMM_MATRIXB_TRANS_C33_C34__COMM_MATRIXB_TRANS_C34_MASK__VI 0xffff0000L
#define COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK__VI       0xffffffffL
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK__VI    0x0001ffe0L
#define COMPUTE_NOWHERE__DATA_MASK__VI                  0xffffffffL
#define COMPUTE_RELAUNCH__IS_EVENT_MASK__VI             0x40000000L
#define COMPUTE_RELAUNCH__IS_STATE_MASK__VI             0x80000000L
#define COMPUTE_RELAUNCH__PAYLOAD_MASK__VI              0x3fffffffL
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK__VI 0xffffffffL
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK__VI     0x0000ffffL
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK__VI     0xffffffffL
#define COMPUTE_WAVE_RESTORE_CONTROL__ATC_MASK__VI      0x00000001L
#define COMPUTE_WAVE_RESTORE_CONTROL__MTYPE_MASK__VI    0x00000006L
#define CONFIG_RESERVED__CONFIG_RESERVED_MASK__VI       0xffffffffL
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CPC_INT_CNTX_ID__CNTX_ID_MASK__VI               0x0fffffffL
#define CPC_INT_CNTX_ID__QUEUE_ID_MASK__VI              0x70000000L
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CPLL_MACRO_CNTL_RESERVED0__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED10__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED11__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED1__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED2__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED3__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED4__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED5__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED6__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED7__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED8__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPLL_MACRO_CNTL_RESERVED9__CPLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define CPM_CONTROL__FAST_TXCLK_LATENCY_MASK__VI        0x000e0000L
#define CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK__VI      0x00000001L
#define CPM_CONTROL__LCLK_DYN_GATE_LATENCY_MASK__VI     0x00000200L
#define CPM_CONTROL__LCLK_GATE_TXCLK_FREE_MASK__VI      0x00004000L
#define CPM_CONTROL__MASTER_PCIE_PLL_AUTO_MASK__VI      0x00200000L
#define CPM_CONTROL__MASTER_PCIE_PLL_SELECT_MASK__VI    0x00100000L
#define CPM_CONTROL__RCVR_DET_CLK_ENABLE_MASK__VI       0x00008000L
#define CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK__VI   0x00000100L
#define CPM_CONTROL__REFCLK_REGS_GATE_LATENCY_MASK__VI  0x00002000L
#define CPM_CONTROL__REFCLK_XSTCLK_ENABLE_MASK__VI      0x00400000L
#define CPM_CONTROL__REFCLK_XSTCLK_LATENCY_MASK__VI     0x00800000L
#define CPM_CONTROL__SPARE_REGS_MASK__VI                0xff000000L
#define CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK__VI     0x00000002L
#define CPM_CONTROL__TXCLK_DYN_GATE_LATENCY_MASK__VI    0x00000400L
#define CPM_CONTROL__TXCLK_GSKT_GATE_ENABLE_MASK__VI    0x00000010L
#define CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK__VI    0x00000020L
#define CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK__VI    0x00000004L
#define CPM_CONTROL__TXCLK_PERM_GATE_LATENCY_MASK__VI   0x00000800L
#define CPM_CONTROL__TXCLK_PERM_GATE_PLL_PDN_MASK__VI   0x00010000L
#define CPM_CONTROL__TXCLK_PIF_GATE_ENABLE_MASK__VI     0x00000008L
#define CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK__VI    0x00000080L
#define CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK__VI    0x00000040L
#define CPM_CONTROL__TXCLK_REGS_GATE_LATENCY_MASK__VI   0x00001000L
#define CP_APPEND_ADDR_HI__CACHE_POLICY_MASK__VI        0x02000000L
#define CP_APPEND_ADDR_HI__MTYPE_MASK__VI               0x18000000L
#define CP_CE_COMPLETION_STATUS__STATUS_MASK__VI        0x00000003L
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK__VI   0x0000ffffL
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK__VI      0xffffffffL
#define CP_CE_RB_OFFSET__RB_OFFSET_MASK__VI             0x000fffffL
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK__SI__CI        0x00030000L
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK__VI            0x00070000L
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK__VI 0x40000000L
#define CP_COHER_CNTL__SH_SD_ACTION_ENA_MASK__VI        0x80000000L
#define CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK__VI        0x00000008L
#define CP_COHER_CNTL__TC_SD_ACTION_ENA_MASK__VI        0x00000004L
#define CP_CPC_IC_BASE_CNTL__ATC_MASK__VI               0x00800000L
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK__VI      0x01000000L
#define CP_CPC_IC_BASE_CNTL__MTYPE_MASK__VI             0x18000000L
#define CP_CPC_IC_BASE_CNTL__VMID_MASK__VI              0x0000000fL
#define CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK__VI          0x0000ffffL
#define CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK__VI          0xfffff000L
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK__VI       0x00000020L
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK__VI    0x00000001L
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK__VI        0x00000010L
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK__VI 0x000000ffL
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK__VI   0x0000ff00L
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK__VI    0x000001ffL
#define CP_CPC_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK__VI 0x01000000L
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00400000L
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00800000L
#define CP_CPC_STATUS__ATCL2IU_BUSY_MASK__VI            0x00002000L
#define CP_CPF_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK__VI 0x00000200L
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00000080L
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00000100L
#define CP_CPF_STATUS__ATCL2IU_BUSY_MASK__VI            0x00020000L
#define CP_CPF_STATUS__CPF_CMP_BUSY_MASK__VI            0x08000000L
#define CP_CPF_STATUS__CPF_GFX_BUSY_MASK__VI            0x04000000L
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK__VI      0x30000000L
#define CP_CPF_STATUS__PRT_BUSY_MASK__VI                0x00010000L
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK__SI__CI  0x00003f00L
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK__VI      0x0001ff00L
#define CP_DFY_CMD__OFFSET_MASK__VI                     0x000001ffL
#define CP_DFY_CMD__SIZE_MASK__VI                       0xffff0000L
#define CP_DFY_CNTL__ENABLE_MASK__VI                    0x80000000L
#define CP_DFY_CNTL__LFSR_RESET_MASK__VI                0x10000000L
#define CP_DFY_CNTL__MODE_MASK__VI                      0x60000000L
#define CP_DFY_CNTL__MTYPE_MASK__VI                     0x0000000cL
#define CP_DFY_CNTL__POLICY_MASK__VI                    0x00000001L
#define CP_DFY_STAT__TAGS_PENDING_MASK__VI              0x01ff0000L
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK__VI      0x0000ffffL
#define CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK__VI         0xffffffffL
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK__VI    0x02000000L
#define CP_DMA_ME_CONTROL__DST_MTYPE_MASK__VI           0x00c00000L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK__VI    0x00002000L
#define CP_DMA_ME_CONTROL__SRC_MTYPE_MASK__VI           0x00000c00L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK__VI   0x02000000L
#define CP_DMA_PFP_CONTROL__DST_MTYPE_MASK__VI          0x00c00000L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK__VI   0x00002000L
#define CP_DMA_PFP_CONTROL__SRC_MTYPE_MASK__VI          0x00000c00L
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK__VI     0x0000ffffL
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK__VI        0xffffffffL
#define CP_DRAW_OBJECT_COUNTER__COUNT_MASK__VI          0x0000ffffL
#define CP_DRAW_OBJECT__OBJECT_MASK__VI                 0xffffffffL
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK__VI 0x00000004L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK__VI 0x00000001L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK__VI 0x00000002L
#define CP_DRAW_WINDOW_CNTL__MODE_MASK__VI              0x00000100L
#define CP_DRAW_WINDOW_HI__WINDOW_HI_MASK__VI           0xffffffffL
#define CP_DRAW_WINDOW_LO__MAX_MASK__VI                 0xffff0000L
#define CP_DRAW_WINDOW_LO__MIN_MASK__VI                 0x0000ffffL
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK__VI         0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__ME_MASK__VI             0x00000300L
#define CP_ECC_FIRSTOCCURRENCE__PIPE_MASK__VI           0x00000c00L
#define CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK__VI          0x00007000L
#define CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK__VI           0x0fffffffL
#define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL_MASK__VI  0x02000000L
#define CP_EOP_DONE_EVENT_CNTL__MTYPE_MASK__VI          0x18000000L
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK__VI           0x0000ffffL
#define CP_GDS_BKUP_ADDR__ADDR_LO_MASK__VI              0xffffffffL
#define CP_HPD_STATUS0__MAPPED_QUEUE_MASK__VI           0x000000e0L
#define CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK__VI        0x0000ff00L
#define CP_HPD_STATUS0__QUEUE_STATE_MASK__VI            0x0000001fL
#define CP_HQD_ACTIVE__BUSY_GATE_MASK__VI               0x00000002L
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK__VI       0x00007ffcL
#define CP_HQD_CNTL_STACK_SIZE__SIZE_MASK__VI           0x00007000L
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK__VI  0x0000ffffL
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK__VI     0xfffff000L
#define CP_HQD_CTX_SAVE_CONTROL__ATC_MASK__VI           0x00000001L
#define CP_HQD_CTX_SAVE_CONTROL__MTYPE_MASK__VI         0x00000006L
#define CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK__VI        0x00000008L
#define CP_HQD_CTX_SAVE_SIZE__SIZE_MASK__VI             0x01fff000L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK__VI 0x00000400L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK__VI    0x00000007L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK__VI 0x00000200L
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK__VI  0x000000ffL
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK__VI        0xffffffffL
#define CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK__VI       0x01000000L
#define CP_HQD_EOP_CONTROL__EOP_ATC_MASK__VI            0x00800000L
#define CP_HQD_EOP_CONTROL__EOP_SIZE_MASK__VI           0x0000003fL
#define CP_HQD_EOP_CONTROL__MTYPE_MASK__VI              0x00018000L
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK__VI       0x80000000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK__VI   0x00002000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK__VI     0x00000100L
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK__VI   0x00004000L
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK__VI     0x00001000L
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK__VI     0x60000000L
#define CP_HQD_EOP_DONES__DONE_COUNT_MASK__VI           0xffffffffL
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK__VI 0x00010000L
#define CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK__VI         0x00000fffL
#define CP_HQD_EOP_RPTR__INIT_FETCHER_MASK__VI          0x80000000L
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK__VI     0x40000000L
#define CP_HQD_EOP_RPTR__RPTR_MASK__VI                  0x00001fffL
#define CP_HQD_EOP_WPTR_MEM__WPTR_MASK__VI              0x00001fffL
#define CP_HQD_EOP_WPTR__EOP_AVAIL_MASK__VI             0x1fff0000L
#define CP_HQD_EOP_WPTR__WPTR_MASK__VI                  0x00001fffL
#define CP_HQD_ERROR__EDC_ERROR_ID_MASK__VI             0x0000000fL
#define CP_HQD_ERROR__SUA_ERROR_MASK__VI                0x00000010L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK__VI    0x0003f000L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK__VI    0x000003f0L
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK__VI 0x00000002L
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK__VI 0x00000001L
#define CP_HQD_HQ_CONTROL0__CONTROL_MASK__VI            0xffffffffL
#define CP_HQD_HQ_CONTROL1__CONTROL_MASK__VI            0xffffffffL
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK__VI        0xffffffffL
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK__VI   0x0000000cL
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK__VI      0x00000003L
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK__VI        0x00000200L
#define CP_HQD_HQ_STATUS0__RSVR_31_10_MASK__VI          0xfffffc00L
#define CP_HQD_HQ_STATUS0__RSV_6_4_MASK__VI             0x00000070L
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK__VI    0x00000080L
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK__VI          0x00000100L
#define CP_HQD_HQ_STATUS1__STATUS_MASK__VI              0xffffffffL
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK__VI     0x01000000L
#define CP_HQD_IB_CONTROL__MTYPE_MASK__VI               0x18000000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK__VI          0x01000000L
#define CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK__VI           0x0000c000L
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK__VI      0x00000800L
#define CP_HQD_IQ_TIMER__MTYPE_MASK__VI                 0x18000000L
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK__VI         0x00400000L
#define CP_HQD_MSG_TYPE__ACTION_MASK__VI                0x00000007L
#define CP_HQD_MSG_TYPE__SAVE_STATE_MASK__VI            0x00000070L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK__VI         0x00000002L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK__VI            0x00000001L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK__VI         0x00000020L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK__VI            0x00000010L
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK__VI  0x40000000L
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK__VI 0x20000000L
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK__VI 0x10000000L
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK__VI        0x01000000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK__VI         0x00060000L
#define CP_HQD_PQ_CONTROL__MTYPE_MASK__VI               0x00018000L
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK__VI     0x06000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK__VI 0x00000002L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_CARRY_BITS_MASK__VI 0x03800000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK__VI 0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK__VI         0x80000000L
#define CP_HQD_WG_STATE_OFFSET__OFFSET_MASK__VI         0x01fffffcL
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK__VI         0x0000ffffL
#define CP_INDEX_BASE_ADDR__ADDR_LO_MASK__VI            0xffffffffL
#define CP_INDEX_TYPE__INDEX_TYPE_MASK__VI              0x00000003L
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK__VI       0x00040000L
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK__VI       0x00200000L
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK__VI 0x00080000L
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK__VI       0x00040000L
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK__VI       0x00200000L
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK__VI 0x00040000L
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK__VI 0x00000800L
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK__VI 0x00200000L
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK__VI 0x00001000L
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK__VI 0x00001000L
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK__VI   0x00000100L
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK__VI   0x00000010L
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK__VI   0x00000001L
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK__VI    0x00000008L
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK__VI      0x00000200L
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK__VI      0x00000002L
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK__VI 0x00000004L
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK__VI  0x00000040L
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK__VI   0x0000ffffL
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK__VI     0x0000ffffL
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK__VI   0x00000100L
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK__VI   0x00000010L
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK__VI   0x00000001L
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK__VI    0x00000008L
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK__VI      0x00000200L
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK__VI      0x00000002L
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK__VI 0x00000004L
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK__VI  0x00000040L
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK__VI   0x0000ffffL
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK__VI     0x0000ffffL
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK__VI       0x00010000L
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK__VI       0x00020000L
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK__VI       0x00040000L
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK__VI       0x00080000L
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK__VI       0x00100000L
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK__VI       0x00200000L
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK__VI 0x007ffffcL
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK__VI 0x007ffffcL
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK__VI      0x0001ffffL
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK__VI      0x0001ffffL
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK__VI 0x00000080L
#define CP_MEM_SLP_CNTL__RESERVED_MASK__SI__CI          0x000000fcL
#define CP_MEM_SLP_CNTL__RESERVED_MASK__VI              0x0000007cL
#define CP_ME_CNTL__CE_PIPE0_RESET_MASK__VI             0x00010000L
#define CP_ME_CNTL__ME_PIPE0_RESET_MASK__VI             0x00100000L
#define CP_ME_CNTL__PFP_PIPE0_RESET_MASK__VI            0x00040000L
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK__VI     0x00000fffL
#define CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK__VI        0x00400000L
#define CP_ME_MC_RADDR_HI__MTYPE_MASK__VI               0x00300000L
#define CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK__VI        0x00400000L
#define CP_ME_MC_WADDR_HI__MTYPE_MASK__VI               0x00300000L
#define CP_ME_PREEMPTION__OBSOLETE_MASK__VI             0x00000001L
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK__VI       0x00000fffL
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK__SI__CI      0x00000fffL
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK__VI          0x00001fffL
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK__SI__CI      0x00000fffL
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK__VI          0x00001fffL
#define CP_MQD_CONTROL__CACHE_POLICY_MASK__VI           0x01000000L
#define CP_MQD_CONTROL__MTYPE_MASK__VI                  0x18000000L
#define CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK__VI      0x00002000L
#define CP_MQD_CONTROL__PROCESSING_MQD_MASK__VI         0x00001000L
#define CP_PFP_COMPLETION_STATUS__STATUS_MASK__VI       0x00000003L
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK__VI    0x00000fffL
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK__VI  0x0000ffffL
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK__VI     0xffffffffL
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK__VI      0x00000fffL
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__SI__CI      0x00000fffL
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__VI          0x00001fffL
#define CP_PIPE_STATS_CONTROL__CACHE_CONTROL_MASK__VI   0x02000000L
#define CP_PIPE_STATS_CONTROL__MTYPE_MASK__VI           0x18000000L
#define CP_PQ_STATUS__DOORBELL_ENABLE_MASK__VI          0x00000002L
#define CP_PQ_STATUS__DOORBELL_UPDATED_MASK__VI         0x00000001L
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK__VI       0x00000001L
#define CP_PRT_LOD_STATS_CNTL2__CACHE_POLICY_MASK__VI   0x10000000L
#define CP_PRT_LOD_STATS_CNTL2__MTYPE_MASK__VI          0xc0000000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK__VI    0x00000100L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK__VI    0x00000200L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK__VI    0x00000400L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK__VI    0x00000800L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK__VI    0x00010000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK__VI    0x00020000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK__VI    0x00040000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK__VI    0x00080000L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK__VI    0x00000001L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK__VI    0x00000002L
#define CP_RB0_CNTL__BUF_SWAP_MASK__SI__CI              0x00030000L
#define CP_RB0_CNTL__BUF_SWAP_MASK__VI                  0x00060000L
#define CP_RB0_CNTL__CACHE_POLICY_MASK__VI              0x01000000L
#define CP_RB0_CNTL__MTYPE_MASK__VI                     0x00018000L
#define CP_RB1_CNTL__CACHE_POLICY_MASK__VI              0x01000000L
#define CP_RB1_CNTL__MTYPE_MASK__VI                     0x00018000L
#define CP_RB2_CNTL__CACHE_POLICY_MASK__VI              0x01000000L
#define CP_RB2_CNTL__MTYPE_MASK__VI                     0x00018000L
#define CP_RB_CNTL__BUF_SWAP_MASK__SI__CI               0x00030000L
#define CP_RB_CNTL__BUF_SWAP_MASK__VI                   0x00060000L
#define CP_RB_CNTL__CACHE_POLICY_MASK__VI               0x01000000L
#define CP_RB_CNTL__MTYPE_MASK__VI                      0x00018000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK__VI    0x40000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK__VI   0x80000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK__VI 0x007ffffcL
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK__VI 0x007ffffcL
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK__VI 0x007ffffcL
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK__VI 0x00000080L
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK__VI 0x00000040L
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK__VI      0x00000004L
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK__VI    0x00000020L
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK__VI       0x00000008L
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK__VI     0x00000002L
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK__VI   0x00000010L
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK__VI        0x00000001L
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK__VI 0x00004000L
#define CP_STALLED_STAT3__ATCL1_WAITING_ON_TRANS_MASK__VI 0x00100000L
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00040000L
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00080000L
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK__VI 0x00020000L
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK__VI 0x00010000L
#define CP_STAT__ATCL2IU_BUSY_MASK__VI                  0x00004000L
#define CP_STREAM_OUT_CONTROL__CACHE_CONTROL_MASK__VI   0x02000000L
#define CP_STREAM_OUT_CONTROL__MTYPE_MASK__VI           0x18000000L
#define CP_VIRT_STATUS__VIRT_STATUS_MASK__VI            0xffffffffL
#define CP_VMID_PREEMPT__VIRT_COMMAND_MASK__VI          0x000f0000L
#define CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK__VI      0xffff0000L
#define CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK__VI      0x0000ffffL
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE_MASK__VI  0x00000010L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE_MASK__VI  0x00000010L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE_MASK__VI  0x00000010L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE_MASK__VI  0x00000010L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE_MASK__VI  0x00000010L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_ADD_PIXEL_MASK__VI 0x00000100L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_ERROR_COUNT_MASK__VI 0x0fff0000L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DISPOUT_FIFO_ERROR_MASK__VI 0x0000c000L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_DROP_PIXEL_MASK__VI 0x00000200L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_DS_DISABLE_MASK__VI 0x00000020L
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE_MASK__VI  0x00000010L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_DB_MASK__VI 0x00000010L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_EN_MASK__VI 0x00000001L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_MASK__VI 0x000c0000L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_MASK__VI 0x00010000L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_F_COUNT_RESET_PENDING_MASK__VI 0x00020000L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_STEREO_SEL_OVR_MASK__VI 0x00001000L
#define CRTC_3D_STRUCTURE_CONTROL__CRTC_3D_STRUCTURE_V_UPDATE_MODE_MASK__VI 0x00000300L
#define CRTC_AVSYNC_COUNTER__CRTC_AVSYNC_COUNTER_MASK__VI 0xffffffffL
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_B_CB_EXT_MASK__VI 0x00000003L
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_G_Y_EXT_MASK__VI 0x00000300L
#define CRTC_BLACK_COLOR_EXT__CRTC_BLACK_COLOR_R_CR_EXT_MASK__VI 0x00030000L
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_BLUE_CB_EXT_MASK__VI 0x00000003L
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_GREEN_Y_EXT_MASK__VI 0x00000300L
#define CRTC_BLANK_DATA_COLOR_EXT__CRTC_BLANK_DATA_COLOR_RED_CR_EXT_MASK__VI 0x00030000L
#define CRTC_CONTROL__CRTC_AVSYNC_LOCK_SNAPSHOT_MASK__VI 0x40000000L
#define CRTC_CONTROL__CRTC_AVSYNC_VSYNC_N_HSYNC_MODE_MASK__VI 0x80000000L
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_POLARITY_MASK__VI 0x00004000L
#define CRTC_CRC0_DATA_B__CRC0_B_CB_MASK__VI            0x0000ffffL
#define CRTC_CRC0_DATA_RG__CRC0_G_Y_MASK__VI            0xffff0000L
#define CRTC_CRC0_DATA_RG__CRC0_R_CR_MASK__VI           0x0000ffffL
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_END_MASK__VI 0x3fff0000L
#define CRTC_CRC0_WINDOWA_X_CONTROL__CRTC_CRC0_WINDOWA_X_START_MASK__VI 0x00003fffL
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_END_MASK__VI 0x3fff0000L
#define CRTC_CRC0_WINDOWA_Y_CONTROL__CRTC_CRC0_WINDOWA_Y_START_MASK__VI 0x00003fffL
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_END_MASK__VI 0x3fff0000L
#define CRTC_CRC0_WINDOWB_X_CONTROL__CRTC_CRC0_WINDOWB_X_START_MASK__VI 0x00003fffL
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_END_MASK__VI 0x3fff0000L
#define CRTC_CRC0_WINDOWB_Y_CONTROL__CRTC_CRC0_WINDOWB_Y_START_MASK__VI 0x00003fffL
#define CRTC_CRC1_DATA_B__CRC1_B_CB_MASK__VI            0x0000ffffL
#define CRTC_CRC1_DATA_RG__CRC1_G_Y_MASK__VI            0xffff0000L
#define CRTC_CRC1_DATA_RG__CRC1_R_CR_MASK__VI           0x0000ffffL
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_END_MASK__VI 0x3fff0000L
#define CRTC_CRC1_WINDOWA_X_CONTROL__CRTC_CRC1_WINDOWA_X_START_MASK__VI 0x00003fffL
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_END_MASK__VI 0x3fff0000L
#define CRTC_CRC1_WINDOWA_Y_CONTROL__CRTC_CRC1_WINDOWA_Y_START_MASK__VI 0x00003fffL
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_END_MASK__VI 0x3fff0000L
#define CRTC_CRC1_WINDOWB_X_CONTROL__CRTC_CRC1_WINDOWB_X_START_MASK__VI 0x00003fffL
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_END_MASK__VI 0x3fff0000L
#define CRTC_CRC1_WINDOWB_Y_CONTROL__CRTC_CRC1_WINDOWB_Y_START_MASK__VI 0x00003fffL
#define CRTC_CRC_CNTL__CRTC_CRC0_SELECT_MASK__VI        0x00700000L
#define CRTC_CRC_CNTL__CRTC_CRC1_SELECT_MASK__VI        0x07000000L
#define CRTC_CRC_CNTL__CRTC_CRC_CONT_EN_MASK__VI        0x00000010L
#define CRTC_CRC_CNTL__CRTC_CRC_EN_MASK__VI             0x00000001L
#define CRTC_CRC_CNTL__CRTC_CRC_INTERLACE_MODE_MASK__VI 0x00003000L
#define CRTC_CRC_CNTL__CRTC_CRC_STEREO_MODE_MASK__VI    0x00000300L
#define CRTC_CRC_CNTL__CRTC_CRC_USE_NEW_AND_REPEATED_PIXELS_MASK__VI 0x00010000L
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_CLOCK_ENABLE_MASK__VI 0x80000000L
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DCFE_TEST_CLK_SEL_MASK__VI 0x1f000000L
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_DCP_GATE_DISABLE_MASK__VI 0x00000100L
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_G_SCL_GATE_DISABLE_MASK__VI 0x00001000L
#define CRTC_DCFE_CLOCK_CONTROL__CRTC_DISPCLK_R_DCFE_GATE_DISABLE_MASK__VI 0x00000010L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT_MASK__VI 0x3fff0000L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT_MASK__VI 0x00003fffL
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_ENABLE_MASK__VI 0x00000003L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HCOUNT_MODE_ENABLE_MASK__VI 0x00000008L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_HSYNC_POLARITY_MASK__VI 0x00002000L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_INTERLACE_MODE_MASK__VI 0x00004000L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_ENABLE_MASK__VI 0x00000010L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_JITTER_FILTERING_WINDOW_MASK__VI 0x00000060L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_MASTER_FRAME_RATE_MASK__VI 0x07000000L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_SLAVE_FRAME_RATE_MASK__VI 0x70000000L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_VSYNC_POLARITY_MASK__VI 0x00001000L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_ENABLE_MASK__VI 0x00000100L
#define CRTC_EXT_TIMING_SYNC_CONTROL__CRTC_EXT_TIMING_SYNC_WINDOW_UPDATE_MASK__VI 0x00000200L
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_CLEAR_MASK__VI 0x00010000L
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_ENABLE_MASK__VI 0x00000001L
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_STATUS_MASK__VI 0x00000100L
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_INT_TYPE_MASK__VI 0x00100000L
#define CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_STATUS_MASK__VI 0x00000010L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_CLEAR_MASK__VI 0x00010000L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_FRAME_COUNT_MASK__VI 0xe0000000L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_ENABLE_MASK__VI 0x00000001L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_STATUS_MASK__VI 0x00000100L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_INT_TYPE_MASK__VI 0x00100000L
#define CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_LOSS_STATUS_MASK__VI 0x00000010L
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_CLEAR_MASK__VI 0x00010000L
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_ENABLE_MASK__VI 0x00000001L
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_STATUS_MASK__VI 0x00000100L
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_INT_TYPE_MASK__VI 0x00100000L
#define CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__CRTC_EXT_TIMING_SYNC_SIGNAL_STATUS_MASK__VI 0x00000010L
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_X_MASK__VI 0x00003fffL
#define CRTC_EXT_TIMING_SYNC_WINDOW_END__CRTC_EXT_TIMING_SYNC_WINDOW_END_Y_MASK__VI 0x3fff0000L
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_X_MASK__VI 0x00003fffL
#define CRTC_EXT_TIMING_SYNC_WINDOW_START__CRTC_EXT_TIMING_SYNC_WINDOW_START_Y_MASK__VI 0x3fff0000L
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_ALIGNMENT_MASK__VI 0x00000002L
#define CRTC_FIELD_INDICATION_CONTROL__CRTC_FIELD_INDICATION_OUTPUT_POLARITY_MASK__VI 0x00000001L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CHECK_MASK__VI 0x00000010L
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_ALL_FIELDS_MASK__VI 0x10000000L
#define CRTC_GSL_CONTROL__CRTC_GSL_CHECK_LINE_NUM_MASK__VI 0x00003fffL
#define CRTC_GSL_CONTROL__CRTC_GSL_FORCE_DELAY_MASK__VI 0x001f0000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_CLEAR_MASK__VI 0x00080000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_DELAY_MASK__VI 0x0000ff00L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_LIMIT_MASK__VI 0x000000ffL
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASK__VI 0xff000000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MASTER_FASTER_MASK__VI 0x00800000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_MODE_MASK__VI 0x00060000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_OCCURRED_MASK__VI 0x00100000L
#define CRTC_GSL_VSYNC_GAP__CRTC_GSL_VSYNC_GAP_SOURCE_SEL_MASK__VI 0x00010000L
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_END_MASK__VI   0x3fff0000L
#define CRTC_GSL_WINDOW__CRTC_GSL_WINDOW_START_MASK__VI 0x00003fffL
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_DIS_MASK__VI 0x00010000L
#define CRTC_H_BLANK_EARLY_NUM__CRTC_H_BLANK_EARLY_NUM_MASK__VI 0x000003ffL
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END_MASK__VI 0x3fff0000L
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START_MASK__VI 0x00003fffL
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END_MASK__VI       0x3fff0000L
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START_MASK__VI     0x00003fffL
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END_MASK__VI       0x3fff0000L
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START_MASK__VI     0x00003fffL
#define CRTC_H_TOTAL__CRTC_H_TOTAL_MASK__VI             0x00003fffL
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_MSK_MASK__VI 0x40000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_GSL_VSYNC_GAP_INT_TYPE_MASK__VI 0x80000000L
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM_MASK__VI 0x00003fffL
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_BLUE_EXT_MASK__VI 0x00000003L
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_GREEN_EXT_MASK__VI 0x00000300L
#define CRTC_OVERSCAN_COLOR_EXT__CRTC_OVERSCAN_COLOR_RED_EXT_MASK__VI 0x00030000L
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_BLUE_CB_MASK__VI 0x00000fffL
#define CRTC_PIXEL_DATA_READBACK0__CRTC_PIXEL_DATA_GREEN_Y_MASK__VI 0x0fff0000L
#define CRTC_PIXEL_DATA_READBACK1__CRTC_PIXEL_DATA_RED_CR_MASK__VI 0x00000fffL
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT_MASK__VI 0x3fff0000L
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT_MASK__VI 0x00003fffL
#define CRTC_START_LINE_CONTROL__CRTC_ADVANCED_START_LINE_POSITION_MASK__VI 0x000ff000L
#define CRTC_START_LINE_CONTROL__CRTC_LEGACY_REQUESTOR_EN_MASK__VI 0x00100000L
#define CRTC_START_LINE_CONTROL__CRTC_PREFETCH_EN_MASK__VI 0x10000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_CLEAR_MASK__VI 0x08000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_ENABLE_MASK__VI 0x01000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_STATUS_MASK__VI 0x04000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_CPU_SS_INT_TYPE_MASK__VI 0x10000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_SS_STATUS_MASK__VI 0x02000000L
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_EVENT_MASK_MASK__VI 0x0000ffffL
#define CRTC_STATIC_SCREEN_CONTROL__CRTC_STATIC_SCREEN_FRAME_COUNT_MASK__VI 0x00ff0000L
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT_MASK__VI    0x3fffffffL
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT_MASK__VI  0x3fff0000L
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT_MASK__VI  0x00003fffL
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT_MASK__VI    0x3fffffffL
#define CRTC_STATUS__CRTC_V_BLANK_3D_STRUCTURE_MASK__VI 0x00000020L
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_FIELD_NUM_MASK__VI 0x00080000L
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_STEREOSYNC_OUTPUT_FOR_DP_MASK__VI 0x00040000L
#define CRTC_STEREO_CONTROL__CRTC_DISABLE_V_BLANK_FOR_DP_FIX_MASK__VI 0x00100000L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EYE_FLAG_POLARITY_MASK__VI 0x00020000L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_LINE_NUM_MASK__VI 0x00003fffL
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY_MASK__VI 0x00008000L
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_AVSYNC_FRAME_COUNTER_MASK__VI 0x0000ff00L
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_AVSYNC_LINE_COUNTER_MASK__VI 0x1fff0000L
#define CRTC_STEREO_STATUS__CRTC_STEREO_EYE_FLAG_MASK__VI 0x00100000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT_MASK__VI 0x000000e0L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT_MASK__VI 0x0000001fL
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT_MASK__VI 0x000000e0L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT_MASK__VI 0x0000001fL
#define CRTC_VBI_END__CRTC_VBI_H_END_MASK__VI           0x3fff0000L
#define CRTC_VBI_END__CRTC_VBI_V_END_MASK__VI           0x00003fffL
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK__VI 0x00100000L
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK__VI 0x00000100L
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_STATUS_MASK__VI 0x00010000L
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_TYPE_MASK__VI 0x01000000L
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_OUTPUT_POLARITY_MASK__VI 0x00000010L
#define CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_STATUS_MASK__VI 0x00001000L
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_END_MASK__VI 0x3fff0000L
#define CRTC_VERTICAL_INTERRUPT0_POSITION__CRTC_VERTICAL_INTERRUPT0_LINE_START_MASK__VI 0x00003fffL
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_CLEAR_MASK__VI 0x00100000L
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_ENABLE_MASK__VI 0x00000100L
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_STATUS_MASK__VI 0x00010000L
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_INT_TYPE_MASK__VI 0x01000000L
#define CRTC_VERTICAL_INTERRUPT1_CONTROL__CRTC_VERTICAL_INTERRUPT1_STATUS_MASK__VI 0x00001000L
#define CRTC_VERTICAL_INTERRUPT1_POSITION__CRTC_VERTICAL_INTERRUPT1_LINE_START_MASK__VI 0x00003fffL
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_CLEAR_MASK__VI 0x00100000L
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_ENABLE_MASK__VI 0x00000100L
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_STATUS_MASK__VI 0x00010000L
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_INT_TYPE_MASK__VI 0x01000000L
#define CRTC_VERTICAL_INTERRUPT2_CONTROL__CRTC_VERTICAL_INTERRUPT2_STATUS_MASK__VI 0x00001000L
#define CRTC_VERTICAL_INTERRUPT2_POSITION__CRTC_VERTICAL_INTERRUPT2_LINE_START_MASK__VI 0x00003fffL
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END_MASK__VI 0x3fff0000L
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START_MASK__VI 0x00003fffL
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END_MASK__VI       0x3fff0000L
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START_MASK__VI     0x00003fffL
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END_MASK__VI       0x3fff0000L
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START_MASK__VI     0x00003fffL
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_EN_MASK__VI 0x00008000L
#define CRTC_V_TOTAL_MAX__CRTC_ALLOW_VBLANK_EXTENSION_FOR_MC_TRAINING_MASK__VI 0x00010000L
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX_MASK__VI     0x00003fffL
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN_MASK__VI     0x00003fffL
#define CRTC_V_TOTAL__CRTC_V_TOTAL_MASK__VI             0x00003fffL
#define CUR2_COLOR1__CUR2_COLOR1_BLUE_MASK__VI          0x000000ffL
#define CUR2_COLOR1__CUR2_COLOR1_GREEN_MASK__VI         0x0000ff00L
#define CUR2_COLOR1__CUR2_COLOR1_RED_MASK__VI           0x00ff0000L
#define CUR2_COLOR2__CUR2_COLOR2_BLUE_MASK__VI          0x000000ffL
#define CUR2_COLOR2__CUR2_COLOR2_GREEN_MASK__VI         0x0000ff00L
#define CUR2_COLOR2__CUR2_COLOR2_RED_MASK__VI           0x00ff0000L
#define CUR2_CONTROL__CUR2_INV_TRANS_CLAMP_MASK__VI     0x00000010L
#define CUR2_CONTROL__CURSOR2_2X_MAGNIFY_MASK__VI       0x00010000L
#define CUR2_CONTROL__CURSOR2_EN_MASK__VI               0x00000001L
#define CUR2_CONTROL__CURSOR2_FORCE_MC_ON_MASK__VI      0x00100000L
#define CUR2_CONTROL__CURSOR2_MODE_MASK__VI             0x00000300L
#define CUR2_CONTROL__CURSOR2_URGENT_CONTROL_MASK__VI   0x07000000L
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_X_MASK__VI      0x007f0000L
#define CUR2_HOT_SPOT__CURSOR2_HOT_SPOT_Y_MASK__VI      0x0000007fL
#define CUR2_POSITION__CURSOR2_X_POSITION_MASK__VI      0x3fff0000L
#define CUR2_POSITION__CURSOR2_Y_POSITION_MASK__VI      0x00003fffL
#define CUR2_SIZE__CURSOR2_HEIGHT_MASK__VI              0x0000007fL
#define CUR2_SIZE__CURSOR2_WIDTH_MASK__VI               0x007f0000L
#define CUR2_STEREO_CONTROL__CURSOR2_PRIMARY_OFFSET_MASK__VI 0x00003ff0L
#define CUR2_STEREO_CONTROL__CURSOR2_SECONDARY_OFFSET_MASK__VI 0x03ff0000L
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_EN_MASK__VI 0x00000001L
#define CUR2_STEREO_CONTROL__CURSOR2_STEREO_OFFSET_YNX_MASK__VI 0x00000002L
#define CUR2_SURFACE_ADDRESS_HIGH__CURSOR2_SURFACE_ADDRESS_HIGH_MASK__VI 0x000000ffL
#define CUR2_SURFACE_ADDRESS__CURSOR2_SURFACE_ADDRESS_MASK__VI 0xffffffffL
#define CUR2_UPDATE__CURSOR2_DISABLE_MULTIPLE_UPDATE_MASK__VI 0x01000000L
#define CUR2_UPDATE__CURSOR2_UPDATE_LOCK_MASK__VI       0x00010000L
#define CUR2_UPDATE__CURSOR2_UPDATE_PENDING_MASK__VI    0x00000001L
#define CUR2_UPDATE__CURSOR2_UPDATE_STEREO_MODE_MASK__VI 0x06000000L
#define CUR2_UPDATE__CURSOR2_UPDATE_TAKEN_MASK__VI      0x00000002L
#define CUR_CONTROL__CURSOR_URGENT_CONTROL_MASK__VI     0x07000000L
#define CUR_CONTROL__CUR_INV_TRANS_CLAMP_MASK__VI       0x00000010L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X_MASK__VI        0x007f0000L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y_MASK__VI        0x0000007fL
#define CUR_POSITION__CURSOR_X_POSITION_MASK__VI        0x3fff0000L
#define CUR_POSITION__CURSOR_Y_POSITION_MASK__VI        0x00003fffL
#define CUR_REQUEST_FILTER_CNTL__CUR_REQUEST_FILTER_DIS_MASK__VI 0x00000001L
#define CUR_SIZE__CURSOR_HEIGHT_MASK__VI                0x0000007fL
#define CUR_SIZE__CURSOR_WIDTH_MASK__VI                 0x007f0000L
#define CUR_STEREO_CONTROL__CURSOR_PRIMARY_OFFSET_MASK__VI 0x00003ff0L
#define CUR_STEREO_CONTROL__CURSOR_SECONDARY_OFFSET_MASK__VI 0x03ff0000L
#define CUR_STEREO_CONTROL__CURSOR_STEREO_EN_MASK__VI   0x00000001L
#define CUR_STEREO_CONTROL__CURSOR_STEREO_OFFSET_YNX_MASK__VI 0x00000002L
#define CUR_UPDATE__CURSOR_UPDATE_STEREO_MODE_MASK__VI  0x06000000L
#define DAC_CLK_ENABLE__DACA_CLK_ENABLE_MASK__VI        0x00000001L
#define DAC_CLK_ENABLE__DACB_CLK_ENABLE_MASK__VI        0x00000010L
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKB_MASK__VI   0x00000100L
#define DAC_ENABLE__DAC_RESYNC_FIFO_ENABLE_MASK__VI     0x00000002L
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_ACK_MASK__VI  0x00000020L
#define DAC_ENABLE__DAC_RESYNC_FIFO_ERROR_MASK__VI      0x00000010L
#define DAC_ENABLE__DAC_RESYNC_FIFO_POINTER_SKEW_MASK__VI 0x0000000cL
#define DAC_ENABLE__DAC_RESYNC_FIFO_TVOUT_SIM_MASK__VI  0x00000100L
#define DAC_FIFO_STATUS__DAC_FIFO_CALIBRATED_MASK__VI   0x20000000L
#define DAC_FIFO_STATUS__DAC_FIFO_CAL_AVERAGE_LEVEL_MASK__VI 0x0000fc00L
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECAL_AVERAGE_MASK__VI 0x40000000L
#define DAC_FIFO_STATUS__DAC_FIFO_FORCE_RECOMP_MINMAX_MASK__VI 0x80000000L
#define DAC_FIFO_STATUS__DAC_FIFO_MAXIMUM_LEVEL_MASK__VI 0x000f0000L
#define DAC_FIFO_STATUS__DAC_FIFO_MINIMUM_LEVEL_MASK__VI 0x03c00000L
#define DAC_FIFO_STATUS__DAC_FIFO_OVERWRITE_LEVEL_MASK__VI 0x000000fcL
#define DAC_FIFO_STATUS__DAC_FIFO_USE_OVERWRITE_LEVEL_MASK__VI 0x00000002L
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKB_ONLY_MASK__VI 0x01000000L
#define DAC_MACRO_CNTL_RESERVED0__DAC_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DAC_MACRO_CNTL_RESERVED1__DAC_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DAC_MACRO_CNTL_RESERVED2__DAC_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DAC_MACRO_CNTL_RESERVED3__DAC_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DAC_TEST_DEBUG_DATA__DAC_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DAC_TEST_DEBUG_INDEX__DAC_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DAC_TEST_DEBUG_INDEX__DAC_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DBG_OUT_CNTL__DBG_OUT_12BIT_SEL_MASK__VI        0x00000300L
#define DBG_OUT_CNTL__DBG_OUT_PIN_EN_MASK__VI           0x00000001L
#define DBG_OUT_CNTL__DBG_OUT_PIN_SEL_MASK__VI          0x00000010L
#define DBG_OUT_CNTL__DBG_OUT_TEST_DATA_MASK__VI        0x00fff000L
#define DBG_SMB_BYPASS_SRBM_ACCESS__DBG_SMB_BYPASS_SRBM_EN_MASK__VI 0x00000001L
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK__VI 0x40000000L
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK__VI 0x80000000L
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK__VI  0x00000010L
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK__VI 0x00000020L
#define DB_HTILE_SURFACE__TC_COMPATIBLE_MASK__VI        0x00020000L
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK__VI   0x00001000L
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK__VI   0x00008000L
#define DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK__VI      0x40000000L
#define DB_Z_INFO__CLEAR_DISALLOWED_MASK__VI            0x40000000L
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK__VI     0x07800000L
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE_MASK__VI 0xffffffffL
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE_MASK__VI 0xffffffffL
#define DCCG_AUDIO_DTO1_MODULE__DCCG_AUDIO_DTO1_MODULE_MASK__VI 0xffffffffL
#define DCCG_AUDIO_DTO1_PHASE__DCCG_AUDIO_DTO1_PHASE_MASK__VI 0xffffffffL
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_SOURCE_SEL_MASK__VI 0x00000007L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO0_USE_512FBR_DTO_MASK__VI 0x01000000L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO1_USE_512FBR_DTO_MASK__VI 0x10000000L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_CLOCK_EN_MASK__VI 0x00010000L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_SOURCE_SEL_MASK__VI 0x00003000L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO2_USE_512FBR_DTO_MASK__VI 0x00100000L
#define DCCG_AUDIO_DTO_SOURCE__DCCG_AUDIO_DTO_SEL_MASK__VI 0x00000030L
#define DCCG_CAC_STATUS__CAC_STATUS_RDDATA_MASK__VI     0xffffffffL
#define DCCG_CBUS_WRCMD_DELAY__CBUS_PLL_WRCMD_DELAY_MASK__VI 0x0000000fL
#define DCCG_DISP_CNTL_REG__ALLOW_SR_ON_TRANS_REQ_MASK__VI 0x00000100L
#define DCCG_DS_CNTL__DCCG_DS_DELAY_XTAL_SEL_MASK__VI   0x02000000L
#define DCCG_DS_CNTL__DCCG_DS_ENABLED_STATUS_MASK__VI   0x00000200L
#define DCCG_DS_CNTL__DCCG_DS_ENABLE_MASK__VI           0x00000001L
#define DCCG_DS_CNTL__DCCG_DS_HW_CAL_ENABLE_MASK__VI    0x00000100L
#define DCCG_DS_CNTL__DCCG_DS_JITTER_REMOVE_DIS_MASK__VI 0x01000000L
#define DCCG_DS_CNTL__DCCG_DS_XTALIN_RATE_DIV_MASK__VI  0x00030000L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_ENABLE_MASK__VI 0x00000001L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_CLEAR_MASK__VI 0x00020000L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_OCCURRED_MASK__VI 0x00010000L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_DEBUG_COUNT_TRIG_VALUE_MASK__VI 0x00001ff0L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_ENABLE_MASK__VI 0x00100000L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_MASK__VI 0xff000000L
#define DCCG_DS_DEBUG_CNTL__DCCG_DS_JITTER_COUNT_SRC_SEL_MASK__VI 0x00200000L
#define DCCG_DS_DTO_INCR__DCCG_DS_DTO_INCR_MASK__VI     0xffffffffL
#define DCCG_DS_DTO_MODULO__DCCG_DS_DTO_MODULO_MASK__VI 0xffffffffL
#define DCCG_DS_HW_CAL_INTERVAL__DCCG_DS_HW_CAL_INTERVAL_MASK__VI 0xffffffffL
#define DCCG_GATE_DISABLE_CNTL__AOMCLK0_GATE_DISABLE_MASK__VI 0x00020000L
#define DCCG_GATE_DISABLE_CNTL__AOMCLK1_GATE_DISABLE_MASK__VI 0x00040000L
#define DCCG_GATE_DISABLE_CNTL__AOMCLK2_GATE_DISABLE_MASK__VI 0x00080000L
#define DCCG_GATE_DISABLE_CNTL__AUDIO_DTO2_CLK_GATE_DISABLE_MASK__VI 0x00200000L
#define DCCG_GATE_DISABLE_CNTL__BYTECLK_GATE_DISABLE_MASK__VI 0x20000000L
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_RAMP_DISABLE_MASK__VI 0x00100000L
#define DCCG_GATE_DISABLE_CNTL__DPDBG_CLK_GATE_DISABLE_MASK__VI 0x00000080L
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GATE_DISABLE_MASK__VI 0x00000008L
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_GTC_GATE_DISABLE_MASK__VI 0x00400000L
#define DCCG_GATE_DISABLE_CNTL__DPREFCLK_R_DCCG_GATE_DISABLE_MASK__VI 0x00000100L
#define DCCG_GATE_DISABLE_CNTL__DSICLK_GATE_DISABLE_MASK__VI 0x10000000L
#define DCCG_GATE_DISABLE_CNTL__ESCCLK_GATE_DISABLE_MASK__VI 0x40000000L
#define DCCG_GATE_DISABLE_CNTL__REFCLK_GATE_DISABLE_MASK__VI 0x04000000L
#define DCCG_GATE_DISABLE_CNTL__REFCLK_R_DIG_GATE_DISABLE_MASK__VI 0x08000000L
#define DCCG_GATE_DISABLE_CNTL__SCLK_GATE_DISABLE_MASK__VI 0x00000004L
#define DCCG_GATE_DISABLE_CNTL__UNB_DB_CLK_GATE_DISABLE_MASK__VI 0x00800000L
#define DCCG_GTC_CNTL__DCCG_GTC_ENABLE_MASK__VI         0x00000001L
#define DCCG_GTC_CURRENT__DCCG_GTC_CURRENT_MASK__VI     0xffffffffL
#define DCCG_GTC_DTO_INCR__DCCG_GTC_DTO_INCR_MASK__VI   0xffffffffL
#define DCCG_GTC_DTO_MODULO__DCCG_GTC_DTO_MODULO_MASK__VI 0xffffffffL
#define DCCG_PERFMON_CNTL2__DCCG_PERF_DSICLK_ENABLE_MASK__VI 0x00000001L
#define DCCG_PERFMON_CNTL2__DCCG_PERF_REFCLK_ENABLE_MASK__VI 0x00000002L
#define DCCG_PERFMON_CNTL__DCCG_PERF_CRTC_SEL_MASK__VI  0x00000700L
#define DCCG_PERFMON_CNTL__DCCG_PERF_DISPCLK_ENABLE_MASK__VI 0x00000001L
#define DCCG_PERFMON_CNTL__DCCG_PERF_DPREFCLK_ENABLE_MASK__VI 0x00000002L
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_HSYNC_MASK__VI 0x00000080L
#define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC_MASK__VI 0x00000040L
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK0_ENABLE_MASK__VI 0x00000010L
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK1_ENABLE_MASK__VI 0x00000004L
#define DCCG_PERFMON_CNTL__DCCG_PERF_PIXCLK2_ENABLE_MASK__VI 0x00000008L
#define DCCG_PERFMON_CNTL__DCCG_PERF_RUN_MASK__VI       0x00000020L
#define DCCG_PERFMON_CNTL__DCCG_PERF_XTALIN_PULSE_DIV_MASK__VI 0xfffff800L
#define DCCG_SOFT_RESET__A0PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00020000L
#define DCCG_SOFT_RESET__A1PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00040000L
#define DCCG_SOFT_RESET__AMCLK0_SOFT_RESET_MASK__VI     0x00001000L
#define DCCG_SOFT_RESET__AMCLK1_SOFT_RESET_MASK__VI     0x00002000L
#define DCCG_SOFT_RESET__AUDIO_DTO2_CLK_SOFT_RESET_MASK__VI 0x00000010L
#define DCCG_SOFT_RESET__C0PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00080000L
#define DCCG_SOFT_RESET__C1PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00100000L
#define DCCG_SOFT_RESET__C2PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00200000L
#define DCCG_SOFT_RESET__DPREFCLK_SOFT_RESET_MASK__VI   0x00000100L
#define DCCG_SOFT_RESET__DVO_ENABLE_RST_MASK__VI        0x00000008L
#define DCCG_SOFT_RESET__P0PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00004000L
#define DCCG_SOFT_RESET__P1PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00008000L
#define DCCG_SOFT_RESET__P2PLL_CFG_IF_SOFT_RESET_MASK__VI 0x00010000L
#define DCCG_SOFT_RESET__PCIE_REFCLK_SOFT_RESET_MASK__VI 0x00000002L
#define DCCG_SOFT_RESET__REFCLK_SOFT_RESET_MASK__VI     0x00000001L
#define DCCG_SOFT_RESET__SOFT_RESET_DVO_MASK__VI        0x00000004L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV_MASK__VI 0x00001000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL_MASK__VI 0x000001ffL
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV_MASK__VI 0x10000000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL_MASK__VI 0x01ff0000L
#define DCDEBUG_BUS_CLK5_SEL__DCDEBUG_BUS_CLK5_SEL_MASK__VI 0xffffffffL
#define DCDEBUG_OUT_CNTL__DCDEBUG_CLK_SEL_MASK__VI      0x1f000000L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_24BIT_SEL_MASK__VI 0x00800000L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN_MASK__VI       0x00000040L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL_MASK__VI  0x00000080L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL_MASK__VI      0x00600000L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN_MASK__VI 0x00000100L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_MASK__VI 0x001ffe00L
#define DCDEBUG_OUT_DATA__DCDEBUG_OUT_DATA_MASK__VI     0xffffffffL
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL_MASK__VI 0x0000001fL
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL_MASK__VI 0x000003e0L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL_MASK__VI 0x000f8000L
#define DCE_VCE_CONTROL__DC_VCE_AUDIO_STREAM_SELECT_MASK__VI 0x00000070L
#define DCE_VCE_CONTROL__DC_VCE_VIDEO_PIPE_SELECT_MASK__VI 0x00000007L
#define DCFEV0_CRTC_PIXEL_RATE_CNTL__DCFEV0_CRTC_PIXEL_RATE_SOURCE_MASK__VI 0x00000003L
#define DCFEV0_PG_CONFIG__DCFEV0_POWER_FORCEON_MASK__VI 0x00000001L
#define DCFEV0_PG_ENABLE__DCFEV0_POWER_GATE_MASK__VI    0x00000001L
#define DCFEV0_PG_STATUS__DCFEV0_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define DCFEV0_PG_STATUS__DCFEV0_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define DCFEV0_PG_STATUS__DCFEV0_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define DCFEV0_PG_STATUS__DCFEV0_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define DCFEV0_PG_STATUS__DCFEV0_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define DCFEV_CLOCK_CONTROL__DCFEV_CLOCK_ENABLE_MASK__VI 0x80000000L
#define DCFEV_CLOCK_CONTROL__DCFEV_TEST_CLK_SEL_MASK__VI 0x1f000000L
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_COL_MAN_GATE_DISABLE_MASK__VI 0x00000800L
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_CRTC_GATE_DISABLE_MASK__VI 0x00008000L
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_PSCLV_GATE_DISABLE_MASK__VI 0x00002000L
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_SCLV_GATE_DISABLE_MASK__VI 0x00000200L
#define DCFEV_CLOCK_CONTROL__DISPCLK_G_UNP_GATE_DISABLE_MASK__VI 0x00000080L
#define DCFEV_CLOCK_CONTROL__DISPCLK_R_DCFEV_GATE_DISABLE_MASK__VI 0x00000008L
#define DCFEV_DBG_CONFIG__DCFEV_DBG_EN_MASK__VI         0x00000001L
#define DCFEV_DBG_CONFIG__DCFEV_DBG_SEL_MASK__VI        0x000000f0L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_BUFFER_MODE_MASK__VI 0x80000000L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_DISPCLK_G_DMIFVC_GATE_DIS_MASK__VI 0x00000020L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_DISPCLK_G_DMIFVL_GATE_DIS_MASK__VI 0x00000010L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_SCLK_G_DMIFTRK_GATE_DIS_MASK__VI 0x00000008L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_SOFT_RESET_MASK__VI 0x00000040L
#define DCFEV_DMIFV_CLOCK_CONTROL__DMIFV_TEST_CLK_SEL_MASK__VI 0x1f000000L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_0_FORCE_MASK__VI 0x00000080L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_1_FORCE_MASK__VI 0x00000100L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_2_FORCE_MASK__VI 0x00000200L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_3_FORCE_MASK__VI 0x00000400L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_CHROMA_4_FORCE_MASK__VI 0x00000800L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_0_FORCE_MASK__VI 0x00000004L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_1_FORCE_MASK__VI 0x00000008L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_2_FORCE_MASK__VI 0x00000010L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_3_FORCE_MASK__VI 0x00000020L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_LUMA_4_FORCE_MASK__VI 0x00000040L
#define DCFEV_DMIFV_MEM_PWR_CTRL__DMIFV_MEM_PWR_SEL_MASK__VI 0x00000003L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_0_STATE_MASK__VI 0x00000c00L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_1_STATE_MASK__VI 0x00003000L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_2_STATE_MASK__VI 0x0000c000L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_3_STATE_MASK__VI 0x00030000L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_CHROMA_4_STATE_MASK__VI 0x000c0000L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_0_STATE_MASK__VI 0x00000003L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_1_STATE_MASK__VI 0x0000000cL
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_2_STATE_MASK__VI 0x00000030L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_3_STATE_MASK__VI 0x000000c0L
#define DCFEV_DMIFV_MEM_PWR_STATUS__DMIFV_MEM_PWR_LUMA_4_STATE_MASK__VI 0x00000300L
#define DCFEV_SOFT_RESET__COL_MAN_SOFT_RESET_MASK__VI   0x00000040L
#define DCFEV_SOFT_RESET__CRTC_SOFT_RESET_MASK__VI      0x00000010L
#define DCFEV_SOFT_RESET__PSCLV_SOFT_RESET_MASK__VI     0x00000020L
#define DCFEV_SOFT_RESET__SCLV_ALU_SOFT_RESET_MASK__VI  0x00000004L
#define DCFEV_SOFT_RESET__SCLV_SOFT_RESET_MASK__VI      0x00000008L
#define DCFEV_SOFT_RESET__UNP_PIXPIPE_SOFT_RESET_MASK__VI 0x00000001L
#define DCFEV_SOFT_RESET__UNP_REQ_SOFT_RESET_MASK__VI   0x00000002L
#define DCFE_CLOCK_CONTROL__DCFE_CLOCK_ENABLE_MASK__VI  0x80000000L
#define DCFE_CLOCK_CONTROL__DCFE_TEST_CLK_SEL_MASK__VI  0x1f000000L
#define DCFE_CLOCK_CONTROL__DISPCLK_G_DCP_GATE_DISABLE_MASK__VI 0x00000100L
#define DCFE_CLOCK_CONTROL__DISPCLK_G_SCL_GATE_DISABLE_MASK__VI 0x00001000L
#define DCFE_CLOCK_CONTROL__DISPCLK_R_DCFE_GATE_DISABLE_MASK__VI 0x00000010L
#define DCFE_DBG_CONFIG__DCFE_DBG_EN_MASK__VI           0x00000001L
#define DCFE_DBG_CONFIG__DCFE_DBG_SEL_MASK__VI          0x000000f0L
#define DCFE_DBG_SEL__DCFE_DBG_SEL_MASK__VI             0x0000000fL
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_DIS_MASK__VI   0x00040000L
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_FORCE_MASK__VI 0x00030000L
#define DCFE_MEM_PWR_CTRL2__BLND_MEM_PWR_MODE_SEL_MASK__VI 0x0000c000L
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_DIS_MASK__VI 0x00800000L
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_FORCE_MASK__VI 0x00600000L
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR2_MEM_PWR_MODE_SEL_MASK__VI 0x00003000L
#define DCFE_MEM_PWR_CTRL2__DCP_CURSOR_MEM_PWR_MODE_SEL_MASK__VI 0x000000c0L
#define DCFE_MEM_PWR_CTRL2__DCP_LUT_MEM_PWR_MODE_SEL_MASK__VI 0x00000003L
#define DCFE_MEM_PWR_CTRL2__DCP_REGAMMA_MEM_PWR_MODE_SEL_MASK__VI 0x0000000cL
#define DCFE_MEM_PWR_CTRL2__LB_ALPHA_MEM_PWR_MODE_SEL_MASK__VI 0x00000300L
#define DCFE_MEM_PWR_CTRL2__LB_MEM_PWR_MODE_SEL_MASK__VI 0x00000c00L
#define DCFE_MEM_PWR_CTRL2__OVLSCL_MEM_PWR_DIS_MASK__VI 0x00100000L
#define DCFE_MEM_PWR_CTRL2__OVLSCL_MEM_PWR_FORCE_MASK__VI 0x00080000L
#define DCFE_MEM_PWR_CTRL2__SCL_COEFF_MEM_PWR_MODE_SEL_MASK__VI 0x00000030L
#define DCFE_MEM_PWR_CTRL__DCP_CURSOR_MEM_PWR_DIS_MASK__VI 0x00000800L
#define DCFE_MEM_PWR_CTRL__DCP_CURSOR_MEM_PWR_FORCE_MASK__VI 0x00000600L
#define DCFE_MEM_PWR_CTRL__DCP_LUT_MEM_PWR_DIS_MASK__VI 0x00000004L
#define DCFE_MEM_PWR_CTRL__DCP_LUT_MEM_PWR_FORCE_MASK__VI 0x00000003L
#define DCFE_MEM_PWR_CTRL__DCP_REGAMMA_MEM_PWR_DIS_MASK__VI 0x00000020L
#define DCFE_MEM_PWR_CTRL__DCP_REGAMMA_MEM_PWR_FORCE_MASK__VI 0x00000018L
#define DCFE_MEM_PWR_CTRL__LB0_ALPHA_MEM_PWR_DIS_MASK__VI 0x00004000L
#define DCFE_MEM_PWR_CTRL__LB0_ALPHA_MEM_PWR_FORCE_MASK__VI 0x00003000L
#define DCFE_MEM_PWR_CTRL__LB0_MEM_PWR_DIS_MASK__VI     0x00800000L
#define DCFE_MEM_PWR_CTRL__LB0_MEM_PWR_FORCE_MASK__VI   0x00600000L
#define DCFE_MEM_PWR_CTRL__LB1_ALPHA_MEM_PWR_DIS_MASK__VI 0x00020000L
#define DCFE_MEM_PWR_CTRL__LB1_ALPHA_MEM_PWR_FORCE_MASK__VI 0x00018000L
#define DCFE_MEM_PWR_CTRL__LB1_MEM_PWR_DIS_MASK__VI     0x04000000L
#define DCFE_MEM_PWR_CTRL__LB1_MEM_PWR_FORCE_MASK__VI   0x03000000L
#define DCFE_MEM_PWR_CTRL__LB2_ALPHA_MEM_PWR_DIS_MASK__VI 0x00100000L
#define DCFE_MEM_PWR_CTRL__LB2_ALPHA_MEM_PWR_FORCE_MASK__VI 0x000c0000L
#define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_DIS_MASK__VI     0x20000000L
#define DCFE_MEM_PWR_CTRL__LB2_MEM_PWR_FORCE_MASK__VI   0x18000000L
#define DCFE_MEM_PWR_CTRL__SCL_COEFF_MEM_PWR_DIS_MASK__VI 0x00000100L
#define DCFE_MEM_PWR_CTRL__SCL_COEFF_MEM_PWR_FORCE_MASK__VI 0x000000c0L
#define DCFE_MEM_PWR_STATUS__BLND_MEM_PWR_STATE_MASK__VI 0x00c00000L
#define DCFE_MEM_PWR_STATUS__DCP_CURSOR2_MEM_PWR_STATE_MASK__VI 0x00000300L
#define DCFE_MEM_PWR_STATUS__DCP_CURSOR_MEM_PWR_STATE_MASK__VI 0x000000c0L
#define DCFE_MEM_PWR_STATUS__DCP_LUT_MEM_PWR_STATE_MASK__VI 0x00000003L
#define DCFE_MEM_PWR_STATUS__DCP_REGAMMA_MEM_PWR_STATE_MASK__VI 0x0000000cL
#define DCFE_MEM_PWR_STATUS__LB0_ALPHA_MEM_PWR_STATE_MASK__VI 0x00000c00L
#define DCFE_MEM_PWR_STATUS__LB0_MEM_PWR_STATE_MASK__VI 0x00030000L
#define DCFE_MEM_PWR_STATUS__LB1_ALPHA_MEM_PWR_STATE_MASK__VI 0x00003000L
#define DCFE_MEM_PWR_STATUS__LB1_MEM_PWR_STATE_MASK__VI 0x000c0000L
#define DCFE_MEM_PWR_STATUS__LB2_ALPHA_MEM_PWR_STATE_MASK__VI 0x0000c000L
#define DCFE_MEM_PWR_STATUS__LB2_MEM_PWR_STATE_MASK__VI 0x00300000L
#define DCFE_MEM_PWR_STATUS__OVLSCL_MEM_PWR_STATE_MASK__VI 0x01000000L
#define DCFE_MEM_PWR_STATUS__SCL_COEFF_MEM_PWR_STATE_MASK__VI 0x00000030L
#define DCFE_SOFT_RESET__CRTC_SOFT_RESET_MASK__VI       0x00000010L
#define DCFE_SOFT_RESET__DCP_PIXPIPE_SOFT_RESET_MASK__VI 0x00000001L
#define DCFE_SOFT_RESET__DCP_REQ_SOFT_RESET_MASK__VI    0x00000002L
#define DCFE_SOFT_RESET__SCL_ALU_SOFT_RESET_MASK__VI    0x00000004L
#define DCFE_SOFT_RESET__SCL_SOFT_RESET_MASK__VI        0x00000008L
#define DCIO_CLOCK_CNTL__DCIO_TEST_CLK_SEL_MASK__VI     0x0000001fL
#define DCIO_CLOCK_CNTL__DISPCLK_R_DCIO_GATE_DIS_MASK__VI 0x00000020L
#define DCIO_CLOCK_CNTL__DISPCLK_R_DCIO_RAMP_DIS_MASK__VI 0x00000100L
#define DCIO_DEBUG10__DCIO_DIGC_DEBUG_MASK__VI          0xffffffffL
#define DCIO_DEBUG11__DCIO_DIGD_DEBUG_MASK__VI          0xffffffffL
#define DCIO_DEBUG12__DCIO_DIGE_DEBUG_MASK__VI          0xffffffffL
#define DCIO_DEBUG13__DCIO_DIGF_DEBUG_MASK__VI          0xffffffffL
#define DCIO_DEBUG14__DCIO_DIGG_DEBUG_MASK__VI          0xffffffffL
#define DCIO_DEBUG15__DCIO_DEBUG15_MASK__VI             0xffffffffL
#define DCIO_DEBUG16__DCIO_DEBUG16_MASK__VI             0xffffffffL
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0_MASK__VI      0x00008000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0_PREMUX_MASK__VI 0x00004000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_A0_REG_MASK__VI  0x00002000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN_MASK__VI      0x00100000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN_PREMUX_MASK__VI 0x00080000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_EN_REG_MASK__VI  0x00010000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_MASK_REG_MASK__VI 0x00400000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_MUX_MASK__VI     0x00200000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_SEL0_MASK__VI    0x08000000L
#define DCIO_DEBUG1__DCO_DCIO_DVOCNTL1_SEL0_PREMUX_MASK__VI 0x04000000L
#define DCIO_DEBUG1__DCO_DCIO_DVO_CLK_TRISTATE_MASK__VI 0x00040000L
#define DCIO_DEBUG1__DCO_DCIO_DVO_ENABLE_MASK__VI       0x00800000L
#define DCIO_DEBUG1__DCO_DCIO_DVO_HSYNC_TRISTATE_MASK__VI 0x00020000L
#define DCIO_DEBUG1__DCO_DCIO_DVO_RATE_SEL_MASK__VI     0x02000000L
#define DCIO_DEBUG1__DCO_DCIO_DVO_VSYNC_TRISTATE_MASK__VI 0x01000000L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCLK_C_MASK__VI     0x00001000L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_A0_MASK__VI   0x000000c0L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_A0_REG_MASK__VI 0x00000003L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_EN_MASK__VI   0x00000c00L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_EN_REG_MASK__VI 0x00000030L
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_MASK_REG_MASK__VI 0x0000000cL
#define DCIO_DEBUG1__DCO_DCIO_MVP_DVOCNTL_SEL0_MASK__VI 0x00000300L
#define DCIO_DEBUG8__DCIO_DEBUG8_MASK__VI               0xffffffffL
#define DCIO_DEBUG9__DCIO_DEBUG9_MASK__VI               0xffffffffL
#define DCIO_DEBUGA__DCIO_DEBUGA_MASK__VI               0xffffffffL
#define DCIO_DEBUGB__DCIO_DEBUGB_MASK__VI               0xffffffffL
#define DCIO_DEBUGC__DCIO_DEBUGC_MASK__VI               0xffffffffL
#define DCIO_DEBUGD__DCIO_DEBUGD_MASK__VI               0xffffffffL
#define DCIO_DEBUGE__DCIO_DIGA_DEBUG_MASK__VI           0xffffffffL
#define DCIO_DEBUGF__DCIO_DIGB_DEBUG_MASK__VI           0xffffffffL
#define DCIO_DEBUG_CONFIG__DCIO_DBG_EN_MASK__VI         0x00000001L
#define DCIO_DEBUG_ID__DCIO_DEBUG_ID_MASK__VI           0xffffffffL
#define DCIO_DPHY_SEL__DPHY_LANE0_SEL_MASK__VI          0x00000003L
#define DCIO_DPHY_SEL__DPHY_LANE1_SEL_MASK__VI          0x0000000cL
#define DCIO_DPHY_SEL__DPHY_LANE2_SEL_MASK__VI          0x00000030L
#define DCIO_DPHY_SEL__DPHY_LANE3_SEL_MASK__VI          0x000000c0L
#define DCIO_GSL0_CNTL__DCIO_GSL0_GLOBAL_UNLOCK_SEL_MASK__VI 0x00070000L
#define DCIO_GSL0_CNTL__DCIO_GSL0_TIMING_SYNC_SEL_MASK__VI 0x00000700L
#define DCIO_GSL0_CNTL__DCIO_GSL0_VSYNC_SEL_MASK__VI    0x00000007L
#define DCIO_GSL1_CNTL__DCIO_GSL1_GLOBAL_UNLOCK_SEL_MASK__VI 0x00070000L
#define DCIO_GSL1_CNTL__DCIO_GSL1_TIMING_SYNC_SEL_MASK__VI 0x00000700L
#define DCIO_GSL1_CNTL__DCIO_GSL1_VSYNC_SEL_MASK__VI    0x00000007L
#define DCIO_GSL2_CNTL__DCIO_GSL2_GLOBAL_UNLOCK_SEL_MASK__VI 0x00070000L
#define DCIO_GSL2_CNTL__DCIO_GSL2_TIMING_SYNC_SEL_MASK__VI 0x00000700L
#define DCIO_GSL2_CNTL__DCIO_GSL2_VSYNC_SEL_MASK__VI    0x00000007L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_FLIP_LOCK_SEL_MASK__VI 0x00000030L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_MASK_MASK__VI 0x00000300L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_CLK_GSL_TIMING_SYNC_SEL_MASK__VI 0x00000003L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_FLIP_LOCK_SEL_MASK__VI 0x00300000L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_MASK_MASK__VI 0x03000000L
#define DCIO_GSL_GENLK_PAD_CNTL__DCIO_GENLK_VSYNC_GSL_TIMING_SYNC_SEL_MASK__VI 0x00030000L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_FLIP_LOCK_SEL_MASK__VI 0x00000030L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_MASK_MASK__VI 0x00000300L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_A_GSL_TIMING_SYNC_SEL_MASK__VI 0x00000003L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_FLIP_LOCK_SEL_MASK__VI 0x00300000L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_MASK_MASK__VI 0x03000000L
#define DCIO_GSL_SWAPLOCK_PAD_CNTL__DCIO_SWAPLOCK_B_GSL_TIMING_SYNC_SEL_MASK__VI 0x00030000L
#define DCIO_IMPCAL_CNTL__AUX_IMPCAL_INTERVAL_MASK__VI  0x00078000L
#define DCIO_IMPCAL_CNTL__CALR_CNTL_OVERRIDE_MASK__VI   0x0000000fL
#define DCIO_IMPCAL_CNTL__IMPCAL_ARB_STATE_MASK__VI     0x00007000L
#define DCIO_IMPCAL_CNTL__IMPCAL_SOFT_RESET_MASK__VI    0x00000020L
#define DCIO_IMPCAL_CNTL__IMPCAL_STATUS_MASK__VI        0x00000300L
#define DCIO_SOFT_RESET__DACA_SOFT_RESET_MASK__VI       0x00010000L
#define DCIO_SOFT_RESET__DCRXPHY_SOFT_RESET_MASK__VI    0x00100000L
#define DCIO_SOFT_RESET__DPHY_SOFT_RESET_MASK__VI       0x01000000L
#define DCIO_SOFT_RESET__DSYNCA_SOFT_RESET_MASK__VI     0x00000002L
#define DCIO_SOFT_RESET__DSYNCB_SOFT_RESET_MASK__VI     0x00000008L
#define DCIO_SOFT_RESET__DSYNCC_SOFT_RESET_MASK__VI     0x00000020L
#define DCIO_SOFT_RESET__DSYNCD_SOFT_RESET_MASK__VI     0x00000080L
#define DCIO_SOFT_RESET__DSYNCE_SOFT_RESET_MASK__VI     0x00000200L
#define DCIO_SOFT_RESET__DSYNCF_SOFT_RESET_MASK__VI     0x00000800L
#define DCIO_SOFT_RESET__DSYNCG_SOFT_RESET_MASK__VI     0x00002000L
#define DCIO_SOFT_RESET__UNIPHYA_SOFT_RESET_MASK__VI    0x00000001L
#define DCIO_SOFT_RESET__UNIPHYB_SOFT_RESET_MASK__VI    0x00000004L
#define DCIO_SOFT_RESET__UNIPHYC_SOFT_RESET_MASK__VI    0x00000010L
#define DCIO_SOFT_RESET__UNIPHYD_SOFT_RESET_MASK__VI    0x00000040L
#define DCIO_SOFT_RESET__UNIPHYE_SOFT_RESET_MASK__VI    0x00000100L
#define DCIO_SOFT_RESET__UNIPHYF_SOFT_RESET_MASK__VI    0x00000400L
#define DCIO_SOFT_RESET__UNIPHYG_SOFT_RESET_MASK__VI    0x00001000L
#define DCIO_TEST_DEBUG_DATA__DCIO_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DCIO_TEST_DEBUG_INDEX__DCIO_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DCIO_WRCMD_DELAY__DAC_DELAY_MASK__VI            0x000000f0L
#define DCIO_WRCMD_DELAY__DCRXPHY_DELAY_MASK__VI        0x0000f000L
#define DCIO_WRCMD_DELAY__DPHY_DELAY_MASK__VI           0x00000f00L
#define DCIO_WRCMD_DELAY__UNIPHY_DELAY_MASK__VI         0x0000000fL
#define DCI_CLK_CNTL__DCI_PG_TEST_CLK_SEL_MASK__VI      0xf8000000L
#define DCI_CLK_CNTL__DCI_TEST_CLK_SEL_MASK__VI         0x0000001fL
#define DCI_CLK_CNTL__DISPCLK_G_DMCU_GATE_DIS_MASK__VI  0x00008000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF0_GATE_DIS_MASK__VI 0x00010000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF1_GATE_DIS_MASK__VI 0x00020000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF2_GATE_DIS_MASK__VI 0x00040000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF3_GATE_DIS_MASK__VI 0x00080000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF4_GATE_DIS_MASK__VI 0x00100000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIF5_GATE_DIS_MASK__VI 0x00200000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIFV_C_GATE_DIS_MASK__VI 0x04000000L
#define DCI_CLK_CNTL__DISPCLK_G_DMIFV_L_GATE_DIS_MASK__VI 0x02000000L
#define DCI_CLK_CNTL__DISPCLK_G_FBC_GATE_DIS_MASK__VI   0x00000200L
#define DCI_CLK_CNTL__DISPCLK_G_VGA_GATE_DIS_MASK__VI   0x00000800L
#define DCI_CLK_CNTL__DISPCLK_G_VIP_GATE_DIS_MASK__VI   0x00002000L
#define DCI_CLK_CNTL__DISPCLK_M_GATE_DIS_MASK__VI       0x00000040L
#define DCI_CLK_CNTL__DISPCLK_R_DCI_GATE_DIS_MASK__VI   0x00000020L
#define DCI_CLK_CNTL__SCLK_G_CNTL_AZ_GATE_DIS_MASK__VI  0x01000000L
#define DCI_CLK_CNTL__SCLK_G_DMIFTRK_GATE_DIS_MASK__VI  0x00800000L
#define DCI_CLK_CNTL__SCLK_G_DMIF_GATE_DIS_MASK__VI     0x00400000L
#define DCI_CLK_CNTL__SCLK_G_STREAM_AZ_GATE_DIS_MASK__VI 0x00000080L
#define DCI_CLK_CNTL__SCLK_R_AZ_GATE_DIS_MASK__VI       0x00000100L
#define DCI_CLK_CNTL__VPCLK_POL_MASK__VI                0x00004000L
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_CWB0_GATE_DIS_MASK__VI 0x00000004L
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_CWB1_GATE_DIS_MASK__VI 0x00000010L
#define DCI_CLK_RAMP_CNTL__DISPCLK_G_MCIF_DWB_GATE_DIS_MASK__VI 0x00000001L
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_CWB0_GATE_DIS_MASK__VI 0x00000008L
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_CWB1_GATE_DIS_MASK__VI 0x80000000L
#define DCI_CLK_RAMP_CNTL__SCLK_G_MCIF_DWB_GATE_DIS_MASK__VI 0x00000002L
#define DCI_DEBUG_CONFIG__DCI_DBG_BLOCK_SEL_MASK__VI    0x000000f0L
#define DCI_DEBUG_CONFIG__DCI_DBG_CLOCK_SEL_MASK__VI    0x00000f00L
#define DCI_DEBUG_CONFIG__DCI_DBG_EN_MASK__VI           0x00000001L
#define DCI_MEM_PWR_CNTL2__DMIF0_ASYNC_MEM_PWR_DIS_MASK__VI 0x00000004L
#define DCI_MEM_PWR_CNTL2__DMIF0_ASYNC_MEM_PWR_FORCE_MASK__VI 0x00000003L
#define DCI_MEM_PWR_CNTL2__DMIF0_CHUNK_MEM_PWR_DIS_MASK__VI 0x00000080L
#define DCI_MEM_PWR_CNTL2__DMIF0_CHUNK_MEM_PWR_FORCE_MASK__VI 0x00000040L
#define DCI_MEM_PWR_CNTL2__DMIF0_DATA_MEM_PWR_DIS_MASK__VI 0x00000020L
#define DCI_MEM_PWR_CNTL2__DMIF0_DATA_MEM_PWR_FORCE_MASK__VI 0x00000018L
#define DCI_MEM_PWR_CNTL2__DMIF1_ASYNC_MEM_PWR_DIS_MASK__VI 0x00000400L
#define DCI_MEM_PWR_CNTL2__DMIF1_ASYNC_MEM_PWR_FORCE_MASK__VI 0x00000300L
#define DCI_MEM_PWR_CNTL2__DMIF1_CHUNK_MEM_PWR_DIS_MASK__VI 0x00008000L
#define DCI_MEM_PWR_CNTL2__DMIF1_CHUNK_MEM_PWR_FORCE_MASK__VI 0x00004000L
#define DCI_MEM_PWR_CNTL2__DMIF1_DATA_MEM_PWR_DIS_MASK__VI 0x00002000L
#define DCI_MEM_PWR_CNTL2__DMIF1_DATA_MEM_PWR_FORCE_MASK__VI 0x00001800L
#define DCI_MEM_PWR_CNTL2__DMIF2_ASYNC_MEM_PWR_DIS_MASK__VI 0x00040000L
#define DCI_MEM_PWR_CNTL2__DMIF2_ASYNC_MEM_PWR_FORCE_MASK__VI 0x00030000L
#define DCI_MEM_PWR_CNTL2__DMIF2_CHUNK_MEM_PWR_DIS_MASK__VI 0x00800000L
#define DCI_MEM_PWR_CNTL2__DMIF2_CHUNK_MEM_PWR_FORCE_MASK__VI 0x00400000L
#define DCI_MEM_PWR_CNTL2__DMIF2_DATA_MEM_PWR_DIS_MASK__VI 0x00200000L
#define DCI_MEM_PWR_CNTL2__DMIF2_DATA_MEM_PWR_FORCE_MASK__VI 0x00180000L
#define DCI_MEM_PWR_CNTL2__DMIF3_ASYNC_MEM_PWR_DIS_MASK__VI 0x04000000L
#define DCI_MEM_PWR_CNTL2__DMIF3_ASYNC_MEM_PWR_FORCE_MASK__VI 0x03000000L
#define DCI_MEM_PWR_CNTL2__DMIF3_CHUNK_MEM_PWR_DIS_MASK__VI 0x80000000L
#define DCI_MEM_PWR_CNTL2__DMIF3_CHUNK_MEM_PWR_FORCE_MASK__VI 0x40000000L
#define DCI_MEM_PWR_CNTL2__DMIF3_DATA_MEM_PWR_DIS_MASK__VI 0x20000000L
#define DCI_MEM_PWR_CNTL2__DMIF3_DATA_MEM_PWR_FORCE_MASK__VI 0x18000000L
#define DCI_MEM_PWR_CNTL3__DMCU_ERAM_MEM_PWR_MODE_SEL_MASK__VI 0x00400000L
#define DCI_MEM_PWR_CNTL3__DMIF4_ASYNC_MEM_PWR_DIS_MASK__VI 0x00000004L
#define DCI_MEM_PWR_CNTL3__DMIF4_ASYNC_MEM_PWR_FORCE_MASK__VI 0x00000003L
#define DCI_MEM_PWR_CNTL3__DMIF4_CHUNK_MEM_PWR_DIS_MASK__VI 0x00000080L
#define DCI_MEM_PWR_CNTL3__DMIF4_CHUNK_MEM_PWR_FORCE_MASK__VI 0x00000040L
#define DCI_MEM_PWR_CNTL3__DMIF4_DATA_MEM_PWR_DIS_MASK__VI 0x00000020L
#define DCI_MEM_PWR_CNTL3__DMIF4_DATA_MEM_PWR_FORCE_MASK__VI 0x00000018L
#define DCI_MEM_PWR_CNTL3__DMIF5_ASYNC_MEM_PWR_DIS_MASK__VI 0x00000400L
#define DCI_MEM_PWR_CNTL3__DMIF5_ASYNC_MEM_PWR_FORCE_MASK__VI 0x00000300L
#define DCI_MEM_PWR_CNTL3__DMIF5_CHUNK_MEM_PWR_DIS_MASK__VI 0x00008000L
#define DCI_MEM_PWR_CNTL3__DMIF5_CHUNK_MEM_PWR_FORCE_MASK__VI 0x00004000L
#define DCI_MEM_PWR_CNTL3__DMIF5_DATA_MEM_PWR_DIS_MASK__VI 0x00002000L
#define DCI_MEM_PWR_CNTL3__DMIF5_DATA_MEM_PWR_FORCE_MASK__VI 0x00001800L
#define DCI_MEM_PWR_CNTL3__DMIF_ASYNC_MEM_PWR_MODE_SEL_MASK__VI 0x000c0000L
#define DCI_MEM_PWR_CNTL3__DMIF_DATA_MEM_PWR_MODE_SEL_MASK__VI 0x00300000L
#define DCI_MEM_PWR_CNTL3__DMIF_RDREQ_MEM_PWR_MODE_SEL_MASK__VI 0x00030000L
#define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL_MASK__VI 0x01800000L
#define DCI_MEM_PWR_CNTL3__MCIF_CWB0_MEM_PWR_MODE_SEL_MASK__VI 0x06000000L
#define DCI_MEM_PWR_CNTL3__MCIF_CWB1_MEM_PWR_MODE_SEL_MASK__VI 0x18000000L
#define DCI_MEM_PWR_CNTL3__MCIF_DWB_MEM_PWR_MODE_SEL_MASK__VI 0x60000000L
#define DCI_MEM_PWR_CNTL__DMCU_ERAM_MEM_PWR_DIS_MASK__VI 0x00000800L
#define DCI_MEM_PWR_CNTL__DMCU_ERAM_MEM_PWR_FORCE_MASK__VI 0x00000600L
#define DCI_MEM_PWR_CNTL__DMCU_IRAM_MEM_PWR_DIS_MASK__VI 0x00002000L
#define DCI_MEM_PWR_CNTL__DMCU_IRAM_MEM_PWR_FORCE_MASK__VI 0x00001000L
#define DCI_MEM_PWR_CNTL__DMIF_RDREQ_MEM_PWR_DIS_MASK__VI 0x00000004L
#define DCI_MEM_PWR_CNTL__DMIF_RDREQ_MEM_PWR_FORCE_MASK__VI 0x00000003L
#define DCI_MEM_PWR_CNTL__FBC_MEM_PWR_DIS_MASK__VI      0x00010000L
#define DCI_MEM_PWR_CNTL__FBC_MEM_PWR_FORCE_MASK__VI    0x0000c000L
#define DCI_MEM_PWR_CNTL__MCIF_CWB0_MEM_PWR_DIS_MASK__VI 0x02000000L
#define DCI_MEM_PWR_CNTL__MCIF_CWB0_MEM_PWR_FORCE_MASK__VI 0x01800000L
#define DCI_MEM_PWR_CNTL__MCIF_CWB1_MEM_PWR_DIS_MASK__VI 0x10000000L
#define DCI_MEM_PWR_CNTL__MCIF_CWB1_MEM_PWR_FORCE_MASK__VI 0x0c000000L
#define DCI_MEM_PWR_CNTL__MCIF_DWB_MEM_PWR_DIS_MASK__VI 0x00400000L
#define DCI_MEM_PWR_CNTL__MCIF_DWB_MEM_PWR_FORCE_MASK__VI 0x00300000L
#define DCI_MEM_PWR_CNTL__MCIF_MEM_PWR_DIS_MASK__VI     0x00080000L
#define DCI_MEM_PWR_CNTL__MCIF_MEM_PWR_FORCE_MASK__VI   0x00060000L
#define DCI_MEM_PWR_CNTL__MCIF_RDREQ_MEM_PWR_DIS_MASK__VI 0x00000010L
#define DCI_MEM_PWR_CNTL__MCIF_RDREQ_MEM_PWR_FORCE_MASK__VI 0x00000008L
#define DCI_MEM_PWR_CNTL__MCIF_WRREQ_MEM_PWR_DIS_MASK__VI 0x00000040L
#define DCI_MEM_PWR_CNTL__MCIF_WRREQ_MEM_PWR_FORCE_MASK__VI 0x00000020L
#define DCI_MEM_PWR_CNTL__VGA_MEM_PWR_DIS_MASK__VI      0x00000100L
#define DCI_MEM_PWR_CNTL__VGA_MEM_PWR_FORCE_MASK__VI    0x00000080L
#define DCI_MEM_PWR_CNTL__VIP_MEM_PWR_DIS_MASK__VI      0x40000000L
#define DCI_MEM_PWR_CNTL__VIP_MEM_PWR_FORCE_MASK__VI    0x20000000L
#define DCI_MEM_PWR_STATUS2__DMIF1_ASYNC_MEM_PWR_STATE_MASK__VI 0x00000003L
#define DCI_MEM_PWR_STATUS2__DMIF1_CHUNK_MEM_PWR_STATE_MASK__VI 0x00000010L
#define DCI_MEM_PWR_STATUS2__DMIF1_DATA_MEM_PWR_STATE_MASK__VI 0x0000000cL
#define DCI_MEM_PWR_STATUS2__DMIF2_ASYNC_MEM_PWR_STATE_MASK__VI 0x00000060L
#define DCI_MEM_PWR_STATUS2__DMIF2_CHUNK_MEM_PWR_STATE_MASK__VI 0x00000200L
#define DCI_MEM_PWR_STATUS2__DMIF2_DATA_MEM_PWR_STATE_MASK__VI 0x00000180L
#define DCI_MEM_PWR_STATUS2__DMIF3_ASYNC_MEM_PWR_STATE_MASK__VI 0x00000c00L
#define DCI_MEM_PWR_STATUS2__DMIF3_CHUNK_MEM_PWR_STATE_MASK__VI 0x00004000L
#define DCI_MEM_PWR_STATUS2__DMIF3_DATA_MEM_PWR_STATE_MASK__VI 0x00003000L
#define DCI_MEM_PWR_STATUS2__DMIF4_ASYNC_MEM_PWR_STATE_MASK__VI 0x00018000L
#define DCI_MEM_PWR_STATUS2__DMIF4_CHUNK_MEM_PWR_STATE_MASK__VI 0x00080000L
#define DCI_MEM_PWR_STATUS2__DMIF4_DATA_MEM_PWR_STATE_MASK__VI 0x00060000L
#define DCI_MEM_PWR_STATUS2__DMIF5_ASYNC_MEM_PWR_STATE_MASK__VI 0x00300000L
#define DCI_MEM_PWR_STATUS2__DMIF5_CHUNK_MEM_PWR_STATE_MASK__VI 0x01000000L
#define DCI_MEM_PWR_STATUS2__DMIF5_DATA_MEM_PWR_STATE_MASK__VI 0x00c00000L
#define DCI_MEM_PWR_STATUS__DMCU_ERAM_MEM_PWR_STATE_MASK__VI 0x00000600L
#define DCI_MEM_PWR_STATUS__DMCU_IRAM_MEM_PWR_STATE_MASK__VI 0x00000800L
#define DCI_MEM_PWR_STATUS__DMIF0_ASYNC_MEM_PWR_STATE_MASK__VI 0x03000000L
#define DCI_MEM_PWR_STATUS__DMIF0_CHUNK_MEM_PWR_STATE_MASK__VI 0x10000000L
#define DCI_MEM_PWR_STATUS__DMIF0_DATA_MEM_PWR_STATE_MASK__VI 0x0c000000L
#define DCI_MEM_PWR_STATUS__DMIF_RDREQ_MEM1_PWR_STATE_MASK__VI 0x00000003L
#define DCI_MEM_PWR_STATUS__DMIF_RDREQ_MEM2_PWR_STATE_MASK__VI 0x0000000cL
#define DCI_MEM_PWR_STATUS__FBC_MEM_PWR_STATE_MASK__VI  0x00003000L
#define DCI_MEM_PWR_STATUS__MCIF_CWB0_MEM_PWR_STATE_MASK__VI 0x000c0000L
#define DCI_MEM_PWR_STATUS__MCIF_CWB1_MEM_PWR_STATE_MASK__VI 0x00300000L
#define DCI_MEM_PWR_STATUS__MCIF_DWB_MEM_PWR_STATE_MASK__VI 0x00030000L
#define DCI_MEM_PWR_STATUS__MCIF_MEM_PWR_STATE_MASK__VI 0x0000c000L
#define DCI_MEM_PWR_STATUS__MCIF_RDREQ_MEM_PWR_STATE_MASK__VI 0x00000010L
#define DCI_MEM_PWR_STATUS__MCIF_WRREQ_MEM_PWR_STATE_MASK__VI 0x00000040L
#define DCI_MEM_PWR_STATUS__VGA_MEM_PWR_STATE_MASK__VI  0x00000100L
#define DCI_MEM_PWR_STATUS__VIP_MEM_PWR_STATE_MASK__VI  0x00400000L
#define DCI_PG_DEBUG_CONFIG__DCI_PG_DBG_EN_MASK__VI     0x00000001L
#define DCI_SOFT_RESET__DCFEV0_C_SOFT_RESET_MASK__VI    0x00000800L
#define DCI_SOFT_RESET__DCFEV0_L_SOFT_RESET_MASK__VI    0x00000400L
#define DCI_SOFT_RESET__DMIF0_SOFT_RESET_MASK__VI       0x00000010L
#define DCI_SOFT_RESET__DMIF1_SOFT_RESET_MASK__VI       0x00000020L
#define DCI_SOFT_RESET__DMIF2_SOFT_RESET_MASK__VI       0x00000040L
#define DCI_SOFT_RESET__DMIF3_SOFT_RESET_MASK__VI       0x00000080L
#define DCI_SOFT_RESET__DMIF4_SOFT_RESET_MASK__VI       0x00000100L
#define DCI_SOFT_RESET__DMIF5_SOFT_RESET_MASK__VI       0x00000200L
#define DCI_SOFT_RESET__DMIFARB_SOFT_RESET_MASK__VI     0x00001000L
#define DCI_SOFT_RESET__FBC_SOFT_RESET_MASK__VI         0x00000008L
#define DCI_SOFT_RESET__MCIF_CWB0_SOFT_RESET_MASK__VI   0x00020000L
#define DCI_SOFT_RESET__MCIF_CWB1_SOFT_RESET_MASK__VI   0x00040000L
#define DCI_SOFT_RESET__MCIF_DWB_SOFT_RESET_MASK__VI    0x00010000L
#define DCI_SOFT_RESET__MCIF_SOFT_RESET_MASK__VI        0x00000004L
#define DCI_SOFT_RESET__VGA_SOFT_RESET_MASK__VI         0x00000001L
#define DCI_SOFT_RESET__VIP_SOFT_RESET_MASK__VI         0x00000002L
#define DCO_CLK_CNTL__DCO_TEST_CLK_SEL_MASK__VI         0x0000001fL
#define DCO_CLK_CNTL__DISPCLK_G_ABM_GATE_DIS_MASK__VI   0x00000040L
#define DCO_CLK_CNTL__DISPCLK_G_DACA_GATE_DIS_MASK__VI  0x00000100L
#define DCO_CLK_CNTL__DISPCLK_G_DACB_GATE_DIS_MASK__VI  0x00000200L
#define DCO_CLK_CNTL__DISPCLK_G_DIGA_GATE_DIS_MASK__VI  0x01000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGB_GATE_DIS_MASK__VI  0x02000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGC_GATE_DIS_MASK__VI  0x04000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGD_GATE_DIS_MASK__VI  0x08000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGE_GATE_DIS_MASK__VI  0x10000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGF_GATE_DIS_MASK__VI  0x20000000L
#define DCO_CLK_CNTL__DISPCLK_G_DIGG_GATE_DIS_MASK__VI  0x40000000L
#define DCO_CLK_CNTL__DISPCLK_G_DVO_GATE_DIS_MASK__VI   0x00000080L
#define DCO_CLK_CNTL__DISPCLK_G_FMT0_GATE_DIS_MASK__VI  0x00010000L
#define DCO_CLK_CNTL__DISPCLK_G_FMT1_GATE_DIS_MASK__VI  0x00020000L
#define DCO_CLK_CNTL__DISPCLK_G_FMT2_GATE_DIS_MASK__VI  0x00040000L
#define DCO_CLK_CNTL__DISPCLK_G_FMT3_GATE_DIS_MASK__VI  0x00080000L
#define DCO_CLK_CNTL__DISPCLK_G_FMT4_GATE_DIS_MASK__VI  0x00100000L
#define DCO_CLK_CNTL__DISPCLK_G_FMT5_GATE_DIS_MASK__VI  0x00200000L
#define DCO_CLK_CNTL__DISPCLK_R_DCO_GATE_DIS_MASK__VI   0x00000020L
#define DCO_CLK_CNTL__REFCLK_R_DCO_GATE_DIS_MASK__VI    0x00000400L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_ABM_RAMP_DIS_MASK__VI 0x00000040L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACA_RAMP_DIS_MASK__VI 0x00000100L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DACB_RAMP_DIS_MASK__VI 0x00000200L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGA_RAMP_DIS_MASK__VI 0x01000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGB_RAMP_DIS_MASK__VI 0x02000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGC_RAMP_DIS_MASK__VI 0x04000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGD_RAMP_DIS_MASK__VI 0x08000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGE_RAMP_DIS_MASK__VI 0x10000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGF_RAMP_DIS_MASK__VI 0x20000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DIGG_RAMP_DIS_MASK__VI 0x40000000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_DVO_RAMP_DIS_MASK__VI 0x00000080L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT0_RAMP_DIS_MASK__VI 0x00010000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT1_RAMP_DIS_MASK__VI 0x00020000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT2_RAMP_DIS_MASK__VI 0x00040000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT3_RAMP_DIS_MASK__VI 0x00080000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT4_RAMP_DIS_MASK__VI 0x00100000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_G_FMT5_RAMP_DIS_MASK__VI 0x00200000L
#define DCO_CLK_RAMP_CNTL__DISPCLK_R_DCO_RAMP_DIS_MASK__VI 0x00000020L
#define DCO_CLK_RAMP_CNTL__REFCLK_R_DCO_RAMP_DIS_MASK__VI 0x00000010L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_CRTC_MANUAL_FLOW_CONTROL_MASK__VI 0x80000000L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE0_EXT_VSYNC_MUX_MASK__VI 0x00000007L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE1_EXT_VSYNC_MUX_MASK__VI 0x00000070L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE2_EXT_VSYNC_MUX_MASK__VI 0x00000700L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE3_EXT_VSYNC_MUX_MASK__VI 0x00007000L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE4_EXT_VSYNC_MUX_MASK__VI 0x00070000L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_DCFE5_EXT_VSYNC_MUX_MASK__VI 0x00700000L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_GENERICB_EXT_VSYNC_MASK_MASK__VI 0x70000000L
#define DCO_DCFE_EXT_VSYNC_CNTL__DCO_SWAPLOCKB_EXT_VSYNC_MASK_MASK__VI 0x07000000L
#define DCO_MEM_PWR_CTRL2__HDMI_MEM_PWR_MODE_SEL_MASK__VI 0x00000003L
#define DCO_MEM_PWR_CTRL__DPA_LIGHT_SLEEP_DIS_MASK__VI  0x00000010L
#define DCO_MEM_PWR_CTRL__DPB_LIGHT_SLEEP_DIS_MASK__VI  0x00000020L
#define DCO_MEM_PWR_CTRL__DPC_LIGHT_SLEEP_DIS_MASK__VI  0x00000040L
#define DCO_MEM_PWR_CTRL__DPD_LIGHT_SLEEP_DIS_MASK__VI  0x00000080L
#define DCO_MEM_PWR_CTRL__DPE_LIGHT_SLEEP_DIS_MASK__VI  0x00000100L
#define DCO_MEM_PWR_CTRL__DPF_LIGHT_SLEEP_DIS_MASK__VI  0x00000200L
#define DCO_MEM_PWR_CTRL__DPG_LIGHT_SLEEP_DIS_MASK__VI  0x00000400L
#define DCO_MEM_PWR_CTRL__HDMI0_MEM_PWR_DIS_MASK__VI    0x00002000L
#define DCO_MEM_PWR_CTRL__HDMI0_MEM_PWR_FORCE_MASK__VI  0x00001800L
#define DCO_MEM_PWR_CTRL__HDMI1_MEM_PWR_DIS_MASK__VI    0x00010000L
#define DCO_MEM_PWR_CTRL__HDMI1_MEM_PWR_FORCE_MASK__VI  0x0000c000L
#define DCO_MEM_PWR_CTRL__HDMI2_MEM_PWR_DIS_MASK__VI    0x00080000L
#define DCO_MEM_PWR_CTRL__HDMI2_MEM_PWR_FORCE_MASK__VI  0x00060000L
#define DCO_MEM_PWR_CTRL__HDMI3_MEM_PWR_DIS_MASK__VI    0x00400000L
#define DCO_MEM_PWR_CTRL__HDMI3_MEM_PWR_FORCE_MASK__VI  0x00300000L
#define DCO_MEM_PWR_CTRL__HDMI4_MEM_PWR_DIS_MASK__VI    0x02000000L
#define DCO_MEM_PWR_CTRL__HDMI4_MEM_PWR_FORCE_MASK__VI  0x01800000L
#define DCO_MEM_PWR_CTRL__HDMI5_MEM_PWR_DIS_MASK__VI    0x10000000L
#define DCO_MEM_PWR_CTRL__HDMI5_MEM_PWR_FORCE_MASK__VI  0x0c000000L
#define DCO_MEM_PWR_CTRL__HDMI6_MEM_PWR_DIS_MASK__VI    0x80000000L
#define DCO_MEM_PWR_CTRL__HDMI6_MEM_PWR_FORCE_MASK__VI  0x60000000L
#define DCO_MEM_PWR_CTRL__I2C_LIGHT_SLEEP_DIS_MASK__VI  0x00000002L
#define DCO_MEM_PWR_CTRL__I2C_LIGHT_SLEEP_FORCE_MASK__VI 0x00000001L
#define DCO_MEM_PWR_CTRL__MVP_LIGHT_SLEEP_DIS_MASK__VI  0x00000008L
#define DCO_MEM_PWR_CTRL__TVOUT_LIGHT_SLEEP_DIS_MASK__VI 0x00000004L
#define DCO_MEM_PWR_STATUS__DPA_MEM_PWR_STATE_MASK__VI  0x00000008L
#define DCO_MEM_PWR_STATUS__DPB_MEM_PWR_STATE_MASK__VI  0x00000010L
#define DCO_MEM_PWR_STATUS__DPC_MEM_PWR_STATE_MASK__VI  0x00000020L
#define DCO_MEM_PWR_STATUS__DPD_MEM_PWR_STATE_MASK__VI  0x00000040L
#define DCO_MEM_PWR_STATUS__DPE_MEM_PWR_STATE_MASK__VI  0x00000080L
#define DCO_MEM_PWR_STATUS__DPF_MEM_PWR_STATE_MASK__VI  0x00000100L
#define DCO_MEM_PWR_STATUS__DPG_MEM_PWR_STATE_MASK__VI  0x00000200L
#define DCO_MEM_PWR_STATUS__HDMI0_MEM_PWR_STATE_MASK__VI 0x00000c00L
#define DCO_MEM_PWR_STATUS__HDMI1_MEM_PWR_STATE_MASK__VI 0x00003000L
#define DCO_MEM_PWR_STATUS__HDMI2_MEM_PWR_STATE_MASK__VI 0x0000c000L
#define DCO_MEM_PWR_STATUS__HDMI3_MEM_PWR_STATE_MASK__VI 0x00030000L
#define DCO_MEM_PWR_STATUS__HDMI4_MEM_PWR_STATE_MASK__VI 0x000c0000L
#define DCO_MEM_PWR_STATUS__HDMI5_MEM_PWR_STATE_MASK__VI 0x00300000L
#define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK__VI 0x00c00000L
#define DCO_MEM_PWR_STATUS__I2C_MEM_PWR_STATE_MASK__VI  0x00000001L
#define DCO_MEM_PWR_STATUS__MVP_MEM_PWR_STATE_MASK__VI  0x00000004L
#define DCO_MEM_PWR_STATUS__TVOUT_MEM_PWR_STATE_MASK__VI 0x00000002L
#define DCO_POWER_MANAGEMENT_CNTL__PM_ALL_BUSY_OFF_MASK__VI 0x00000100L
#define DCO_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET_MASK__VI 0x00000001L
#define DCO_SCRATCH0__DCO_SCRATCH0_MASK__VI             0xffffffffL
#define DCO_SCRATCH1__DCO_SCRATCH1_MASK__VI             0xffffffffL
#define DCO_SCRATCH2__DCO_SCRATCH2_MASK__VI             0xffffffffL
#define DCO_SCRATCH3__DCO_SCRATCH3_MASK__VI             0xffffffffL
#define DCO_SCRATCH4__DCO_SCRATCH4_MASK__VI             0xffffffffL
#define DCO_SCRATCH5__DCO_SCRATCH5_MASK__VI             0xffffffffL
#define DCO_SCRATCH6__DCO_SCRATCH6_MASK__VI             0xffffffffL
#define DCO_SCRATCH7__DCO_SCRATCH7_MASK__VI             0xffffffffL
#define DCO_SOFT_RESET__ABM_SOFT_RESET_MASK__VI         0x02000000L
#define DCO_SOFT_RESET__DACA_SOFT_RESET_MASK__VI        0x00000001L
#define DCO_SOFT_RESET__DB_CLK_SOFT_RESET_MASK__VI      0x00001000L
#define DCO_SOFT_RESET__DVO_SOFT_RESET_MASK__VI         0x08000000L
#define DCO_SOFT_RESET__FMT0_SOFT_RESET_MASK__VI        0x00010000L
#define DCO_SOFT_RESET__FMT1_SOFT_RESET_MASK__VI        0x00020000L
#define DCO_SOFT_RESET__FMT2_SOFT_RESET_MASK__VI        0x00040000L
#define DCO_SOFT_RESET__FMT3_SOFT_RESET_MASK__VI        0x00080000L
#define DCO_SOFT_RESET__FMT4_SOFT_RESET_MASK__VI        0x00100000L
#define DCO_SOFT_RESET__FMT5_SOFT_RESET_MASK__VI        0x00200000L
#define DCO_SOFT_RESET__I2S0_SPDIF0_SOFT_RESET_MASK__VI 0x00000010L
#define DCO_SOFT_RESET__I2S1_SOFT_RESET_MASK__VI        0x00000020L
#define DCO_SOFT_RESET__MVP_SOFT_RESET_MASK__VI         0x01000000L
#define DCO_SOFT_RESET__SPDIF1_SOFT_RESET_MASK__VI      0x00000040L
#define DCO_STEREOSYNC_SEL__GENERICA_STEREOSYNC_SEL_MASK__VI 0x00000007L
#define DCO_STEREOSYNC_SEL__GENERICB_STEREOSYNC_SEL_MASK__VI 0x00070000L
#define DCO_TEST_DEBUG_DATA__DCO_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DCO_TEST_DEBUG_INDEX__DCO_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DCO_TEST_DEBUG_INDEX__DCO_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DCPG_TEST_DEBUG_DATA__DCPG_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DCPG_TEST_DEBUG_INDEX__DCPG_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DCP_DEBUG2__DCP_DEBUG2_MASK__VI                 0xffffffffL
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_DATA_MASK__VI 0x0003ffffL
#define DCP_FP_CONVERTED_FIELD__DCP_FP_CONVERTED_FIELD_INDEX_MASK__VI 0x07f00000L
#define DCP_GSL_CONTROL__DCP_GSL0_EN_MASK__VI           0x00000001L
#define DCP_GSL_CONTROL__DCP_GSL1_EN_MASK__VI           0x00000002L
#define DCP_GSL_CONTROL__DCP_GSL2_EN_MASK__VI           0x00000004L
#define DCP_GSL_CONTROL__DCP_GSL_DELAY_SURFACE_UPDATE_PENDING_MASK__VI 0x08000000L
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_CHECK_DELAY_MASK__VI 0xf0000000L
#define DCP_GSL_CONTROL__DCP_GSL_HSYNC_FLIP_FORCE_DELAY_MASK__VI 0x0000f000L
#define DCP_GSL_CONTROL__DCP_GSL_MASTER_EN_MASK__VI     0x00010000L
#define DCP_GSL_CONTROL__DCP_GSL_MODE_MASK__VI          0x00000300L
#define DCP_GSL_CONTROL__DCP_GSL_SYNC_SOURCE_MASK__VI   0x03000000L
#define DCP_GSL_CONTROL__DCP_GSL_XDMA_GROUP_MASK__VI    0x00060000L
#define DCP_GSL_CONTROL__DCP_GSL_XDMA_GROUP_UNDERFLOW_EN_MASK__VI 0x00080000L
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP_MASK__VI 0x000001f0L
#define DCP_RANDOM_SEEDS__DCP_RAND_B_SEED_MASK__VI      0x00ff0000L
#define DCP_RANDOM_SEEDS__DCP_RAND_G_SEED_MASK__VI      0x0000ff00L
#define DCP_RANDOM_SEEDS__DCP_RAND_R_SEED_MASK__VI      0x000000ffL
#define DCP_SPATIAL_DITHER_CNTL__DCP_FRAME_RANDOM_ENABLE_MASK__VI 0x00000100L
#define DCP_SPATIAL_DITHER_CNTL__DCP_HIGHPASS_RANDOM_ENABLE_MASK__VI 0x00000400L
#define DCP_SPATIAL_DITHER_CNTL__DCP_RGB_RANDOM_ENABLE_MASK__VI 0x00000200L
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_DEPTH_MASK__VI 0x000000c0L
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_EN_MASK__VI 0x00000001L
#define DCP_SPATIAL_DITHER_CNTL__DCP_SPATIAL_DITHER_MODE_MASK__VI 0x00000030L
#define DCRX_PHY_MACRO_CNTL_RESERVED0__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED100__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED101__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED102__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED103__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED104__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED105__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED106__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED107__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED108__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED109__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED10__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED110__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED111__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED112__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED113__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED114__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED115__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED116__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED117__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED118__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED119__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED11__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED120__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED121__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED122__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED123__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED124__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED125__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED126__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED127__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED128__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED129__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED12__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED130__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED131__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED132__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED133__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED134__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED135__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED136__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED137__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED138__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED139__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED13__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED140__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED141__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED142__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED143__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED144__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED145__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED146__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED147__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED148__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED149__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED14__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED150__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED151__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED152__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED153__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED154__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED155__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED156__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED157__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED158__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED159__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED15__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED160__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED161__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED162__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED163__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED164__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED165__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED166__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED167__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED168__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED169__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED16__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED170__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED171__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED172__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED173__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED174__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED175__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED176__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED177__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED178__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED179__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED17__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED180__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED181__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED182__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED183__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED184__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED185__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED186__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED187__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED188__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED189__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED18__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED190__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED191__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED192__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED193__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED194__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED195__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED196__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED197__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED198__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED199__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED19__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED1__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED200__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED201__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED202__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED203__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED204__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED205__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED206__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED207__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED208__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED209__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED20__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED210__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED211__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED212__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED213__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED214__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED215__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED216__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED217__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED218__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED219__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED21__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED220__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED221__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED222__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED223__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED224__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED225__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED226__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED227__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED228__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED229__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED22__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED230__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED231__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED232__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED233__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED234__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED235__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED236__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED237__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED238__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED239__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED23__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED240__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED241__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED242__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED243__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED244__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED245__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED246__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED247__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED248__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED249__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED24__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED250__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED251__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED252__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED253__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED254__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED255__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED256__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED257__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED258__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED259__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED25__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED260__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED261__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED262__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED263__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED264__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED265__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED266__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED267__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED268__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED269__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED26__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED270__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED271__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED272__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED273__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED274__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED275__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED276__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED277__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED278__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED279__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED27__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED280__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED281__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED282__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED283__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED284__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED285__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED286__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED287__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED288__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED289__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED28__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED290__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED291__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED292__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED293__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED294__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED295__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED296__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED297__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED298__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED299__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED29__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED2__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED300__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED301__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED302__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED303__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED304__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED305__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED306__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED307__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED308__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED309__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED30__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED310__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED311__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED312__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED313__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED314__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED315__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED316__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED317__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED318__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED319__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED31__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED320__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED321__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED322__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED323__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED324__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED325__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED326__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED327__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED328__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED329__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED32__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED330__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED331__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED332__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED333__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED334__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED335__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED336__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED337__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED338__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED339__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED33__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED340__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED341__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED342__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED343__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED344__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED345__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED346__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED347__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED348__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED349__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED34__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED350__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED351__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED352__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED353__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED354__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED355__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED356__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED357__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED358__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED359__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED35__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED360__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED361__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED362__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED363__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED364__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED365__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED366__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED367__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED368__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED369__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED36__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED370__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED371__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED372__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED373__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED374__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED375__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED376__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED377__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED378__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED379__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED37__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED38__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED39__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED3__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED40__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED41__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED42__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED43__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED44__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED45__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED46__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED47__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED48__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED49__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED4__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED50__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED51__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED52__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED53__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED54__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED55__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED56__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED57__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED58__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED59__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED5__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED60__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED61__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED62__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED63__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED64__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED65__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED66__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED67__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED68__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED69__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED6__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED70__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED71__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED72__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED73__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED74__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED75__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED76__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED77__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED78__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED79__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED7__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED80__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED81__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED82__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED83__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED84__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED85__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED86__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED87__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED88__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED89__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED8__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED90__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED91__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED92__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED93__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED94__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED95__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED96__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED97__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED98__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED99__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DCRX_PHY_MACRO_CNTL_RESERVED9__DCRX_PHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DC_ABM1_CNTL__ABM1_BLANK_MODE_SUPPORT_ENABLE_MASK__VI 0x80000000L
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT_MASK__VI       0x00000700L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN_MASK__VI 0x00800000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL_MASK__VI 0x07000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN_MASK__VI 0x20000000L
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_B_PIXEL_VALUE_MASK__VI 0x3ff00000L
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_G_PIXEL_VALUE_MASK__VI 0x000ffc00L
#define DC_ABM1_OVERSCAN_PIXEL_VALUE__ABM1_OVERSCAN_R_PIXEL_VALUE_MASK__VI 0x000003ffL
#define DC_DVODATA_CONFIG__DVO_ALTER_MAPPING_EN_MASK__VI 0x00200000L
#define DC_DVODATA_CONFIG__VIP_ALTER_MAPPING_EN_MASK__VI 0x00100000L
#define DC_DVODATA_CONFIG__VIP_MUX_EN_MASK__VI          0x00080000L
#define DC_GENERICA__GENERICA_SEL_MASK__VI              0x00000f80L
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_DIV2_SEL_MASK__VI 0x07000000L
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_CLK_SEL_MASK__VI 0x00070000L
#define DC_GENERICA__GENERICA_UNIPHY_FBDIV_SSC_CLK_SEL_MASK__VI 0x00700000L
#define DC_GENERICA__GENERICA_UNIPHY_REFDIV_CLK_SEL_MASK__VI 0x00007000L
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_DIV2_SEL_MASK__VI 0x07000000L
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_CLK_SEL_MASK__VI 0x00070000L
#define DC_GENERICB__GENERICB_UNIPHY_FBDIV_SSC_CLK_SEL_MASK__VI 0x00700000L
#define DC_GENERICB__GENERICB_UNIPHY_REFDIV_CLK_SEL_MASK__VI 0x00007000L
#define DC_GPIO_DDC1_MASK__ALLOW_HW_DDC1_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDC2_MASK__ALLOW_HW_DDC2_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDC3_MASK__ALLOW_HW_DDC3_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDC4_MASK__ALLOW_HW_DDC4_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDC5_MASK__ALLOW_HW_DDC5_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDC6_MASK__ALLOW_HW_DDC6_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGACLK_A_MASK__VI  0x00000001L
#define DC_GPIO_DDCVGA_A__DC_GPIO_DDCVGADATA_A_MASK__VI 0x00000100L
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGACLK_EN_MASK__VI 0x00000001L
#define DC_GPIO_DDCVGA_EN__DC_GPIO_DDCVGADATA_EN_MASK__VI 0x00000100L
#define DC_GPIO_DDCVGA_MASK__ALLOW_HW_DDCVGA_PD_EN_MASK__VI 0x00400000L
#define DC_GPIO_DDCVGA_MASK__AUXVGA_POL_MASK__VI        0x00100000L
#define DC_GPIO_DDCVGA_MASK__AUX_PADVGA_MODE_MASK__VI   0x00010000L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_MASK_MASK__VI 0x00000001L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_RECV_MASK__VI 0x00000040L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGACLK_STR_MASK__VI 0x0f000000L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_MASK_MASK__VI 0x00000100L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_PD_EN_MASK__VI 0x00001000L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_RECV_MASK__VI 0x00004000L
#define DC_GPIO_DDCVGA_MASK__DC_GPIO_DDCVGADATA_STR_MASK__VI 0xf0000000L
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGACLK_Y_MASK__VI  0x00000001L
#define DC_GPIO_DDCVGA_Y__DC_GPIO_DDCVGADATA_Y_MASK__VI 0x00000100L
#define DC_GPIO_DEBUG__DC_GPIO_CHIP_DEBUG_OUT_PIN_SEL_MASK__VI 0x00010000L
#define DC_GPIO_DEBUG__DC_GPIO_DEBUG_BUS_FLOP_EN_MASK__VI 0x00020000L
#define DC_GPIO_DEBUG__DPRX_LOOPBACK_ENABLE_MASK__VI    0x80000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A_MASK__VI    0x20000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A_MASK__VI   0x1f000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN_MASK__VI  0x20000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN_MASK__VI 0x1f000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK_MASK__VI 0x20000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK_MASK__VI 0x1f000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y_MASK__VI    0x20000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y_MASK__VI   0x1f000000L
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_CLK_A_MASK__VI   0x00000001L
#define DC_GPIO_GENLK_A__DC_GPIO_GENLK_VSYNC_A_MASK__VI 0x00000100L
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_A_A_MASK__VI  0x00010000L
#define DC_GPIO_GENLK_A__DC_GPIO_SWAPLOCK_B_A_MASK__VI  0x01000000L
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_CLK_EN_MASK__VI 0x00000001L
#define DC_GPIO_GENLK_EN__DC_GPIO_GENLK_VSYNC_EN_MASK__VI 0x00000100L
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_A_EN_MASK__VI 0x00010000L
#define DC_GPIO_GENLK_EN__DC_GPIO_SWAPLOCK_B_EN_MASK__VI 0x01000000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_MASK_MASK__VI 0x00000001L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PD_DIS_MASK__VI 0x00000002L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_PU_EN_MASK__VI 0x00000008L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_CLK_RECV_MASK__VI 0x00000004L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_MASK_MASK__VI 0x00000100L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PD_DIS_MASK__VI 0x00000200L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_PU_EN_MASK__VI 0x00000800L
#define DC_GPIO_GENLK_MASK__DC_GPIO_GENLK_VSYNC_RECV_MASK__VI 0x00000400L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_MASK_MASK__VI 0x00010000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PD_DIS_MASK__VI 0x00020000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_PU_EN_MASK__VI 0x00080000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_A_RECV_MASK__VI 0x00040000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_MASK_MASK__VI 0x01000000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PD_DIS_MASK__VI 0x02000000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_PU_EN_MASK__VI 0x08000000L
#define DC_GPIO_GENLK_MASK__DC_GPIO_SWAPLOCK_B_RECV_MASK__VI 0x04000000L
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_CLK_Y_MASK__VI   0x00000001L
#define DC_GPIO_GENLK_Y__DC_GPIO_GENLK_VSYNC_Y_MASK__VI 0x00000100L
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_A_Y_MASK__VI  0x00010000L
#define DC_GPIO_GENLK_Y__DC_GPIO_SWAPLOCK_B_Y_MASK__VI  0x01000000L
#define DC_GPIO_HPD_EN__HPD1_SCHMEN_PI_MASK__VI         0x00000002L
#define DC_GPIO_HPD_EN__HPD1_SEL0_MASK__VI              0x00000040L
#define DC_GPIO_HPD_EN__HPD1_SLEWNCORE_MASK__VI         0x00000004L
#define DC_GPIO_HPD_EN__RX_HPD_SCHMEN_PI_MASK__VI       0x00000008L
#define DC_GPIO_HPD_EN__RX_HPD_SEL0_MASK__VI            0x00000080L
#define DC_GPIO_HPD_EN__RX_HPD_SLEWNCORE_MASK__VI       0x00000010L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_PD_DIS_MASK__VI  0x00000200L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_RECV_MASK__VI    0x00000400L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_PD_DIS_MASK__VI  0x00020000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_RECV_MASK__VI    0x00040000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK_MASK__VI    0x00100000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_PD_DIS_MASK__VI  0x00200000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_RECV_MASK__VI    0x00400000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK_MASK__VI    0x01000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_PD_DIS_MASK__VI  0x02000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_RECV_MASK__VI    0x04000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_PD_DIS_MASK__VI  0x20000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_RECV_MASK__VI    0x40000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_MASK_MASK__VI  0x00000002L
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_PD_DIS_MASK__VI 0x00000004L
#define DC_GPIO_HPD_MASK__DC_GPIO_RX_HPD_RX_SEL_MASK__VI 0x00000008L
#define DC_GPIO_I2CPAD_A__DC_GPIO_SCL_A_MASK__VI        0x00000001L
#define DC_GPIO_I2CPAD_A__DC_GPIO_SDA_A_MASK__VI        0x00000002L
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SCL_EN_MASK__VI      0x00000001L
#define DC_GPIO_I2CPAD_EN__DC_GPIO_SDA_EN_MASK__VI      0x00000002L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_MASK_MASK__VI  0x00000001L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_PD_DIS_MASK__VI 0x00000002L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SCL_RECV_MASK__VI  0x00000004L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_MASK_MASK__VI  0x00000010L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_PD_DIS_MASK__VI 0x00000020L
#define DC_GPIO_I2CPAD_MASK__DC_GPIO_SDA_RECV_MASK__VI  0x00000040L
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SN_MASK__VI 0x0000000fL
#define DC_GPIO_I2CPAD_STRENGTH__I2C_STRENGTH_SP_MASK__VI 0x000000f0L
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SCL_Y_MASK__VI        0x00000001L
#define DC_GPIO_I2CPAD_Y__DC_GPIO_SDA_Y_MASK__VI        0x00000002L
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SN_MASK__VI 0x0000000fL
#define DC_GPIO_PAD_STRENGTH_1__GENLK_STRENGTH_SP_MASK__VI 0x000000f0L
#define DC_GPIO_PAD_STRENGTH_1__RX_HPD_STRENGTH_SN_MASK__VI 0x00000f00L
#define DC_GPIO_PAD_STRENGTH_1__RX_HPD_STRENGTH_SP_MASK__VI 0x0000f000L
#define DC_GPIO_PAD_STRENGTH_2__EXT_RESET_DRVSTRENGTH_MASK__VI 0x00000700L
#define DC_GPIO_PAD_STRENGTH_2__REF_27_DRVSTRENGTH_MASK__VI 0x00007000L
#define DC_GPIO_PAD_STRENGTH_2__REF_27_SRC_SEL_MASK__VI 0xc0000000L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_HSYNC_IN_A_MASK__VI   0x80000000L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_VSYNC_IN_A_MASK__VI   0x01000000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_HSYNC_IN_EN_MASK__VI 0x80000000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VSYNC_IN_EN_MASK__VI 0x01000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_MASK_MASK__VI 0x10000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_PD_DIS_MASK__VI 0x20000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_HSYNC_IN_RECV_MASK__VI 0x40000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_MASK_MASK__VI 0x01000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_PD_DIS_MASK__VI 0x02000000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_VSYNC_IN_RECV_MASK__VI 0x04000000L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_HSYNC_IN_MASK__VI     0x80000000L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_VSYNC_IN_MASK__VI     0x01000000L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_CRTC_HSYNC_MASK_MASK__VI 0x07000000L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_CRTC_VSYNC_MASK_MASK__VI 0x70000000L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT_MASK__VI 0x0000003fL
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D1_VSYNC_NOM_MASK__VI 0x00000700L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D2_VSYNC_NOM_MASK__VI 0x00003800L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D3_VSYNC_NOM_MASK__VI 0x0001c000L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D4_VSYNC_NOM_MASK__VI 0x000e0000L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D5_VSYNC_NOM_MASK__VI 0x00700000L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_START_POSITION_D6_VSYNC_NOM_MASK__VI 0x03800000L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D1_P_FLIP_MASK__VI 0x00000007L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D2_P_FLIP_MASK__VI 0x00000070L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D3_P_FLIP_MASK__VI 0x00000700L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D4_P_FLIP_MASK__VI 0x00007000L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D5_P_FLIP_MASK__VI 0x00070000L
#define DC_GPU_TIMER_START_POSITION_P_FLIP__DC_GPU_TIMER_START_POSITION_D6_P_FLIP_MASK__VI 0x00700000L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D1_V_UPDATE_MASK__VI 0x00000007L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D2_V_UPDATE_MASK__VI 0x00000070L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D3_V_UPDATE_MASK__VI 0x00000700L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D4_V_UPDATE_MASK__VI 0x00007000L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D5_V_UPDATE_MASK__VI 0x00070000L
#define DC_GPU_TIMER_START_POSITION_V_UPDATE__DC_GPU_TIMER_START_POSITION_D6_V_UPDATE_MASK__VI 0x00700000L
#define DC_HPD_CONTROL__DC_HPD_CONNECTION_TIMER_MASK__VI 0x00001fffL
#define DC_HPD_CONTROL__DC_HPD_EN_MASK__VI              0x10000000L
#define DC_HPD_CONTROL__DC_HPD_RX_INT_TIMER_MASK__VI    0x03ff0000L
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_AUX_TX_DELAY_MASK__VI 0x000000ffL
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_AUX_TX_EN_MASK__VI 0x01000000L
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_FAST_TRAIN_DELAY_MASK__VI 0x000ff000L
#define DC_HPD_FAST_TRAIN_CNTL__DC_HPD_CONNECT_FAST_TRAIN_EN_MASK__VI 0x10000000L
#define DC_HPD_INT_CONTROL__DC_HPD_INT_ACK_MASK__VI     0x00000001L
#define DC_HPD_INT_CONTROL__DC_HPD_INT_EN_MASK__VI      0x00010000L
#define DC_HPD_INT_CONTROL__DC_HPD_INT_POLARITY_MASK__VI 0x00000100L
#define DC_HPD_INT_CONTROL__DC_HPD_RX_INT_ACK_MASK__VI  0x00100000L
#define DC_HPD_INT_CONTROL__DC_HPD_RX_INT_EN_MASK__VI   0x01000000L
#define DC_HPD_INT_STATUS__DC_HPD_INT_STATUS_MASK__VI   0x00000001L
#define DC_HPD_INT_STATUS__DC_HPD_RX_INT_STATUS_MASK__VI 0x00000100L
#define DC_HPD_INT_STATUS__DC_HPD_SENSE_DELAYED_MASK__VI 0x00000010L
#define DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK__VI        0x00000002L
#define DC_HPD_INT_STATUS__DC_HPD_TOGGLE_FILT_CON_TIMER_VAL_MASK__VI 0x000ff000L
#define DC_HPD_INT_STATUS__DC_HPD_TOGGLE_FILT_DISCON_TIMER_VAL_MASK__VI 0xff000000L
#define DC_HPD_TOGGLE_FILT_CNTL__DC_HPD_CONNECT_INT_DELAY_MASK__VI 0x000000ffL
#define DC_HPD_TOGGLE_FILT_CNTL__DC_HPD_DISCONNECT_INT_DELAY_MASK__VI 0x0ff00000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_ENABLE_MASK__VI  0x00000040L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_NUM_VALID_TRIES_MASK__VI 0x0f000000L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATE_MASK__VI 0x70000000L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_EDID_DETECT_STATUS_MASK__VI 0x00100000L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_DONE_MASK__VI 0x00000008L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_REQ_MASK__VI 0x00010000L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_STATUS_MASK__VI 0x00000003L
#define DC_I2C_DDCVGA_HW_STATUS__DC_I2C_DDCVGA_HW_URG_MASK__VI 0x00020000L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_CLK_DRIVE_EN_MASK__VI 0x00000080L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_EN_MASK__VI 0x00000001L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_DATA_DRIVE_SEL_MASK__VI 0x00000002L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_ENABLE_MASK__VI 0x00000010L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_EDID_DETECT_MODE_MASK__VI 0x00000020L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_ENABLE_MASK__VI 0x00000040L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_BYTE_DELAY_MASK__VI 0x0000ff00L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_INTRA_TRANSACTION_DELAY_MASK__VI 0x00ff0000L
#define DC_I2C_DDCVGA_SETUP__DC_I2C_DDCVGA_TIME_LIMIT_MASK__VI 0xff000000L
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_DISABLE_FILTER_DURING_STALL_MASK__VI 0x00000010L
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_PRESCALE_MASK__VI 0xffff0000L
#define DC_I2C_DDCVGA_SPEED__DC_I2C_DDCVGA_THRESHOLD_MASK__VI 0x00000003L
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_NUM_TRIES_UNTIL_VALID_MASK__VI 0x00f00000L
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_SEND_RESET_MASK__VI 0x10000000L
#define DC_I2C_EDID_DETECT_CTRL__DC_I2C_EDID_DETECT_WAIT_TIME_MASK__VI 0x0000ffffL
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_ACK_MASK__VI 0x10000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_INT_MASK__VI 0x08000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDCVGA_HW_DONE_MASK_MASK__VI 0x20000000L
#define DC_IP_REQUEST_CNTL__IP_REQUEST_EN_MASK__VI      0x00000001L
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FORMAT_MASK__VI   0x000000c0L
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FORMAT_MASK__VI   0x0000c000L
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FORMAT_MASK__VI   0x00c00000L
#define DC_LUT_RW_MODE__DC_LUT_ERROR_MASK__VI           0x00010000L
#define DC_LUT_RW_MODE__DC_LUT_ERROR_RST_MASK__VI       0x00020000L
#define DC_LUT_VGA_ACCESS_ENABLE__DC_LUT_VGA_ACCESS_ENABLE_MASK__VI 0x00000001L
#define DC_MEM_GLOBAL_PWR_REQ_CNTL__DC_MEM_GLOBAL_PWR_REQ_DIS_MASK__VI 0x00000001L
#define DC_PGCNTL_STATUS_REG__DCPG_ECO_DEBUG_MASK__VI   0xffff0000L
#define DC_PGCNTL_STATUS_REG__IPREQ_IGNORE_STATUS_MASK__VI 0x00000004L
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_BUSY_MASK__VI  0x00000001L
#define DC_PGCNTL_STATUS_REG__SWREQ_RWOP_FORCE_MASK__VI 0x00000002L
#define DC_PGFSM_CONFIG_REG__PGFSM_CONFIG_REG_MASK__VI  0xffffffffL
#define DC_PGFSM_WRITE_REG__PGFSM_WRITE_REG_MASK__VI    0xffffffffL
#define DC_PINSTRAPS__DC_PINSTRAPS_BIF_CEC_DIS_MASK__VI 0x00000400L
#define DC_PINSTRAPS__DC_PINSTRAPS_CONNECTIVITY_MASK__VI 0x000e0000L
#define DC_REF_CLK_CNTL__GENLK_CLK_OUTPUT_SEL_MASK__VI  0x00000300L
#define DEGAMMA_CONTROL__CURSOR2_DEGAMMA_MODE_MASK__VI  0x00000300L
#define DEGAMMA_CONTROL__CURSOR_DEGAMMA_MODE_MASK__VI   0x00003000L
#define DEGAMMA_CONTROL__GRPH_DEGAMMA_MODE_MASK__VI     0x00000003L
#define DEGAMMA_CONTROL__OVL_DEGAMMA_MODE_MASK__VI      0x00000030L
#define DENORM_CLAMP_CONTROL__DENORM_FACTOR_MASK__VI    0x00000003L
#define DENORM_CLAMP_RANGE_B_CB__RANGE_CLAMP_MAX_B_CB_MASK__VI 0x00000fffL
#define DENORM_CLAMP_RANGE_B_CB__RANGE_CLAMP_MIN_B_CB_MASK__VI 0x00fff000L
#define DENORM_CLAMP_RANGE_G_Y__RANGE_CLAMP_MAX_G_Y_MASK__VI 0x00000fffL
#define DENORM_CLAMP_RANGE_G_Y__RANGE_CLAMP_MIN_G_Y_MASK__VI 0x00fff000L
#define DENORM_CLAMP_RANGE_R_CR__RANGE_CLAMP_MAX_R_CR_MASK__VI 0x00000fffL
#define DENORM_CLAMP_RANGE_R_CR__RANGE_CLAMP_MIN_R_CR_MASK__VI 0x00fff000L
#define DENORM_CONTROL__DENORM_14BIT_OUT_MASK__VI       0x00000010L
#define DENORM_CONTROL__DENORM_MODE_MASK__VI            0x00000007L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE_MASK__VI 0x00080000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_MODE_MASK__VI 0x00018000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHGTOG_MASK__VI 0x00200000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_CHG_DONE_MASK__VI 0x00100000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_DONETOG_MASK__VI 0x00400000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DPREFCLK_WDIVIDER_MASK__VI 0x7f000000L
#define DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED_MASK__VI 0x00000080L
#define DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED_MASK__VI 0x00000100L
#define DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED_MASK__VI 0x00000040L
#define DEVICE_CAP2__CAS128_CMPLT_SUPPORTED_MASK__VI    0x00000200L
#define DEVICE_CAP2__LTR_SUPPORTED_MASK__VI             0x00000800L
#define DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING_MASK__VI 0x00000400L
#define DEVICE_CAP2__OBFF_SUPPORTED_MASK__VI            0x000c0000L
#define DEVICE_CAP2__TPH_CPLR_SUPPORTED_MASK__VI        0x00003000L
#define DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING_MASK__VI 0x00000080L
#define DEVICE_CNTL2__ATOMICOP_REQUEST_EN_MASK__VI      0x00000040L
#define DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK__VI    0x00000200L
#define DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK__VI       0x00000100L
#define DEVICE_CNTL2__LTR_EN_MASK__VI                   0x00000400L
#define DEVICE_CNTL2__OBFF_EN_MASK__VI                  0x00006000L
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__VI   0x00000020L
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN_MASK__VI           0x00000001L
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST_MASK__VI          0x00000010L
#define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK__VI           0x0000000cL
#define DIDT_DBR_CTRL0__UNUSED_0_MASK__VI               0xffffffc0L
#define DIDT_DBR_CTRL0__USE_REF_CLOCK_MASK__VI          0x00000002L
#define DIDT_DBR_CTRL1__MAX_POWER_MASK__VI              0xffff0000L
#define DIDT_DBR_CTRL1__MIN_POWER_MASK__VI              0x0000ffffL
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__VI 0x78000000L
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA_MASK__VI        0x00003fffL
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__VI 0x03ff0000L
#define DIDT_DBR_CTRL2__UNUSED_0_MASK__VI               0x0000c000L
#define DIDT_DBR_CTRL2__UNUSED_1_MASK__VI               0x04000000L
#define DIDT_DBR_CTRL2__UNUSED_2_MASK__VI               0x80000000L
#define DIDT_DBR_CTRL_OCP__OCP_MAX_POWER_MASK__VI       0xffff0000L
#define DIDT_DBR_CTRL_OCP__UNUSED_0_MASK__VI            0x0000ffffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT0_MASK__VI            0x000000ffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT1_MASK__VI            0x0000ff00L
#define DIDT_DBR_WEIGHT0_3__WEIGHT2_MASK__VI            0x00ff0000L
#define DIDT_DBR_WEIGHT0_3__WEIGHT3_MASK__VI            0xff000000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT4_MASK__VI            0x000000ffL
#define DIDT_DBR_WEIGHT4_7__WEIGHT5_MASK__VI            0x0000ff00L
#define DIDT_DBR_WEIGHT4_7__WEIGHT6_MASK__VI            0x00ff0000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT7_MASK__VI            0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT10_MASK__VI          0x00ff0000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT11_MASK__VI          0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT8_MASK__VI           0x000000ffL
#define DIDT_DBR_WEIGHT8_11__WEIGHT9_MASK__VI           0x0000ff00L
#define DIDT_DB_CTRL0__UNUSED_0_MASK__VI                0xffffffc0L
#define DIDT_DB_CTRL2__UNUSED_0_MASK__VI                0x0000c000L
#define DIDT_DB_CTRL2__UNUSED_1_MASK__VI                0x04000000L
#define DIDT_DB_CTRL2__UNUSED_2_MASK__VI                0x80000000L
#define DIDT_DB_CTRL_OCP__OCP_MAX_POWER_MASK__VI        0xffff0000L
#define DIDT_DB_CTRL_OCP__UNUSED_0_MASK__VI             0x0000ffffL
#define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK__VI 0x00000fc0L
#define DIDT_SQ_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK__VI 0x0003f000L
#define DIDT_SQ_CTRL0__UNUSED_0_MASK__VI                0xffffffc0L
#define DIDT_SQ_CTRL2__UNUSED_0_MASK__VI                0x0000c000L
#define DIDT_SQ_CTRL2__UNUSED_1_MASK__VI                0x04000000L
#define DIDT_SQ_CTRL2__UNUSED_2_MASK__VI                0x80000000L
#define DIDT_SQ_CTRL_OCP__OCP_MAX_POWER_MASK__VI        0xffff0000L
#define DIDT_SQ_CTRL_OCP__UNUSED_0_MASK__VI             0x0000ffffL
#define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK__VI 0x00000fc0L
#define DIDT_TCP_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK__VI 0x0003f000L
#define DIDT_TCP_CTRL0__UNUSED_0_MASK__VI               0xffffffc0L
#define DIDT_TCP_CTRL2__UNUSED_0_MASK__VI               0x0000c000L
#define DIDT_TCP_CTRL2__UNUSED_1_MASK__VI               0x04000000L
#define DIDT_TCP_CTRL2__UNUSED_2_MASK__VI               0x80000000L
#define DIDT_TCP_CTRL_OCP__OCP_MAX_POWER_MASK__VI       0xffff0000L
#define DIDT_TCP_CTRL_OCP__UNUSED_0_MASK__VI            0x0000ffffL
#define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_HI_MASK__VI 0x00000fc0L
#define DIDT_TD_CTRL0__DIDT_MAX_STALLS_ALLOWED_LO_MASK__VI 0x0003f000L
#define DIDT_TD_CTRL0__UNUSED_0_MASK__VI                0xffffffc0L
#define DIDT_TD_CTRL2__UNUSED_0_MASK__VI                0x0000c000L
#define DIDT_TD_CTRL2__UNUSED_1_MASK__VI                0x04000000L
#define DIDT_TD_CTRL2__UNUSED_2_MASK__VI                0x80000000L
#define DIDT_TD_CTRL_OCP__OCP_MAX_POWER_MASK__VI        0xffff0000L
#define DIDT_TD_CTRL_OCP__UNUSED_0_MASK__VI             0x0000ffffL
#define DIG_BE_CNTL__DIG_FE_SOURCE_SELECT_MASK__VI      0x00007f00L
#define DIG_BE_CNTL__DIG_HPD_SELECT_MASK__VI            0x70000000L
#define DIG_BE_CNTL__DIG_MODE_MASK__VI                  0x00070000L
#define DIG_BE_EN_CNTL__DIG_ENABLE_MASK__VI             0x00000001L
#define DIG_BE_EN_CNTL__DIG_SYMCLK_BE_ON_MASK__VI       0x00000100L
#define DIG_DISPCLK_SWITCH_CNTL__DIG_DISPCLK_SWITCH_POINT_MASK__VI 0x00000001L
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_ACK_MASK__VI 0x00000100L
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK__VI 0x00000010L
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_INT_MASK_MASK__VI 0x00001000L
#define DIG_DISPCLK_SWITCH_STATUS__DIG_DISPCLK_SWITCH_ALLOWED_MASK__VI 0x00000001L
#define DIG_FE_CNTL__DIG_DUAL_LINK_ENABLE_MASK__VI      0x00010000L
#define DIG_FE_CNTL__DIG_RB_SWITCH_EN_MASK__VI          0x00100000L
#define DIG_FE_CNTL__DIG_SOURCE_SELECT_MASK__VI         0x00000007L
#define DIG_FE_CNTL__DIG_START_MASK__VI                 0x00000400L
#define DIG_FE_CNTL__DIG_STEREOSYNC_GATE_EN_MASK__VI    0x00000100L
#define DIG_FE_CNTL__DIG_STEREOSYNC_SELECT_MASK__VI     0x00000070L
#define DIG_FE_CNTL__DIG_SWAP_MASK__VI                  0x00040000L
#define DIG_FE_CNTL__DIG_SYMCLK_FE_ON_MASK__VI          0x01000000L
#define DIG_FE_TEST_DEBUG_DATA__DIG_FE_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DIG_FE_TEST_DEBUG_INDEX__DIG_FE_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DIG_FE_TEST_DEBUG_INDEX__DIG_FE_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DIG_FIFO_STATUS__DIG_FIFO_CALIBRATED_MASK__VI   0x20000000L
#define DIG_FIFO_STATUS__DIG_FIFO_CAL_AVERAGE_LEVEL_MASK__VI 0x0000fc00L
#define DIG_FIFO_STATUS__DIG_FIFO_ERROR_ACK_MASK__VI    0x00000100L
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECAL_AVERAGE_MASK__VI 0x40000000L
#define DIG_FIFO_STATUS__DIG_FIFO_FORCE_RECOMP_MINMAX_MASK__VI 0x80000000L
#define DIG_FIFO_STATUS__DIG_FIFO_LEVEL_ERROR_MASK__VI  0x00000001L
#define DIG_FIFO_STATUS__DIG_FIFO_MAXIMUM_LEVEL_MASK__VI 0x001f0000L
#define DIG_FIFO_STATUS__DIG_FIFO_MINIMUM_LEVEL_MASK__VI 0x03c00000L
#define DIG_FIFO_STATUS__DIG_FIFO_OVERWRITE_LEVEL_MASK__VI 0x000000fcL
#define DIG_FIFO_STATUS__DIG_FIFO_USE_OVERWRITE_LEVEL_MASK__VI 0x00000002L
#define DIG_LANE_ENABLE__DIG_CLK_EN_MASK__VI            0x00000100L
#define DIG_LANE_ENABLE__DIG_LANE0EN_MASK__VI           0x00000001L
#define DIG_LANE_ENABLE__DIG_LANE1EN_MASK__VI           0x00000002L
#define DIG_LANE_ENABLE__DIG_LANE2EN_MASK__VI           0x00000004L
#define DIG_LANE_ENABLE__DIG_LANE3EN_MASK__VI           0x00000008L
#define DIG_SOFT_RESET__DIGA_BE_SOFT_RESET_MASK__VI     0x00000002L
#define DIG_SOFT_RESET__DIGA_FE_SOFT_RESET_MASK__VI     0x00000001L
#define DIG_SOFT_RESET__DIGB_BE_SOFT_RESET_MASK__VI     0x00000020L
#define DIG_SOFT_RESET__DIGB_FE_SOFT_RESET_MASK__VI     0x00000010L
#define DIG_SOFT_RESET__DIGC_BE_SOFT_RESET_MASK__VI     0x00000200L
#define DIG_SOFT_RESET__DIGC_FE_SOFT_RESET_MASK__VI     0x00000100L
#define DIG_SOFT_RESET__DIGD_BE_SOFT_RESET_MASK__VI     0x00002000L
#define DIG_SOFT_RESET__DIGD_FE_SOFT_RESET_MASK__VI     0x00001000L
#define DIG_SOFT_RESET__DIGE_BE_SOFT_RESET_MASK__VI     0x00020000L
#define DIG_SOFT_RESET__DIGE_FE_SOFT_RESET_MASK__VI     0x00010000L
#define DIG_SOFT_RESET__DIGF_BE_SOFT_RESET_MASK__VI     0x00200000L
#define DIG_SOFT_RESET__DIGF_FE_SOFT_RESET_MASK__VI     0x00100000L
#define DIG_SOFT_RESET__DIGG_BE_SOFT_RESET_MASK__VI     0x02000000L
#define DIG_SOFT_RESET__DIGG_FE_SOFT_RESET_MASK__VI     0x01000000L
#define DIG_SOFT_RESET__DPDBG_SOFT_RESET_MASK__VI       0x80000000L
#define DIG_TEST_DEBUG_DATA__DIG_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DIG_TEST_DEBUG_INDEX__DIG_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DIG_TEST_DEBUG_INDEX__DIG_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DISPCLK_CGTT_BLK_CTRL_REG__CGTT_DISPCLK_OVERRIDE_MASK__VI 0x00001000L
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_OVR_EN_MASK__VI 0x40000000L
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_RESET_MASK__VI 0x10000000L
#define DISPCLK_FREQ_CHANGE_CNTL__DCCG_FIFO_ERRDET_STATE_MASK__VI 0x20000000L
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_CHG_FWD_CORR_DISABLE_MASK__VI 0x80000000L
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_FREQ_RAMP_DONE_MASK__VI 0x00100000L
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_MAX_ERRDET_CYCLES_MASK__VI 0x0e000000L
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_DELAY_MASK__VI 0x00003fffL
#define DISPCLK_FREQ_CHANGE_CNTL__DISPCLK_STEP_SIZE_MASK__VI 0x000f0000L
#define DISPPLL_BG_CNTL__DISPPLL_BG_ADJ_MASK__VI        0x000000f0L
#define DISPPLL_BG_CNTL__DISPPLL_BG_PDN_MASK__VI        0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT0_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT1_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC2_VERTICAL_INTERRUPT2_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE2__CRTC3_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE2__D3BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGC_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DISP_INTERRUPT_STATUS_CONTINUE3_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D4_VLINE2_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D5_VLINE2_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__LB_D6_VLINE2_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__SCL_DISP3_MODE_CHANGE_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__AUX4_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__BUFMGR_IHIF_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT0_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT1_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC3_VERTICAL_INTERRUPT2_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE3__CRTC4_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE3__D4BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__DIGD_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__DISP_INTERRUPT_STATUS_CONTINUE4_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE3__SCL_DISP4_MODE_CHANGE_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE3__WBSCL_DATA_OVERFLOW_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE3__WBSCL_HOST_CONFLICT_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__AUX5_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT0_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT1_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC4_VERTICAL_INTERRUPT2_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE4__CRTC5_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE4__D5BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__DIGE_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__DISP_INTERRUPT_STATUS_CONTINUE5_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE4__SCL_DISP5_MODE_CHANGE_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__AUX6_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT0_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT1_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC5_VERTICAL_INTERRUPT2_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT0_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT1_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VERTICAL_INTERRUPT2_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__CRTC6_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE5__D6BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__DIGF_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__DISP_INTERRUPT_STATUS_CONTINUE6_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE5__SCL_DISP6_MODE_CHANGE_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX1_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX2_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX3_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX4_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX5_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_ERROR_INTERRUPT_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__AUX6_GTC_SYNC_LOCK_DONE_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__BUFMGR_CWB0_IHIF_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE6__BUFMGR_CWB1_IHIF_INTERRUPT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DCRX_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DIGG_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE6__DISP_INTERRUPT_STATUS_CONTINUE7_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCCG_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000800L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00001000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00002000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCI_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DCO_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__DISP_INTERRUPT_STATUS_CONTINUE8_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE7__WB_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE0_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000800L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00001000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00002000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE1_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DCFE2_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__DISP_INTERRUPT_STATUS_CONTINUE9_MASK__VI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE8__WB_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE3_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00000800L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00001000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00002000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE4_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER0_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER1_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER2_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER3_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER4_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER5_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER6_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER7_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__DCFE5_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE9__WB_PERFMON_COUNTER_OFF_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE__AUX2_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_INTERRUPT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_LOSS_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_MASK__VI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT0_MASK__VI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT1_MASK__VI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC1_VERTICAL_INTERRUPT2_MASK__VI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE__CRTC2_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE__D2BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D1_VLINE2_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE2_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK__VI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE__LB_D3_VLINE2_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE__SCL_DISP2_MODE_CHANGE_INTERRUPT_MASK__VI 0x00000001L
#define DISP_INTERRUPT_STATUS__AUX1_LS_DONE_INTERRUPT_MASK__VI 0x00100000L
#define DISP_INTERRUPT_STATUS__AUX1_SW_DONE_INTERRUPT_MASK__VI 0x00080000L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT_MASK__VI 0x00000040L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__VI 0x00000020L
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__VI 0x00000400L
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT_MASK__VI 0x00000010L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT_MASK__VI 0x00000080L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT_MASK__VI 0x00000100L
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT_MASK__VI 0x00000200L
#define DISP_INTERRUPT_STATUS__D1BLND_DATA_UNDERFLOW_INTERRUPT_MASK__VI 0x00000002L
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT_MASK__VI 0x00400000L
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT_MASK__VI 0x00800000L
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK__VI 0x00020000L
#define DISP_INTERRUPT_STATUS__DC_HPD1_RX_INTERRUPT_MASK__VI 0x00040000L
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT_MASK__VI 0x02000000L
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT_MASK__VI 0x01000000L
#define DISP_INTERRUPT_STATUS__DIGA_DISPCLK_SWITCH_ALLOWED_INTERRUPT_MASK__VI 0x00200000L
#define DISP_INTERRUPT_STATUS__DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__VI 0x00008000L
#define DISP_INTERRUPT_STATUS__DIGA_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__VI 0x00010000L
#define DISP_INTERRUPT_STATUS__DMCU_SCP_INT_MASK__VI    0x08000000L
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT_MASK__VI 0x04000000L
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK__VI 0x00000008L
#define DMCU_CTRL__DMCU_ENABLE_MASK__VI                 0x00000010L
#define DMCU_CTRL__UC_REG_RD_TIMEOUT_MASK__VI           0xffff0000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_AUX_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_AUX_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_CPU_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_CPU_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_I2C_INT_CLEAR_MASK__VI 0x00800000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_I2C_INT_OCCURRED_MASK__VI 0x00800000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_CLEAR_MASK__VI 0x04000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_OCCURRED_MASK__VI 0x04000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_CLEAR_MASK__VI 0x08000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_OCCURRED_MASK__VI 0x08000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_CLEAR_MASK__VI 0x10000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_OCCURRED_MASK__VI 0x10000000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00000400L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00000400L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_CLEAR_MASK__VI 0x00200000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_OCCURRED_MASK__VI 0x00200000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_CLEAR_MASK__VI 0x00020000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_OCCURRED_MASK__VI 0x00020000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_CLEAR_MASK__VI 0x00080000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_OCCURRED_MASK__VI 0x00080000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00000800L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00000800L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_MSA_RECEIVED_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_MSA_RECEIVED_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_SDP_RECEIVED_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_SDP_RECEIVED_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT0_CLEAR_MASK__VI 0x00000004L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT0_OCCURRED_MASK__VI 0x00000004L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT1_CLEAR_MASK__VI 0x00000008L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD0P0_VERTICAL_INT1_OCCURRED_MASK__VI 0x00000008L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_MSA_RECEIVED_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_MSA_RECEIVED_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_SDP_RECEIVED_INT_CLEAR_MASK__VI 0x00000200L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_SDP_RECEIVED_INT_OCCURRED_MASK__VI 0x00000200L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT0_CLEAR_MASK__VI 0x00000080L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT0_OCCURRED_MASK__VI 0x00000080L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT1_CLEAR_MASK__VI 0x00000100L
#define DMCU_DPRX_INTERRUPT_STATUS1__DPRX_SD1P0_VERTICAL_INT1_OCCURRED_MASK__VI 0x00000100L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_AUX_INT_TO_UC_EN_MASK__VI 0x00400000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_CPU_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_I2C_INT_TO_UC_EN_MASK__VI 0x00800000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_TO_UC_EN_MASK__VI 0x04000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_TO_UC_EN_MASK__VI 0x08000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_TO_UC_EN_MASK__VI 0x10000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_TO_UC_EN_MASK__VI 0x00200000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_TO_UC_EN_MASK__VI 0x00020000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00010000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_TO_UC_EN_MASK__VI 0x00100000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_TO_UC_EN_MASK__VI 0x00040000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_TO_UC_EN_MASK__VI 0x00080000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_MSA_RECEIVED_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_SDP_RECEIVED_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VERTICAL_INT0_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD0P0_VERTICAL_INT1_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_MSA_RECEIVED_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_SDP_RECEIVED_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VERTICAL_INT0_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__DPRX_SD1P0_VERTICAL_INT1_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_AUX_INT_XIRQ_IRQ_SEL_MASK__VI 0x00400000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_CPU_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_I2C_INT_XIRQ_IRQ_SEL_MASK__VI 0x00800000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG1_TIMEOUT_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG2_TIMEOUT_INT_XIRQ_IRQ_SEL_MASK__VI 0x04000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG3_TIMEOUT_INT_XIRQ_IRQ_SEL_MASK__VI 0x08000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_AUX_P0_MSG4_TIMEOUT_INT_XIRQ_IRQ_SEL_MASK__VI 0x10000000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_BS_INTERVAL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DESKEW_FIFO_OVERFLOW_INT_XIRQ_IRQ_SEL_MASK__VI 0x00200000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DETECT_SR_LOCK_INT_XIRQ_IRQ_SEL_MASK__VI 0x00020000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_DISPARITY_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_ECF_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00010000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_EXCESSIVE_ERROR_INT_XIRQ_IRQ_SEL_MASK__VI 0x00100000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_LOSS_OF_ALIGN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00040000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_LOSS_OF_DESKEW_INT_XIRQ_IRQ_SEL_MASK__VI 0x00080000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_SR_INTERVAL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_SYMBOL_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_TEST_PATTERN_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_DPHY_P0_TRAINING_ERROR_THRESH_EXCEEDED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_MSA_RECEIVED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_SDP_RECEIVED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VERTICAL_INT0_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD0P0_VERTICAL_INT1_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_MSA_RECEIVED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_SDP_RECEIVED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VBID_VID_STREAM_STATUS_TOGGLED_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VERTICAL_INT0_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DPRX_SD1P0_VERTICAL_INT1_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE0_POWER_UP_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_CLEAR_MASK__VI 0x00080000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00080000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE1_POWER_UP_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE2_POWER_UP_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_CLEAR_MASK__VI 0x00200000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00200000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE3_POWER_UP_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE4_POWER_UP_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_CLEAR_MASK__VI 0x00800000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00800000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_CLEAR_MASK__VI 0x00020000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DCFE5_POWER_UP_INT_OCCURRED_MASK__VI 0x00020000L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_DOWN_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_DOWN_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_UP_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_INTERRUPT_STATUS__DCPG_IHC_DSI_POWER_UP_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_CLEAR_MASK__VI 0x04000000L
#define DMCU_INTERRUPT_STATUS__VBLANK3_INT_OCCURRED_MASK__VI 0x04000000L
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_CLEAR_MASK__VI 0x08000000L
#define DMCU_INTERRUPT_STATUS__VBLANK4_INT_OCCURRED_MASK__VI 0x08000000L
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_CLEAR_MASK__VI 0x10000000L
#define DMCU_INTERRUPT_STATUS__VBLANK5_INT_OCCURRED_MASK__VI 0x10000000L
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_CLEAR_MASK__VI 0x20000000L
#define DMCU_INTERRUPT_STATUS__VBLANK6_INT_OCCURRED_MASK__VI 0x20000000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_MASK_MASK__VI 0x00040000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_MASK_MASK__VI 0x00001000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_MASK_MASK__VI 0x00080000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_MASK_MASK__VI 0x00002000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_MASK_MASK__VI 0x00100000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_MASK_MASK__VI 0x00004000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_MASK_MASK__VI 0x00200000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_MASK_MASK__VI 0x00008000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_MASK_MASK__VI 0x00400000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_MASK_MASK__VI 0x00010000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_MASK_MASK__VI 0x00800000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_MASK_MASK__VI 0x00020000L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DSI_POWER_DOWN_INT_MASK_MASK__VI 0x00000020L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__DCPG_IHC_DSI_POWER_UP_INT_MASK_MASK__VI 0x00000010L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00040000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE0_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00080000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE1_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00100000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE2_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00200000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE3_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00400000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE4_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00010000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00800000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DCFE5_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00020000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DSI_POWER_DOWN_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__DCPG_IHC_DSI_POWER_UP_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN1_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN2_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN3_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN4_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN5_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__STATIC_SCREEN6_INT_TO_UC_EN_MASK__VI 0x40000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK3_INT_TO_UC_EN_MASK__VI 0x04000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK4_INT_TO_UC_EN_MASK__VI 0x08000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK5_INT_TO_UC_EN_MASK__VI 0x10000000L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK6_INT_TO_UC_EN_MASK__VI 0x20000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00040000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE0_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00080000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE1_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00100000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE2_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00200000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE3_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00400000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE4_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00010000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00800000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DCFE5_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00020000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DSI_POWER_DOWN_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__DCPG_IHC_DSI_POWER_UP_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__STATIC_SCREEN6_INT_XIRQ_IRQ_SEL_MASK__VI 0x40000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK3_INT_XIRQ_IRQ_SEL_MASK__VI 0x04000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK4_INT_XIRQ_IRQ_SEL_MASK__VI 0x08000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK5_INT_XIRQ_IRQ_SEL_MASK__VI 0x10000000L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK6_INT_XIRQ_IRQ_SEL_MASK__VI 0x20000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCCG_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCI_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS1__DCO_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE0_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE1_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS2__DCFE2_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE3_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE4_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS3__DCFE5_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__DCRX_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS4__WB_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER0_INT_CLEAR_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER0_INT_OCCURRED_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER1_INT_CLEAR_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER1_INT_OCCURRED_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER2_INT_CLEAR_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER2_INT_OCCURRED_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER3_INT_CLEAR_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER3_INT_OCCURRED_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER4_INT_CLEAR_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER4_INT_OCCURRED_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER5_INT_CLEAR_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER5_INT_OCCURRED_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER6_INT_CLEAR_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER6_INT_OCCURRED_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER7_INT_CLEAR_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER7_INT_OCCURRED_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER_OFF_INT_CLEAR_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_STATUS5__DCFEV_PERFMON_COUNTER_OFF_INT_OCCURRED_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__DCRX_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__WB_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER0_INT_MASK_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER1_INT_MASK_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER2_INT_MASK_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER3_INT_MASK_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER4_INT_MASK_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER5_INT_MASK_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER6_INT_MASK_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER7_INT_MASK_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__DCFEV_PERFMON_COUNTER_OFF_INT_MASK_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCCG_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCI_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__DCO_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE0_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE1_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__DCFE2_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE3_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE4_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__DCFE5_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__DCRX_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__WB_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER0_INT_TO_UC_EN_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER1_INT_TO_UC_EN_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER2_INT_TO_UC_EN_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER3_INT_TO_UC_EN_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER4_INT_TO_UC_EN_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER5_INT_TO_UC_EN_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER6_INT_TO_UC_EN_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER7_INT_TO_UC_EN_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__DCFEV_PERFMON_COUNTER_OFF_INT_TO_UC_EN_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCCG_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCI_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__DCO_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE0_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE1_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__DCFE2_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE3_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE4_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00010000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00020000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00040000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00080000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00100000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00200000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00400000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00800000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__DCFE5_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x04000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000200L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000400L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000800L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00001000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00002000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00004000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00008000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__DCRX_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x02000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__WB_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x01000000L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER0_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000001L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER1_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000002L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER2_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000004L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER3_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000008L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER4_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000010L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER5_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000020L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER6_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000040L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER7_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000080L
#define DMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__DCFEV_PERFMON_COUNTER_OFF_INT_XIRQ_IRQ_SEL_MASK__VI 0x00000100L
#define DMCU_RAM_ACCESS_CTRL__ERAM_HOST_ACCESS_EN_MASK__VI 0x00000010L
#define DMCU_RAM_ACCESS_CTRL__IRAM_HOST_ACCESS_EN_MASK__VI 0x00000020L
#define DMCU_RAM_ACCESS_CTRL__UC_RST_RELEASE_DELAY_CNT_MASK__VI 0x0000ff00L
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_INT_MASK__VI 0x00000001L
#define DMCU_SMU_INTERRUPT_CNTL__DMCU_SMU_STATIC_SCREEN_STATUS_MASK__VI 0xffff0000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_CLEAR_MASK__VI 0x00004000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_OCCURRED_MASK__VI 0x00004000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN1_INT_STATUS_MASK__VI 0x00002000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_CLEAR_MASK__VI 0x00010000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_OCCURRED_MASK__VI 0x00010000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN2_INT_STATUS_MASK__VI 0x00008000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_CLEAR_MASK__VI 0x00040000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_OCCURRED_MASK__VI 0x00040000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN3_INT_STATUS_MASK__VI 0x00020000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_CLEAR_MASK__VI 0x00100000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_OCCURRED_MASK__VI 0x00100000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN4_INT_STATUS_MASK__VI 0x00080000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_CLEAR_MASK__VI 0x00400000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_OCCURRED_MASK__VI 0x00400000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN5_INT_STATUS_MASK__VI 0x00200000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_CLEAR_MASK__VI 0x01000000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_OCCURRED_MASK__VI 0x01000000L
#define DMCU_SS_INTERRUPT_CNTL_STATUS__STATIC_SCREEN6_INT_STATUS_MASK__VI 0x00800000L
#define DMCU_UC_CLK_GATING_CNTL__UC_ERAM_RD_DELAY_MASK__VI 0x00000700L
#define DMCU_UC_CLK_GATING_CNTL__UC_IRAM_RD_DELAY_MASK__VI 0x00000007L
#define DMCU_UC_CLK_GATING_CNTL__UC_RBBM_RD_CLK_GATING_EN_MASK__VI 0x00010000L
#define DMIF_ADDR_CALC__ADDR_CONFIG_PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define DMIF_ADDR_CALC__ADDR_CONFIG_ROW_SIZE_MASK__VI   0x30000000L
#define DMIF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define DMIF_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI      0x40000000L
#define DMIF_ADDR_CONFIG__NUM_PIPES_MASK__VI            0x00000007L
#define DMIF_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI   0x00003000L
#define DMIF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define DMIF_ADDR_CONFIG__ROW_SIZE_MASK__VI             0x30000000L
#define DMIF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define DMIF_ARBITRATION_CONTROL__PIPE_SWITCH_EFFICIENCY_WEIGHT_MASK__VI 0xffff0000L
#define DMIF_CONTROL__DMIF_CHUNK_BUFF_MARGIN_MASK__VI   0x60000000L
#define DMIF_CONTROL__DMIF_DELAY_ARBITRATION_MASK__VI   0x1f000000L
#define DMIF_CONTROL__DMIF_DISABLE_EARLY_RECEIVED_LEVEL_COUNT_MASK__VI 0x00000010L
#define DMIF_CONTROL__DMIF_FORCE_TOTAL_REQ_BURST_SIZE_MASK__VI 0x0000f000L
#define DMIF_CONTROL__DMIF_GROUP_REQUESTS_IN_CHUNK_MASK__VI 0x00000004L
#define DMIF_CONTROL__DMIF_MAX_TOTAL_OUTSTANDING_CHUNK_REQUESTS_MASK__VI 0x003f0000L
#define DMIF_CONTROL__DMIF_UNDERFLOW_RECOVERY_EN_MASK__VI 0x00000800L
#define DMIF_DEBUG02_CORE0__DB_DATA_MASK__VI            0x0000ffffL
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNTER_MASK__VI   0x0ffe0000L
#define DMIF_DEBUG02_CORE0__MC_RDRET_COUNT_EN_MASK__VI  0x00010000L
#define DMIF_DEBUG02_CORE1__DB_DATA_MASK__VI            0x0000ffffL
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNTER_MASK__VI   0x0ffe0000L
#define DMIF_DEBUG02_CORE1__MC_RDRET_COUNT_EN_MASK__VI  0x00010000L
#define DMIF_P_VMID__P_VMID_PIPE0_MASK__VI              0x0000000fL
#define DMIF_P_VMID__P_VMID_PIPE1_MASK__VI              0x000000f0L
#define DMIF_P_VMID__P_VMID_PIPE2_MASK__VI              0x00000f00L
#define DMIF_P_VMID__P_VMID_PIPE3_MASK__VI              0x0000f000L
#define DMIF_P_VMID__P_VMID_PIPE4_MASK__VI              0x000f0000L
#define DMIF_P_VMID__P_VMID_PIPE5_MASK__VI              0x00f00000L
#define DMIF_P_VMID__P_VMID_PIPE6_MASK__VI              0x0f000000L
#define DMIF_P_VMID__P_VMID_PIPE7_MASK__VI              0xf0000000L
#define DMIF_STATUS2__DMIF_CHUNK_TRACKER_SCLK_STATUS_MASK__VI 0x00000100L
#define DMIF_STATUS2__DMIF_FBC_TRACKER_SCLK_STATUS_MASK__VI 0x00000200L
#define DMIF_STATUS2__DMIF_PIPE0_DISPCLK_STATUS_MASK__VI 0x00000001L
#define DMIF_STATUS2__DMIF_PIPE1_DISPCLK_STATUS_MASK__VI 0x00000002L
#define DMIF_STATUS2__DMIF_PIPE2_DISPCLK_STATUS_MASK__VI 0x00000004L
#define DMIF_STATUS2__DMIF_PIPE3_DISPCLK_STATUS_MASK__VI 0x00000008L
#define DMIF_STATUS2__DMIF_PIPE4_DISPCLK_STATUS_MASK__VI 0x00000010L
#define DMIF_STATUS2__DMIF_PIPE5_DISPCLK_STATUS_MASK__VI 0x00000020L
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE_MASK__VI 0x0000ff00L
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_SOURCE_SELECT_MASK__VI 0x00700000L
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE_MASK__VI      0x000000ffL
#define DMIF_STATUS__DMIF_PERFORMANCE_COUNTER_SOURCE_SELECT_MASK__VI 0x07000000L
#define DMIF_STATUS__DMIF_UNDERFLOW_MASK__VI            0x10000000L
#define DMIF_URG_OVERRIDE__DMIF_URG_OVERRIDE_EN_MASK__VI 0x00000001L
#define DMIF_URG_OVERRIDE__DMIF_URG_OVERRIDE_LEVEL_MASK__VI 0x000000f0L
#define DPDBG_CLK_FORCE_CONTROL__DPDBG_CLK_FORCE_EN_MASK__VI 0x00000010L
#define DPDBG_CLK_FORCE_CONTROL__DPDBG_CLK_FORCE_SRC_MASK__VI 0x00000700L
#define DPDBG_CNTL__DPDBG_ENABLE_MASK__VI               0x00000001L
#define DPDBG_CNTL__DPDBG_ERROR_DETECTION_MODE_MASK__VI 0x00000100L
#define DPDBG_CNTL__DPDBG_INPUT_ENABLE_MASK__VI         0x00000002L
#define DPDBG_CNTL__DPDBG_LINE_LENGTH_MASK__VI          0xffff0000L
#define DPDBG_CNTL__DPDBG_SYMCLK_ON_MASK__VI            0x00000010L
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_ACK_MASK__VI 0x00000100L
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_MASK_MASK__VI 0x00000001L
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_STATUS_MASK__VI 0x01000000L
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_INT_TYPE_MASK__VI 0x00000002L
#define DPDBG_INTERRUPT__DPDBG_FIFO_OVERFLOW_OCCURRED_MASK__VI 0x00010000L
#define DPG_HW_DEBUG_11__DPG_HW_DEBUG_11_MASK__VI       0x00000001L
#define DPG_HW_DEBUG_A__DPG_HW_DEBUG_A_MASK__VI         0xffffffffL
#define DPG_HW_DEBUG_B__DPG_HW_DEBUG_B_MASK__VI         0xffffffffL
#define DPG_PIPE_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__VI 0xffff0000L
#define DPG_PIPE_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__VI 0x0000ffffL
#define DPG_PIPE_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__VI 0x0000ffffL
#define DPG_PIPE_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__VI 0xffff0000L
#define DPG_PIPE_DPM_CONTROL__DPM_ENABLE_MASK__VI       0x00000001L
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_ENABLE_MASK__VI 0x00000010L
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_FORCE_ON_MASK__VI 0x00000100L
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_WATERMARK_MASK__VI 0xffff0000L
#define DPG_PIPE_DPM_CONTROL__MCLK_CHANGE_WATERMARK_MASK_MASK__VI 0x00003000L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_ALLOW_FOR_URGENT_MASK__VI 0x00000400L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_ENABLE_MASK__VI 0x00000001L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_FORCE_ON_MASK__VI 0x00000200L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_NOT_SELF_REFRESH_DURING_REQUEST_MASK__VI 0x00000100L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_URGENT_DURING_REQUEST_MASK__VI 0x00000010L
#define DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__NB_PSTATE_CHANGE_WATERMARK_MASK__VI 0xffff0000L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_ENABLE_NONLPTCH_MASK__VI 0x00000001L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_CURSOR_NONLPTCH_MASK__VI 0x00000010L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_FBC_NONLPTCH_MASK__VI 0x00000080L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_ICON_NONLPTCH_MASK__VI 0x00000020L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_IGNORE_VGA_NONLPTCH_MASK__VI 0x00000040L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_SELF_REFRESH_FORCE_ON_NONLPTCH_MASK__VI 0x00000800L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_URGENT_IN_NOT_SELF_REFRESH_NONLPTCH_MASK__VI 0x00000400L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_WM_HIGH_EXCLUDES_VBLANK_NONLPTCH_MASK__VI 0x00000200L
#define DPG_PIPE_STUTTER_CONTROL_NONLPTCH__STUTTER_WM_HIGH_FORCE_ON_NONLPTCH_MASK__VI 0x00000100L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_ENABLE_MASK__VI 0x00000001L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK__VI 0xffff0000L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_CURSOR_MASK__VI 0x00000010L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_FBC_MASK__VI 0x00000080L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_ICON_MASK__VI 0x00000020L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_IGNORE_VGA_MASK__VI 0x00000040L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_SELF_REFRESH_FORCE_ON_MASK__VI 0x00000800L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_URGENT_IN_NOT_SELF_REFRESH_MASK__VI 0x00000400L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_WM_HIGH_EXCLUDES_VBLANK_MASK__VI 0x00000200L
#define DPG_PIPE_STUTTER_CONTROL__STUTTER_WM_HIGH_FORCE_ON_MASK__VI 0x00000100L
#define DPG_PIPE_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__VI 0xffff0000L
#define DPG_PIPE_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__VI 0x0000ffffL
#define DPG_REPEATER_PROGRAM__REG_DMIFRC_DPG_REPEATER_MASK__VI 0x00000070L
#define DPG_REPEATER_PROGRAM__REG_DPG_DMIFRC_REPEATER_MASK__VI 0x00000007L
#define DPG_TEST_DEBUG_DATA__DPG_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DPG_TEST_DEBUG_INDEX__DPG_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DPG_TEST_DEBUG_INDEX__DPG_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DPG_WATERMARK_MASK_CONTROL__NB_PSTATE_CHANGE_WATERMARK_MASK_MASK__VI 0x00030000L
#define DPG_WATERMARK_MASK_CONTROL__STUTTER_EXIT_SELF_REFRESH_WATERMARK_MASK_MASK__VI 0x00000003L
#define DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK_MASK__VI 0x00000300L
#define DPHY_MACRO_CNTL_RESERVED0__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED10__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED11__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED12__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED13__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED14__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED15__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED16__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED17__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED18__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED19__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED1__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED20__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED21__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED22__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED23__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED24__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED25__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED26__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED27__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED28__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED29__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED2__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED30__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED31__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED32__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED33__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED34__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED35__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED36__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED37__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED38__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED39__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED3__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED40__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED41__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED42__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED43__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED44__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED45__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED46__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED47__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED48__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED49__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED4__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED50__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED51__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED52__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED53__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED54__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED55__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED56__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED57__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED58__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED59__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED5__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED60__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED61__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED62__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED63__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED6__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED7__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED8__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPHY_MACRO_CNTL_RESERVED9__DPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define DPM_TABLE_100__GraphicsLevel_0_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_101__GraphicsLevel_0_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_102__GraphicsLevel_0_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_103__GraphicsLevel_0_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_104__GraphicsLevel_0_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_104__GraphicsLevel_0_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_104__GraphicsLevel_0_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_104__GraphicsLevel_0_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_105__GraphicsLevel_0_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_105__GraphicsLevel_0_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_105__GraphicsLevel_0_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_105__GraphicsLevel_0_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_106__GraphicsLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_107__GraphicsLevel_1_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_108__GraphicsLevel_1_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_108__GraphicsLevel_1_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_108__GraphicsLevel_1_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_109__GraphicsLevel_1_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_10__MemoryPIDController_Ki_MASK__VI   0xffffffffL
#define DPM_TABLE_110__GraphicsLevel_1_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_111__GraphicsLevel_1_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_112__GraphicsLevel_1_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_113__GraphicsLevel_1_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_114__GraphicsLevel_1_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_115__GraphicsLevel_1_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_115__GraphicsLevel_1_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_115__GraphicsLevel_1_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_115__GraphicsLevel_1_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_116__GraphicsLevel_1_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_116__GraphicsLevel_1_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_116__GraphicsLevel_1_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_116__GraphicsLevel_1_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_117__GraphicsLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_118__GraphicsLevel_2_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_119__GraphicsLevel_2_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_119__GraphicsLevel_2_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_119__GraphicsLevel_2_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_11__MemoryPIDController_LFWindupUpperLim_MASK__VI 0xffffffffL
#define DPM_TABLE_120__GraphicsLevel_2_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_121__GraphicsLevel_2_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_122__GraphicsLevel_2_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_123__GraphicsLevel_2_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_124__GraphicsLevel_2_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_125__GraphicsLevel_2_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_126__GraphicsLevel_2_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_126__GraphicsLevel_2_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_126__GraphicsLevel_2_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_127__GraphicsLevel_2_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_127__GraphicsLevel_2_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_127__GraphicsLevel_2_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_127__GraphicsLevel_2_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_128__GraphicsLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_129__GraphicsLevel_3_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_12__MemoryPIDController_LFWindupLowerLim_MASK__VI 0xffffffffL
#define DPM_TABLE_130__GraphicsLevel_3_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_130__GraphicsLevel_3_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_131__GraphicsLevel_3_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_132__GraphicsLevel_3_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_133__GraphicsLevel_3_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_134__GraphicsLevel_3_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_135__GraphicsLevel_3_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_136__GraphicsLevel_3_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_137__GraphicsLevel_3_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_137__GraphicsLevel_3_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_137__GraphicsLevel_3_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_137__GraphicsLevel_3_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_138__GraphicsLevel_3_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_138__GraphicsLevel_3_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_138__GraphicsLevel_3_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_138__GraphicsLevel_3_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_139__GraphicsLevel_4_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_13__MemoryPIDController_StatePrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_140__GraphicsLevel_4_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_141__GraphicsLevel_4_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_141__GraphicsLevel_4_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_141__GraphicsLevel_4_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_142__GraphicsLevel_4_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_143__GraphicsLevel_4_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_144__GraphicsLevel_4_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_145__GraphicsLevel_4_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_146__GraphicsLevel_4_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_147__GraphicsLevel_4_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_148__GraphicsLevel_4_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_148__GraphicsLevel_4_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_148__GraphicsLevel_4_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_149__GraphicsLevel_4_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_149__GraphicsLevel_4_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_149__GraphicsLevel_4_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_149__GraphicsLevel_4_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_14__MemoryPIDController_LfPrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_150__GraphicsLevel_5_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_151__GraphicsLevel_5_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_152__GraphicsLevel_5_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_152__GraphicsLevel_5_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_152__GraphicsLevel_5_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_153__GraphicsLevel_5_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_154__GraphicsLevel_5_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_155__GraphicsLevel_5_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_156__GraphicsLevel_5_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_157__GraphicsLevel_5_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_158__GraphicsLevel_5_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_159__GraphicsLevel_5_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_159__GraphicsLevel_5_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_159__GraphicsLevel_5_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_15__MemoryPIDController_LfOffset_MASK__VI 0xffffffffL
#define DPM_TABLE_160__GraphicsLevel_5_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_160__GraphicsLevel_5_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_160__GraphicsLevel_5_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_160__GraphicsLevel_5_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_161__GraphicsLevel_6_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_162__GraphicsLevel_6_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_163__GraphicsLevel_6_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_163__GraphicsLevel_6_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_163__GraphicsLevel_6_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_164__GraphicsLevel_6_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_165__GraphicsLevel_6_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_166__GraphicsLevel_6_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_167__GraphicsLevel_6_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_168__GraphicsLevel_6_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_169__GraphicsLevel_6_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_16__MemoryPIDController_MaxState_MASK__VI 0xffffffffL
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_170__GraphicsLevel_6_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_179__GraphicsLevel_7_CcPwrDynRm_MASK__VI 0xffffffffL
#define DPM_TABLE_17__MemoryPIDController_MaxLfFraction_MASK__VI 0xffffffffL
#define DPM_TABLE_180__GraphicsLevel_7_CcPwrDynRm1_MASK__VI 0xffffffffL
#define DPM_TABLE_181__GraphicsLevel_7_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_181__GraphicsLevel_7_SclkDid_MASK__VI 0xff000000L
#define DPM_TABLE_182__GraphicsLevel_7_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_182__GraphicsLevel_7_PowerThrottle_MASK__VI 0x000000ffL
#define DPM_TABLE_182__GraphicsLevel_7_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_182__GraphicsLevel_7_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_184__MemoryACPILevel_MinMvdd_MASK__VI 0xffffffffL
#define DPM_TABLE_185__MemoryACPILevel_MclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_186__MemoryACPILevel_EnabledForActivity_MASK__VI 0x000000ffL
#define DPM_TABLE_186__MemoryACPILevel_EnabledForThrottle_MASK__VI 0x0000ff00L
#define DPM_TABLE_186__MemoryACPILevel_FreqRange_MASK__VI 0x00ff0000L
#define DPM_TABLE_186__MemoryACPILevel_StutterEnable_MASK__VI 0xff000000L
#define DPM_TABLE_187__MemoryACPILevel_DownHyst_MASK__VI 0x00ff0000L
#define DPM_TABLE_187__MemoryACPILevel_UpHyst_MASK__VI  0xff000000L
#define DPM_TABLE_187__MemoryACPILevel_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_187__MemoryACPILevel_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_188__MemoryACPILevel_ActivityLevel_MASK__VI 0xffff0000L
#define DPM_TABLE_188__MemoryACPILevel_DisplayWatermark_MASK__VI 0x0000ff00L
#define DPM_TABLE_188__MemoryACPILevel_MclkDivider_MASK__VI 0x000000ffL
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_18__MemoryPIDController_StateShift_MASK__VI 0xffffffffL
#define DPM_TABLE_190__MemoryLevel_0_MinMvdd_MASK__VI   0xffffffffL
#define DPM_TABLE_191__MemoryLevel_0_MclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_192__MemoryLevel_0_EnabledForActivity_MASK__VI 0x000000ffL
#define DPM_TABLE_192__MemoryLevel_0_EnabledForThrottle_MASK__VI 0x0000ff00L
#define DPM_TABLE_192__MemoryLevel_0_FreqRange_MASK__VI 0x00ff0000L
#define DPM_TABLE_192__MemoryLevel_0_StutterEnable_MASK__VI 0xff000000L
#define DPM_TABLE_193__MemoryLevel_0_DownHyst_MASK__VI  0x00ff0000L
#define DPM_TABLE_193__MemoryLevel_0_UpHyst_MASK__VI    0xff000000L
#define DPM_TABLE_193__MemoryLevel_0_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_193__MemoryLevel_0_padding_MASK__VI   0x000000ffL
#define DPM_TABLE_194__MemoryLevel_0_ActivityLevel_MASK__VI 0xffff0000L
#define DPM_TABLE_194__MemoryLevel_0_DisplayWatermark_MASK__VI 0x0000ff00L
#define DPM_TABLE_194__MemoryLevel_0_MclkDivider_MASK__VI 0x000000ffL
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_196__MemoryLevel_1_MinMvdd_MASK__VI   0xffffffffL
#define DPM_TABLE_197__MemoryLevel_1_MclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_198__MemoryLevel_1_EnabledForActivity_MASK__VI 0x000000ffL
#define DPM_TABLE_198__MemoryLevel_1_EnabledForThrottle_MASK__VI 0x0000ff00L
#define DPM_TABLE_198__MemoryLevel_1_FreqRange_MASK__VI 0x00ff0000L
#define DPM_TABLE_198__MemoryLevel_1_StutterEnable_MASK__VI 0xff000000L
#define DPM_TABLE_199__MemoryLevel_1_DownHyst_MASK__VI  0x00ff0000L
#define DPM_TABLE_199__MemoryLevel_1_UpHyst_MASK__VI    0xff000000L
#define DPM_TABLE_199__MemoryLevel_1_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_199__MemoryLevel_1_padding_MASK__VI   0x000000ffL
#define DPM_TABLE_19__LinkPIDController_Ki_MASK__VI     0xffffffffL
#define DPM_TABLE_1__GraphicsPIDController_Ki_MASK__VI  0xffffffffL
#define DPM_TABLE_200__MemoryLevel_1_ActivityLevel_MASK__VI 0xffff0000L
#define DPM_TABLE_200__MemoryLevel_1_DisplayWatermark_MASK__VI 0x0000ff00L
#define DPM_TABLE_200__MemoryLevel_1_MclkDivider_MASK__VI 0x000000ffL
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_202__MemoryLevel_2_MinMvdd_MASK__VI   0xffffffffL
#define DPM_TABLE_203__MemoryLevel_2_MclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_204__MemoryLevel_2_EnabledForActivity_MASK__VI 0x000000ffL
#define DPM_TABLE_204__MemoryLevel_2_EnabledForThrottle_MASK__VI 0x0000ff00L
#define DPM_TABLE_204__MemoryLevel_2_FreqRange_MASK__VI 0x00ff0000L
#define DPM_TABLE_204__MemoryLevel_2_StutterEnable_MASK__VI 0xff000000L
#define DPM_TABLE_205__MemoryLevel_2_DownHyst_MASK__VI  0x00ff0000L
#define DPM_TABLE_205__MemoryLevel_2_UpHyst_MASK__VI    0xff000000L
#define DPM_TABLE_205__MemoryLevel_2_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_205__MemoryLevel_2_padding_MASK__VI   0x000000ffL
#define DPM_TABLE_206__MemoryLevel_2_ActivityLevel_MASK__VI 0xffff0000L
#define DPM_TABLE_206__MemoryLevel_2_DisplayWatermark_MASK__VI 0x0000ff00L
#define DPM_TABLE_206__MemoryLevel_2_MclkDivider_MASK__VI 0x000000ffL
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_208__MemoryLevel_3_MinMvdd_MASK__VI   0xffffffffL
#define DPM_TABLE_209__MemoryLevel_3_MclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_20__LinkPIDController_LFWindupUpperLim_MASK__VI 0xffffffffL
#define DPM_TABLE_210__MemoryLevel_3_EnabledForActivity_MASK__VI 0x000000ffL
#define DPM_TABLE_210__MemoryLevel_3_EnabledForThrottle_MASK__VI 0x0000ff00L
#define DPM_TABLE_210__MemoryLevel_3_FreqRange_MASK__VI 0x00ff0000L
#define DPM_TABLE_210__MemoryLevel_3_StutterEnable_MASK__VI 0xff000000L
#define DPM_TABLE_211__MemoryLevel_3_DownHyst_MASK__VI  0x00ff0000L
#define DPM_TABLE_211__MemoryLevel_3_UpHyst_MASK__VI    0xff000000L
#define DPM_TABLE_211__MemoryLevel_3_VoltageDownHyst_MASK__VI 0x0000ff00L
#define DPM_TABLE_211__MemoryLevel_3_padding_MASK__VI   0x000000ffL
#define DPM_TABLE_212__MemoryLevel_3_ActivityLevel_MASK__VI 0xffff0000L
#define DPM_TABLE_212__MemoryLevel_3_DisplayWatermark_MASK__VI 0x0000ff00L
#define DPM_TABLE_212__MemoryLevel_3_MclkDivider_MASK__VI 0x000000ffL
#define DPM_TABLE_213__LinkLevel_0_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_213__LinkLevel_0_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_213__LinkLevel_0_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_213__LinkLevel_0_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_214__LinkLevel_0_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_215__LinkLevel_0_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_216__LinkLevel_0_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_217__LinkLevel_1_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_217__LinkLevel_1_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_217__LinkLevel_1_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_217__LinkLevel_1_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_218__LinkLevel_1_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_219__LinkLevel_1_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_21__LinkPIDController_LFWindupLowerLim_MASK__VI 0xffffffffL
#define DPM_TABLE_220__LinkLevel_1_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_221__LinkLevel_2_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_221__LinkLevel_2_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_221__LinkLevel_2_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_221__LinkLevel_2_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_222__LinkLevel_2_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_223__LinkLevel_2_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_224__LinkLevel_2_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_225__LinkLevel_3_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_225__LinkLevel_3_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_225__LinkLevel_3_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_225__LinkLevel_3_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_226__LinkLevel_3_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_227__LinkLevel_3_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_228__LinkLevel_3_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_229__LinkLevel_4_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_229__LinkLevel_4_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_229__LinkLevel_4_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_229__LinkLevel_4_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_22__LinkPIDController_StatePrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_230__LinkLevel_4_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_231__LinkLevel_4_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_232__LinkLevel_4_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_233__LinkLevel_5_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_233__LinkLevel_5_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_233__LinkLevel_5_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_233__LinkLevel_5_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_234__LinkLevel_5_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_235__LinkLevel_5_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_236__LinkLevel_5_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_237__LinkLevel_6_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_237__LinkLevel_6_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_237__LinkLevel_6_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_237__LinkLevel_6_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_238__LinkLevel_6_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_239__LinkLevel_6_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_23__LinkPIDController_LfPrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_240__LinkLevel_6_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_241__LinkLevel_7_EnabledForActivity_MASK__VI 0x0000ff00L
#define DPM_TABLE_241__LinkLevel_7_PcieGenSpeed_MASK__VI 0xff000000L
#define DPM_TABLE_241__LinkLevel_7_PcieLaneCount_MASK__VI 0x00ff0000L
#define DPM_TABLE_241__LinkLevel_7_SPC_MASK__VI         0x000000ffL
#define DPM_TABLE_242__LinkLevel_7_DownThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_243__LinkLevel_7_UpThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_244__LinkLevel_7_Reserved_MASK__VI    0xffffffffL
#define DPM_TABLE_245__ACPILevel_Flags_MASK__VI         0xffffffffL
#define DPM_TABLE_246__ACPILevel_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_246__ACPILevel_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_247__ACPILevel_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_248__ACPILevel_DeepSleepDivId_MASK__VI 0x0000ff00L
#define DPM_TABLE_248__ACPILevel_DisplayWatermark_MASK__VI 0x00ff0000L
#define DPM_TABLE_248__ACPILevel_SclkDid_MASK__VI       0xff000000L
#define DPM_TABLE_248__ACPILevel_padding_MASK__VI       0x000000ffL
#define DPM_TABLE_249__ACPILevel_CgSpllFuncCntl_MASK__VI 0xffffffffL
#define DPM_TABLE_24__LinkPIDController_LfOffset_MASK__VI 0xffffffffL
#define DPM_TABLE_250__ACPILevel_CgSpllFuncCntl2_MASK__VI 0xffffffffL
#define DPM_TABLE_251__ACPILevel_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_252__ACPILevel_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_253__ACPILevel_SpllSpreadSpectrum_MASK__VI 0xffffffffL
#define DPM_TABLE_254__ACPILevel_SpllSpreadSpectrum2_MASK__VI 0xffffffffL
#define DPM_TABLE_255__ACPILevel_CcPwrDynRm_MASK__VI    0xffffffffL
#define DPM_TABLE_256__ACPILevel_CcPwrDynRm1_MASK__VI   0xffffffffL
#define DPM_TABLE_257__UvdLevel_0_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_258__UvdLevel_0_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_25__LinkPIDController_MaxState_MASK__VI 0xffffffffL
#define DPM_TABLE_260__UvdLevel_0_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_260__UvdLevel_0_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_260__UvdLevel_0_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_260__UvdLevel_0_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_261__UvdLevel_1_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_262__UvdLevel_1_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_264__UvdLevel_1_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_264__UvdLevel_1_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_264__UvdLevel_1_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_264__UvdLevel_1_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_265__UvdLevel_2_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_266__UvdLevel_2_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_268__UvdLevel_2_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_268__UvdLevel_2_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_268__UvdLevel_2_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_268__UvdLevel_2_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_269__UvdLevel_3_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_26__LinkPIDController_MaxLfFraction_MASK__VI 0xffffffffL
#define DPM_TABLE_270__UvdLevel_3_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_272__UvdLevel_3_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_272__UvdLevel_3_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_272__UvdLevel_3_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_272__UvdLevel_3_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_273__UvdLevel_4_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_274__UvdLevel_4_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_276__UvdLevel_4_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_276__UvdLevel_4_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_276__UvdLevel_4_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_276__UvdLevel_4_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_277__UvdLevel_5_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_278__UvdLevel_5_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_27__LinkPIDController_StateShift_MASK__VI 0xffffffffL
#define DPM_TABLE_280__UvdLevel_5_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_280__UvdLevel_5_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_280__UvdLevel_5_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_280__UvdLevel_5_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_281__UvdLevel_6_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_282__UvdLevel_6_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_283__UvdLevel_6_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_284__UvdLevel_6_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_284__UvdLevel_6_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_284__UvdLevel_6_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_284__UvdLevel_6_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_285__UvdLevel_7_VclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_286__UvdLevel_7_DclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_287__UvdLevel_7_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_288__UvdLevel_7_DclkDivider_MASK__VI  0x00ff0000L
#define DPM_TABLE_288__UvdLevel_7_VclkDivider_MASK__VI  0xff000000L
#define DPM_TABLE_288__UvdLevel_7_padding_0_MASK__VI    0x0000ff00L
#define DPM_TABLE_288__UvdLevel_7_padding_1_MASK__VI    0x000000ffL
#define DPM_TABLE_289__VceLevel_0_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_28__SystemFlags_MASK__VI              0xffffffffL
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_290__VceLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_290__VceLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_291__VceLevel_0_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_291__VceLevel_0_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_291__VceLevel_0_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_291__VceLevel_0_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_292__VceLevel_1_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_293__VceLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_293__VceLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_294__VceLevel_1_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_294__VceLevel_1_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_294__VceLevel_1_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_294__VceLevel_1_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_295__VceLevel_2_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_296__VceLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_296__VceLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_297__VceLevel_2_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_297__VceLevel_2_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_297__VceLevel_2_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_297__VceLevel_2_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_298__VceLevel_3_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_299__VceLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_299__VceLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_29__VRConfig_MASK__VI                 0xffffffffL
#define DPM_TABLE_2__GraphicsPIDController_LFWindupUpperLim_MASK__VI 0xffffffffL
#define DPM_TABLE_300__VceLevel_3_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_300__VceLevel_3_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_300__VceLevel_3_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_300__VceLevel_3_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_301__VceLevel_4_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_302__VceLevel_4_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_302__VceLevel_4_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_303__VceLevel_4_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_303__VceLevel_4_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_303__VceLevel_4_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_303__VceLevel_4_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_304__VceLevel_5_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_305__VceLevel_5_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_305__VceLevel_5_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_306__VceLevel_5_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_306__VceLevel_5_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_306__VceLevel_5_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_306__VceLevel_5_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_307__VceLevel_6_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_308__VceLevel_6_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_308__VceLevel_6_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_309__VceLevel_6_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_309__VceLevel_6_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_309__VceLevel_6_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_309__VceLevel_6_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_30__SmioMask1_MASK__VI                0xffffffffL
#define DPM_TABLE_310__VceLevel_7_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_311__VceLevel_7_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_311__VceLevel_7_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_312__VceLevel_7_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_312__VceLevel_7_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_312__VceLevel_7_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_312__VceLevel_7_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_313__AcpLevel_0_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_314__AcpLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_315__AcpLevel_0_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_315__AcpLevel_0_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_315__AcpLevel_0_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_315__AcpLevel_0_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_316__AcpLevel_1_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_317__AcpLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_318__AcpLevel_1_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_318__AcpLevel_1_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_318__AcpLevel_1_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_318__AcpLevel_1_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_319__AcpLevel_2_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_31__SmioMask2_MASK__VI                0xffffffffL
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_320__AcpLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_321__AcpLevel_2_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_321__AcpLevel_2_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_321__AcpLevel_2_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_321__AcpLevel_2_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_322__AcpLevel_3_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_323__AcpLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_324__AcpLevel_3_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_324__AcpLevel_3_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_324__AcpLevel_3_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_324__AcpLevel_3_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_325__AcpLevel_4_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_326__AcpLevel_4_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_327__AcpLevel_4_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_327__AcpLevel_4_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_327__AcpLevel_4_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_327__AcpLevel_4_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_328__AcpLevel_5_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_329__AcpLevel_5_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_32__SmioTable1_Pattern_0_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_32__SmioTable1_Pattern_0_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_32__SmioTable1_Pattern_0_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_330__AcpLevel_5_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_330__AcpLevel_5_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_330__AcpLevel_5_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_330__AcpLevel_5_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_331__AcpLevel_6_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_332__AcpLevel_6_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_333__AcpLevel_6_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_333__AcpLevel_6_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_333__AcpLevel_6_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_333__AcpLevel_6_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_334__AcpLevel_7_Frequency_MASK__VI    0xffffffffL
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_335__AcpLevel_7_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_336__AcpLevel_7_Divider_MASK__VI      0xff000000L
#define DPM_TABLE_336__AcpLevel_7_padding_0_MASK__VI    0x00ff0000L
#define DPM_TABLE_336__AcpLevel_7_padding_1_MASK__VI    0x0000ff00L
#define DPM_TABLE_336__AcpLevel_7_padding_2_MASK__VI    0x000000ffL
#define DPM_TABLE_337__SamuLevel_0_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_338__SamuLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_339__SamuLevel_0_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_339__SamuLevel_0_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_339__SamuLevel_0_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_339__SamuLevel_0_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_33__SmioTable1_Pattern_1_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_33__SmioTable1_Pattern_1_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_33__SmioTable1_Pattern_1_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_340__SamuLevel_1_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_341__SamuLevel_1_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_342__SamuLevel_1_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_342__SamuLevel_1_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_342__SamuLevel_1_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_342__SamuLevel_1_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_343__SamuLevel_2_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_344__SamuLevel_2_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_345__SamuLevel_2_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_345__SamuLevel_2_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_345__SamuLevel_2_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_345__SamuLevel_2_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_346__SamuLevel_3_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_348__SamuLevel_3_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_348__SamuLevel_3_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_348__SamuLevel_3_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_348__SamuLevel_3_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_349__SamuLevel_4_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_34__SmioTable1_Pattern_2_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_34__SmioTable1_Pattern_2_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_34__SmioTable1_Pattern_2_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_351__SamuLevel_4_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_351__SamuLevel_4_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_351__SamuLevel_4_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_351__SamuLevel_4_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_352__SamuLevel_5_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_354__SamuLevel_5_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_354__SamuLevel_5_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_354__SamuLevel_5_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_354__SamuLevel_5_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_355__SamuLevel_6_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_357__SamuLevel_6_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_357__SamuLevel_6_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_357__SamuLevel_6_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_357__SamuLevel_6_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_358__SamuLevel_7_Frequency_MASK__VI   0xffffffffL
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_35__SmioTable1_Pattern_3_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_35__SmioTable1_Pattern_3_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_35__SmioTable1_Pattern_3_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_360__SamuLevel_7_Divider_MASK__VI     0xff000000L
#define DPM_TABLE_360__SamuLevel_7_padding_0_MASK__VI   0x00ff0000L
#define DPM_TABLE_360__SamuLevel_7_padding_1_MASK__VI   0x0000ff00L
#define DPM_TABLE_360__SamuLevel_7_padding_2_MASK__VI   0x000000ffL
#define DPM_TABLE_361__Ulv_CcPwrDynRm_MASK__VI          0xffffffffL
#define DPM_TABLE_362__Ulv_CcPwrDynRm1_MASK__VI         0xffffffffL
#define DPM_TABLE_363__Ulv_VddcOffsetVid_MASK__VI       0x0000ff00L
#define DPM_TABLE_363__Ulv_VddcOffset_MASK__VI          0xffff0000L
#define DPM_TABLE_363__Ulv_VddcPhase_MASK__VI           0x000000ffL
#define DPM_TABLE_364__Ulv_Reserved_MASK__VI            0xffffffffL
#define DPM_TABLE_365__SclkStepSize_MASK__VI            0xffffffffL
#define DPM_TABLE_366__Smio_0_MASK__VI                  0xffffffffL
#define DPM_TABLE_367__Smio_1_MASK__VI                  0xffffffffL
#define DPM_TABLE_368__Smio_2_MASK__VI                  0xffffffffL
#define DPM_TABLE_369__Smio_3_MASK__VI                  0xffffffffL
#define DPM_TABLE_36__SmioTable2_Pattern_0_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_36__SmioTable2_Pattern_0_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_36__SmioTable2_Pattern_0_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_370__Smio_4_MASK__VI                  0xffffffffL
#define DPM_TABLE_371__Smio_5_MASK__VI                  0xffffffffL
#define DPM_TABLE_372__Smio_6_MASK__VI                  0xffffffffL
#define DPM_TABLE_373__Smio_7_MASK__VI                  0xffffffffL
#define DPM_TABLE_374__Smio_8_MASK__VI                  0xffffffffL
#define DPM_TABLE_375__Smio_9_MASK__VI                  0xffffffffL
#define DPM_TABLE_376__Smio_10_MASK__VI                 0xffffffffL
#define DPM_TABLE_377__Smio_11_MASK__VI                 0xffffffffL
#define DPM_TABLE_378__Smio_12_MASK__VI                 0xffffffffL
#define DPM_TABLE_379__Smio_13_MASK__VI                 0xffffffffL
#define DPM_TABLE_37__SmioTable2_Pattern_1_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_37__SmioTable2_Pattern_1_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_37__SmioTable2_Pattern_1_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_380__Smio_14_MASK__VI                 0xffffffffL
#define DPM_TABLE_381__Smio_15_MASK__VI                 0xffffffffL
#define DPM_TABLE_382__Smio_16_MASK__VI                 0xffffffffL
#define DPM_TABLE_383__Smio_17_MASK__VI                 0xffffffffL
#define DPM_TABLE_384__Smio_18_MASK__VI                 0xffffffffL
#define DPM_TABLE_385__Smio_19_MASK__VI                 0xffffffffL
#define DPM_TABLE_386__Smio_20_MASK__VI                 0xffffffffL
#define DPM_TABLE_387__Smio_21_MASK__VI                 0xffffffffL
#define DPM_TABLE_388__Smio_22_MASK__VI                 0xffffffffL
#define DPM_TABLE_389__Smio_23_MASK__VI                 0xffffffffL
#define DPM_TABLE_38__SmioTable2_Pattern_2_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_38__SmioTable2_Pattern_2_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_38__SmioTable2_Pattern_2_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_390__Smio_24_MASK__VI                 0xffffffffL
#define DPM_TABLE_391__Smio_25_MASK__VI                 0xffffffffL
#define DPM_TABLE_392__Smio_26_MASK__VI                 0xffffffffL
#define DPM_TABLE_393__Smio_27_MASK__VI                 0xffffffffL
#define DPM_TABLE_394__Smio_28_MASK__VI                 0xffffffffL
#define DPM_TABLE_395__Smio_29_MASK__VI                 0xffffffffL
#define DPM_TABLE_396__Smio_30_MASK__VI                 0xffffffffL
#define DPM_TABLE_397__Smio_31_MASK__VI                 0xffffffffL
#define DPM_TABLE_398__AcpBootLevel_MASK__VI            0x0000ff00L
#define DPM_TABLE_398__SamuBootLevel_MASK__VI           0x000000ffL
#define DPM_TABLE_398__UvdBootLevel_MASK__VI            0xff000000L
#define DPM_TABLE_398__VceBootLevel_MASK__VI            0x00ff0000L
#define DPM_TABLE_399__GraphicsBootLevel_MASK__VI       0xff000000L
#define DPM_TABLE_399__GraphicsInterval_MASK__VI        0x000000ffL
#define DPM_TABLE_399__GraphicsThermThrottleEnable_MASK__VI 0x0000ff00L
#define DPM_TABLE_399__GraphicsVoltageChangeEnable_MASK__VI 0x00ff0000L
#define DPM_TABLE_39__SmioTable2_Pattern_3_Smio_MASK__VI 0x0000ff00L
#define DPM_TABLE_39__SmioTable2_Pattern_3_Voltage_MASK__VI 0xffff0000L
#define DPM_TABLE_39__SmioTable2_Pattern_3_padding_MASK__VI 0x000000ffL
#define DPM_TABLE_3__GraphicsPIDController_LFWindupLowerLim_MASK__VI 0xffffffffL
#define DPM_TABLE_400__TemperatureLimitHigh_MASK__VI    0x0000ffffL
#define DPM_TABLE_400__ThermalInterval_MASK__VI         0x00ff0000L
#define DPM_TABLE_400__VoltageInterval_MASK__VI         0xff000000L
#define DPM_TABLE_401__MemoryBootLevel_MASK__VI         0x0000ff00L
#define DPM_TABLE_401__MemoryVoltageChangeEnable_MASK__VI 0x000000ffL
#define DPM_TABLE_401__TemperatureLimitLow_MASK__VI     0xffff0000L
#define DPM_TABLE_402__BootMVdd_MASK__VI                0xffff0000L
#define DPM_TABLE_402__MemoryInterval_MASK__VI          0x0000ff00L
#define DPM_TABLE_402__MemoryThermThrottleEnable_MASK__VI 0x000000ffL
#define DPM_TABLE_403__PhaseResponseTime_MASK__VI       0x0000ffffL
#define DPM_TABLE_403__VoltageResponseTime_MASK__VI     0xffff0000L
#define DPM_TABLE_404__DTEInterval_MASK__VI             0x0000ff00L
#define DPM_TABLE_404__DTEMode_MASK__VI                 0x000000ffL
#define DPM_TABLE_404__PCIeBootLinkLevel_MASK__VI       0xff000000L
#define DPM_TABLE_404__PCIeGenInterval_MASK__VI         0x00ff0000L
#define DPM_TABLE_405__AcDcGpio_MASK__VI                0x0000ff00L
#define DPM_TABLE_405__SVI2Enable_MASK__VI              0xff000000L
#define DPM_TABLE_405__ThermGpio_MASK__VI               0x000000ffL
#define DPM_TABLE_405__VRHotGpio_MASK__VI               0x00ff0000L
#define DPM_TABLE_406__PPM_PkgPwrLimit_MASK__VI         0xffff0000L
#define DPM_TABLE_406__PPM_TemperatureLimit_MASK__VI    0x0000ffffL
#define DPM_TABLE_407__DefaultTdp_MASK__VI              0xffff0000L
#define DPM_TABLE_407__TargetTdp_MASK__VI               0x0000ffffL
#define DPM_TABLE_408__FpsHighThreshold_MASK__VI        0xffff0000L
#define DPM_TABLE_408__FpsLowThreshold_MASK__VI         0x0000ffffL
#define DPM_TABLE_409__BAPMTI_R_0_0_0_MASK__VI          0xffff0000L
#define DPM_TABLE_409__BAPMTI_R_0_1_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_40__VddcLevelCount_MASK__VI           0xffffffffL
#define DPM_TABLE_410__BAPMTI_R_0_2_0_MASK__VI          0xffff0000L
#define DPM_TABLE_410__BAPMTI_R_1_0_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_411__BAPMTI_R_1_1_0_MASK__VI          0xffff0000L
#define DPM_TABLE_411__BAPMTI_R_1_2_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_412__BAPMTI_R_2_0_0_MASK__VI          0xffff0000L
#define DPM_TABLE_412__BAPMTI_R_2_1_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_413__BAPMTI_R_2_2_0_MASK__VI          0xffff0000L
#define DPM_TABLE_413__BAPMTI_R_3_0_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_414__BAPMTI_R_3_1_0_MASK__VI          0xffff0000L
#define DPM_TABLE_414__BAPMTI_R_3_2_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_415__BAPMTI_R_4_0_0_MASK__VI          0xffff0000L
#define DPM_TABLE_415__BAPMTI_R_4_1_0_MASK__VI          0x0000ffffL
#define DPM_TABLE_416__BAPMTI_RC_0_0_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_416__BAPMTI_R_4_2_0_MASK__VI          0xffff0000L
#define DPM_TABLE_417__BAPMTI_RC_0_1_0_MASK__VI         0xffff0000L
#define DPM_TABLE_417__BAPMTI_RC_0_2_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_418__BAPMTI_RC_1_0_0_MASK__VI         0xffff0000L
#define DPM_TABLE_418__BAPMTI_RC_1_1_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_419__BAPMTI_RC_1_2_0_MASK__VI         0xffff0000L
#define DPM_TABLE_419__BAPMTI_RC_2_0_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_41__VddciLevelCount_MASK__VI          0xffffffffL
#define DPM_TABLE_420__BAPMTI_RC_2_1_0_MASK__VI         0xffff0000L
#define DPM_TABLE_420__BAPMTI_RC_2_2_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_421__BAPMTI_RC_3_0_0_MASK__VI         0xffff0000L
#define DPM_TABLE_421__BAPMTI_RC_3_1_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_422__BAPMTI_RC_3_2_0_MASK__VI         0xffff0000L
#define DPM_TABLE_422__BAPMTI_RC_4_0_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_423__BAPMTI_RC_4_1_0_MASK__VI         0xffff0000L
#define DPM_TABLE_423__BAPMTI_RC_4_2_0_MASK__VI         0x0000ffffL
#define DPM_TABLE_424__DTEAmbientTempBase_MASK__VI      0xff000000L
#define DPM_TABLE_424__DTETjOffset_MASK__VI             0x00ff0000L
#define DPM_TABLE_424__GpuTjHyst_MASK__VI               0x000000ffL
#define DPM_TABLE_424__GpuTjMax_MASK__VI                0x0000ff00L
#define DPM_TABLE_425__BootVoltage_Phases_MASK__VI      0x000000ffL
#define DPM_TABLE_425__BootVoltage_VddGfx_MASK__VI      0x0000ff00L
#define DPM_TABLE_425__BootVoltage_Vddc_MASK__VI        0xff000000L
#define DPM_TABLE_425__BootVoltage_Vddci_MASK__VI       0x00ff0000L
#define DPM_TABLE_426__BAPM_TEMP_GRADIENT_MASK__VI      0xffffffffL
#define DPM_TABLE_427__LowSclkInterruptThreshold_MASK__VI 0xffffffffL
#define DPM_TABLE_428__VddGfxReChkWait_MASK__VI         0xffffffffL
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_maxVID_MASK__VI 0x00ff0000L
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_minVID_MASK__VI 0xff000000L
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_0_MASK__VI 0x0000ff00L
#define DPM_TABLE_429__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_padding_1_MASK__VI 0x000000ffL
#define DPM_TABLE_42__VddGfxLevelCount_MASK__VI         0xffffffffL
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_0_MASK__VI 0xff000000L
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_1_MASK__VI 0x00ff0000L
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_2_MASK__VI 0x0000ff00L
#define DPM_TABLE_430__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_3_MASK__VI 0x000000ffL
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_4_MASK__VI 0xff000000L
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_5_MASK__VI 0x00ff0000L
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_6_MASK__VI 0x0000ff00L
#define DPM_TABLE_431__ClockStretcherDataTable_ClockStretcherDataTableEntry_0_setting_7_MASK__VI 0x000000ffL
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_maxVID_MASK__VI 0x00ff0000L
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_minVID_MASK__VI 0xff000000L
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_0_MASK__VI 0x0000ff00L
#define DPM_TABLE_432__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_padding_1_MASK__VI 0x000000ffL
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_0_MASK__VI 0xff000000L
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_1_MASK__VI 0x00ff0000L
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_2_MASK__VI 0x0000ff00L
#define DPM_TABLE_433__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_3_MASK__VI 0x000000ffL
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_4_MASK__VI 0xff000000L
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_5_MASK__VI 0x00ff0000L
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_6_MASK__VI 0x0000ff00L
#define DPM_TABLE_434__ClockStretcherDataTable_ClockStretcherDataTableEntry_1_setting_7_MASK__VI 0x000000ffL
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_maxVID_MASK__VI 0x00ff0000L
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_minVID_MASK__VI 0xff000000L
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_padding_0_MASK__VI 0x0000ff00L
#define DPM_TABLE_435__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_padding_1_MASK__VI 0x000000ffL
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_0_MASK__VI 0xff000000L
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_1_MASK__VI 0x00ff0000L
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_2_MASK__VI 0x0000ff00L
#define DPM_TABLE_436__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_3_MASK__VI 0x000000ffL
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_4_MASK__VI 0xff000000L
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_5_MASK__VI 0x00ff0000L
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_6_MASK__VI 0x0000ff00L
#define DPM_TABLE_437__ClockStretcherDataTable_ClockStretcherDataTableEntry_2_setting_7_MASK__VI 0x000000ffL
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_maxVID_MASK__VI 0x00ff0000L
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_minVID_MASK__VI 0xff000000L
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_padding_0_MASK__VI 0x0000ff00L
#define DPM_TABLE_438__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_padding_1_MASK__VI 0x000000ffL
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_0_MASK__VI 0xff000000L
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_1_MASK__VI 0x00ff0000L
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_2_MASK__VI 0x0000ff00L
#define DPM_TABLE_439__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_3_MASK__VI 0x000000ffL
#define DPM_TABLE_43__MvddLevelCount_MASK__VI           0xffffffffL
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_4_MASK__VI 0xff000000L
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_5_MASK__VI 0x00ff0000L
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_6_MASK__VI 0x0000ff00L
#define DPM_TABLE_440__ClockStretcherDataTable_ClockStretcherDataTableEntry_3_setting_7_MASK__VI 0x000000ffL
#define DPM_TABLE_44__VddcTable_0_MASK__VI              0xffff0000L
#define DPM_TABLE_44__VddcTable_1_MASK__VI              0x0000ffffL
#define DPM_TABLE_45__VddcTable_2_MASK__VI              0xffff0000L
#define DPM_TABLE_45__VddcTable_3_MASK__VI              0x0000ffffL
#define DPM_TABLE_46__VddcTable_4_MASK__VI              0xffff0000L
#define DPM_TABLE_46__VddcTable_5_MASK__VI              0x0000ffffL
#define DPM_TABLE_47__VddcTable_6_MASK__VI              0xffff0000L
#define DPM_TABLE_47__VddcTable_7_MASK__VI              0x0000ffffL
#define DPM_TABLE_48__VddcTable_8_MASK__VI              0xffff0000L
#define DPM_TABLE_48__VddcTable_9_MASK__VI              0x0000ffffL
#define DPM_TABLE_49__VddcTable_10_MASK__VI             0xffff0000L
#define DPM_TABLE_49__VddcTable_11_MASK__VI             0x0000ffffL
#define DPM_TABLE_4__GraphicsPIDController_StatePrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_50__VddcTable_12_MASK__VI             0xffff0000L
#define DPM_TABLE_50__VddcTable_13_MASK__VI             0x0000ffffL
#define DPM_TABLE_51__VddcTable_14_MASK__VI             0xffff0000L
#define DPM_TABLE_51__VddcTable_15_MASK__VI             0x0000ffffL
#define DPM_TABLE_52__VddGfxTable_0_MASK__VI            0xffff0000L
#define DPM_TABLE_52__VddGfxTable_1_MASK__VI            0x0000ffffL
#define DPM_TABLE_53__VddGfxTable_2_MASK__VI            0xffff0000L
#define DPM_TABLE_53__VddGfxTable_3_MASK__VI            0x0000ffffL
#define DPM_TABLE_54__VddGfxTable_4_MASK__VI            0xffff0000L
#define DPM_TABLE_54__VddGfxTable_5_MASK__VI            0x0000ffffL
#define DPM_TABLE_55__VddGfxTable_6_MASK__VI            0xffff0000L
#define DPM_TABLE_55__VddGfxTable_7_MASK__VI            0x0000ffffL
#define DPM_TABLE_56__VddGfxTable_8_MASK__VI            0xffff0000L
#define DPM_TABLE_56__VddGfxTable_9_MASK__VI            0x0000ffffL
#define DPM_TABLE_57__VddGfxTable_10_MASK__VI           0xffff0000L
#define DPM_TABLE_57__VddGfxTable_11_MASK__VI           0x0000ffffL
#define DPM_TABLE_58__VddGfxTable_12_MASK__VI           0xffff0000L
#define DPM_TABLE_58__VddGfxTable_13_MASK__VI           0x0000ffffL
#define DPM_TABLE_59__VddGfxTable_14_MASK__VI           0xffff0000L
#define DPM_TABLE_59__VddGfxTable_15_MASK__VI           0x0000ffffL
#define DPM_TABLE_5__GraphicsPIDController_LfPrecision_MASK__VI 0xffffffffL
#define DPM_TABLE_60__VddciTable_0_MASK__VI             0xffff0000L
#define DPM_TABLE_60__VddciTable_1_MASK__VI             0x0000ffffL
#define DPM_TABLE_61__VddciTable_2_MASK__VI             0xffff0000L
#define DPM_TABLE_61__VddciTable_3_MASK__VI             0x0000ffffL
#define DPM_TABLE_62__VddciTable_4_MASK__VI             0xffff0000L
#define DPM_TABLE_62__VddciTable_5_MASK__VI             0x0000ffffL
#define DPM_TABLE_63__VddciTable_6_MASK__VI             0xffff0000L
#define DPM_TABLE_63__VddciTable_7_MASK__VI             0x0000ffffL
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_0_MASK__VI    0xff000000L
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_1_MASK__VI    0x00ff0000L
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_2_MASK__VI    0x0000ff00L
#define DPM_TABLE_64__BapmVddGfxVidHiSidd_3_MASK__VI    0x000000ffL
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_4_MASK__VI    0xff000000L
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_5_MASK__VI    0x00ff0000L
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_6_MASK__VI    0x0000ff00L
#define DPM_TABLE_65__BapmVddGfxVidHiSidd_7_MASK__VI    0x000000ffL
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_10_MASK__VI   0x0000ff00L
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_11_MASK__VI   0x000000ffL
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_8_MASK__VI    0xff000000L
#define DPM_TABLE_66__BapmVddGfxVidHiSidd_9_MASK__VI    0x00ff0000L
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_12_MASK__VI   0xff000000L
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_13_MASK__VI   0x00ff0000L
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_14_MASK__VI   0x0000ff00L
#define DPM_TABLE_67__BapmVddGfxVidHiSidd_15_MASK__VI   0x000000ffL
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_0_MASK__VI    0xff000000L
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_1_MASK__VI    0x00ff0000L
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_2_MASK__VI    0x0000ff00L
#define DPM_TABLE_68__BapmVddGfxVidLoSidd_3_MASK__VI    0x000000ffL
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_4_MASK__VI    0xff000000L
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_5_MASK__VI    0x00ff0000L
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_6_MASK__VI    0x0000ff00L
#define DPM_TABLE_69__BapmVddGfxVidLoSidd_7_MASK__VI    0x000000ffL
#define DPM_TABLE_6__GraphicsPIDController_LfOffset_MASK__VI 0xffffffffL
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_10_MASK__VI   0x0000ff00L
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_11_MASK__VI   0x000000ffL
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_8_MASK__VI    0xff000000L
#define DPM_TABLE_70__BapmVddGfxVidLoSidd_9_MASK__VI    0x00ff0000L
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_12_MASK__VI   0xff000000L
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_13_MASK__VI   0x00ff0000L
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_14_MASK__VI   0x0000ff00L
#define DPM_TABLE_71__BapmVddGfxVidLoSidd_15_MASK__VI   0x000000ffL
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_0_MASK__VI   0xff000000L
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_1_MASK__VI   0x00ff0000L
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_2_MASK__VI   0x0000ff00L
#define DPM_TABLE_72__BapmVddGfxVidHiSidd2_3_MASK__VI   0x000000ffL
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_4_MASK__VI   0xff000000L
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_5_MASK__VI   0x00ff0000L
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_6_MASK__VI   0x0000ff00L
#define DPM_TABLE_73__BapmVddGfxVidHiSidd2_7_MASK__VI   0x000000ffL
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_10_MASK__VI  0x0000ff00L
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_11_MASK__VI  0x000000ffL
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_8_MASK__VI   0xff000000L
#define DPM_TABLE_74__BapmVddGfxVidHiSidd2_9_MASK__VI   0x00ff0000L
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_12_MASK__VI  0xff000000L
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_13_MASK__VI  0x00ff0000L
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_14_MASK__VI  0x0000ff00L
#define DPM_TABLE_75__BapmVddGfxVidHiSidd2_15_MASK__VI  0x000000ffL
#define DPM_TABLE_76__BapmVddcVidHiSidd_0_MASK__VI      0xff000000L
#define DPM_TABLE_76__BapmVddcVidHiSidd_1_MASK__VI      0x00ff0000L
#define DPM_TABLE_76__BapmVddcVidHiSidd_2_MASK__VI      0x0000ff00L
#define DPM_TABLE_76__BapmVddcVidHiSidd_3_MASK__VI      0x000000ffL
#define DPM_TABLE_77__BapmVddcVidHiSidd_4_MASK__VI      0xff000000L
#define DPM_TABLE_77__BapmVddcVidHiSidd_5_MASK__VI      0x00ff0000L
#define DPM_TABLE_77__BapmVddcVidHiSidd_6_MASK__VI      0x0000ff00L
#define DPM_TABLE_77__BapmVddcVidHiSidd_7_MASK__VI      0x000000ffL
#define DPM_TABLE_78__BapmVddcVidHiSidd_10_MASK__VI     0x0000ff00L
#define DPM_TABLE_78__BapmVddcVidHiSidd_11_MASK__VI     0x000000ffL
#define DPM_TABLE_78__BapmVddcVidHiSidd_8_MASK__VI      0xff000000L
#define DPM_TABLE_78__BapmVddcVidHiSidd_9_MASK__VI      0x00ff0000L
#define DPM_TABLE_79__BapmVddcVidHiSidd_12_MASK__VI     0xff000000L
#define DPM_TABLE_79__BapmVddcVidHiSidd_13_MASK__VI     0x00ff0000L
#define DPM_TABLE_79__BapmVddcVidHiSidd_14_MASK__VI     0x0000ff00L
#define DPM_TABLE_79__BapmVddcVidHiSidd_15_MASK__VI     0x000000ffL
#define DPM_TABLE_7__GraphicsPIDController_MaxState_MASK__VI 0xffffffffL
#define DPM_TABLE_80__BapmVddcVidLoSidd_0_MASK__VI      0xff000000L
#define DPM_TABLE_80__BapmVddcVidLoSidd_1_MASK__VI      0x00ff0000L
#define DPM_TABLE_80__BapmVddcVidLoSidd_2_MASK__VI      0x0000ff00L
#define DPM_TABLE_80__BapmVddcVidLoSidd_3_MASK__VI      0x000000ffL
#define DPM_TABLE_81__BapmVddcVidLoSidd_4_MASK__VI      0xff000000L
#define DPM_TABLE_81__BapmVddcVidLoSidd_5_MASK__VI      0x00ff0000L
#define DPM_TABLE_81__BapmVddcVidLoSidd_6_MASK__VI      0x0000ff00L
#define DPM_TABLE_81__BapmVddcVidLoSidd_7_MASK__VI      0x000000ffL
#define DPM_TABLE_82__BapmVddcVidLoSidd_10_MASK__VI     0x0000ff00L
#define DPM_TABLE_82__BapmVddcVidLoSidd_11_MASK__VI     0x000000ffL
#define DPM_TABLE_82__BapmVddcVidLoSidd_8_MASK__VI      0xff000000L
#define DPM_TABLE_82__BapmVddcVidLoSidd_9_MASK__VI      0x00ff0000L
#define DPM_TABLE_83__BapmVddcVidLoSidd_12_MASK__VI     0xff000000L
#define DPM_TABLE_83__BapmVddcVidLoSidd_13_MASK__VI     0x00ff0000L
#define DPM_TABLE_83__BapmVddcVidLoSidd_14_MASK__VI     0x0000ff00L
#define DPM_TABLE_83__BapmVddcVidLoSidd_15_MASK__VI     0x000000ffL
#define DPM_TABLE_84__BapmVddcVidHiSidd2_0_MASK__VI     0xff000000L
#define DPM_TABLE_84__BapmVddcVidHiSidd2_1_MASK__VI     0x00ff0000L
#define DPM_TABLE_84__BapmVddcVidHiSidd2_2_MASK__VI     0x0000ff00L
#define DPM_TABLE_84__BapmVddcVidHiSidd2_3_MASK__VI     0x000000ffL
#define DPM_TABLE_85__BapmVddcVidHiSidd2_4_MASK__VI     0xff000000L
#define DPM_TABLE_85__BapmVddcVidHiSidd2_5_MASK__VI     0x00ff0000L
#define DPM_TABLE_85__BapmVddcVidHiSidd2_6_MASK__VI     0x0000ff00L
#define DPM_TABLE_85__BapmVddcVidHiSidd2_7_MASK__VI     0x000000ffL
#define DPM_TABLE_86__BapmVddcVidHiSidd2_10_MASK__VI    0x0000ff00L
#define DPM_TABLE_86__BapmVddcVidHiSidd2_11_MASK__VI    0x000000ffL
#define DPM_TABLE_86__BapmVddcVidHiSidd2_8_MASK__VI     0xff000000L
#define DPM_TABLE_86__BapmVddcVidHiSidd2_9_MASK__VI     0x00ff0000L
#define DPM_TABLE_87__BapmVddcVidHiSidd2_12_MASK__VI    0xff000000L
#define DPM_TABLE_87__BapmVddcVidHiSidd2_13_MASK__VI    0x00ff0000L
#define DPM_TABLE_87__BapmVddcVidHiSidd2_14_MASK__VI    0x0000ff00L
#define DPM_TABLE_87__BapmVddcVidHiSidd2_15_MASK__VI    0x000000ffL
#define DPM_TABLE_88__GraphicsDpmLevelCount_MASK__VI    0xff000000L
#define DPM_TABLE_88__LinkLevelCount_MASK__VI           0x0000ff00L
#define DPM_TABLE_88__MasterDeepSleepControl_MASK__VI   0x000000ffL
#define DPM_TABLE_88__MemoryDpmLevelCount_MASK__VI      0x00ff0000L
#define DPM_TABLE_89__AcpLevelCount_MASK__VI            0x0000ff00L
#define DPM_TABLE_89__SamuLevelCount_MASK__VI           0x000000ffL
#define DPM_TABLE_89__UvdLevelCount_MASK__VI            0xff000000L
#define DPM_TABLE_89__VceLevelCount_MASK__VI            0x00ff0000L
#define DPM_TABLE_8__GraphicsPIDController_MaxLfFraction_MASK__VI 0xffffffffL
#define DPM_TABLE_90__Reserved_0_MASK__VI               0x000000ffL
#define DPM_TABLE_90__ThermOutGpio_MASK__VI             0xff000000L
#define DPM_TABLE_90__ThermOutMode_MASK__VI             0x0000ff00L
#define DPM_TABLE_90__ThermOutPolarity_MASK__VI         0x00ff0000L
#define DPM_TABLE_91__Reserved_0_MASK__VI               0xffffffffL
#define DPM_TABLE_92__Reserved_1_MASK__VI               0xffffffffL
#define DPM_TABLE_93__Reserved_2_MASK__VI               0xffffffffL
#define DPM_TABLE_94__Reserved_3_MASK__VI               0xffffffffL
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Phases_MASK__VI 0x000000ffL
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_VddGfx_MASK__VI 0x0000ff00L
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Vddc_MASK__VI 0xff000000L
#define DPM_TABLE_95__GraphicsLevel_0_MinVoltage_Vddci_MASK__VI 0x00ff0000L
#define DPM_TABLE_96__GraphicsLevel_0_SclkFrequency_MASK__VI 0xffffffffL
#define DPM_TABLE_97__GraphicsLevel_0_ActivityLevel_MASK__VI 0x0000ffffL
#define DPM_TABLE_97__GraphicsLevel_0_DeepSleepDivId_MASK__VI 0x00ff0000L
#define DPM_TABLE_97__GraphicsLevel_0_pcieDpmLevel_MASK__VI 0xff000000L
#define DPM_TABLE_98__GraphicsLevel_0_CgSpllFuncCntl3_MASK__VI 0xffffffffL
#define DPM_TABLE_99__GraphicsLevel_0_CgSpllFuncCntl4_MASK__VI 0xffffffffL
#define DPM_TABLE_9__GraphicsPIDController_StateShift_MASK__VI 0xffffffffL
#define DPREFCLK_CGTT_BLK_CTRL_REG__DPREFCLK_TURN_OFF_DELAY_MASK__VI 0x00000ff0L
#define DPREFCLK_CGTT_BLK_CTRL_REG__DPREFCLK_TURN_ON_DELAY_MASK__VI 0x0000000fL
#define DPREFCLK_CNTL__DPREFCLK_SRC_SEL_MASK__VI        0x00000007L
#define DPREFCLK_CNTL__UNB_DB_CLK_ENABLE_MASK__VI       0x00000100L
#define DP_AUX_DEBUG_A__DP_AUX_DEBUG_A_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_B__DP_AUX_DEBUG_B_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_C__DP_AUX_DEBUG_C_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_D__DP_AUX_DEBUG_D_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_E__DP_AUX_DEBUG_E_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_F__DP_AUX_DEBUG_F_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_G__DP_AUX_DEBUG_G_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_H__DP_AUX_DEBUG_H_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_I__DP_AUX_DEBUG_I_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_J__DP_AUX_DEBUG_J_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_K__DP_AUX_DEBUG_K_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_L__DP_AUX_DEBUG_L_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_M__DP_AUX_DEBUG_M_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_N__DP_AUX_DEBUG_N_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_O__DP_AUX_DEBUG_O_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_P__DP_AUX_DEBUG_P_MASK__VI         0xffffffffL
#define DP_AUX_DEBUG_Q__DP_AUX_DEBUG_Q_MASK__VI         0xffffffffL
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_CUR_DISP_MASK__VI 0x01000000L
#define DP_DPHY_CRC_EN__DPHY_CRC_RESULT_VALID_MASK__VI  0x00000100L
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_FIRST_SLOT_MASK__VI 0x0000003fL
#define DP_DPHY_CRC_MST_CNTL__DPHY_CRC_MST_LAST_SLOT_MASK__VI 0x00003f00L
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK_MASK__VI 0x00010000L
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_MASK__VI 0x00000100L
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK_MASK__VI 0x00000001L
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT1_MASK__VI   0x0000ff00L
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT2_MASK__VI   0x00ff0000L
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT3_MASK__VI   0xff000000L
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK_MASK__VI 0x00001000L
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK_MASK__VI 0x00000100L
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED_MASK__VI 0x00000010L
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE_MASK__VI 0x00000007L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN_MASK__VI 0x00000004L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL_MASK__VI       0x00000030L
#define DP_DPHY_SYM0__DPHY_SYM1_MASK__VI                0x000003ffL
#define DP_DPHY_SYM0__DPHY_SYM2_MASK__VI                0x000ffc00L
#define DP_DPHY_SYM0__DPHY_SYM3_MASK__VI                0x3ff00000L
#define DP_DPHY_SYM1__DPHY_SYM4_MASK__VI                0x000003ffL
#define DP_DPHY_SYM1__DPHY_SYM5_MASK__VI                0x000ffc00L
#define DP_DPHY_SYM1__DPHY_SYM6_MASK__VI                0x3ff00000L
#define DP_DPHY_SYM2__DPHY_SYM7_MASK__VI                0x000003ffL
#define DP_DPHY_SYM2__DPHY_SYM8_MASK__VI                0x000ffc00L
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL_MASK__VI 0x00000003L
#define DP_FE_TEST_DEBUG_DATA__DP_FE_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DP_HBR2_EYE_PATTERN__DP_HBR2_EYE_PATTERN_ENABLE_MASK__VI 0x00000001L
#define DP_LINK_FRAMING_CNTL__DP_IDLE_BS_INTERVAL_MASK__VI 0x0003ffffL
#define DP_LINK_FRAMING_CNTL__DP_VBID_DISABLE_MASK__VI  0x01000000L
#define DP_LINK_FRAMING_CNTL__DP_VID_ENHANCED_FRAME_MODE_MASK__VI 0x10000000L
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_ENABLE_MASK__VI 0x00000100L
#define DP_MSA_COLORIMETRY__DP_MSA_MISC0_OVERRIDE_MASK__VI 0x000000ffL
#define DP_MSA_MISC__DP_MSA_MISC1_MASK__VI              0x00000078L
#define DP_MSA_MISC__DP_MSA_MISC2_MASK__VI              0x0000ff00L
#define DP_MSA_MISC__DP_MSA_MISC3_MASK__VI              0x00ff0000L
#define DP_MSA_MISC__DP_MSA_MISC4_MASK__VI              0xff000000L
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN_MASK__VI 0x00000001L
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE_MASK__VI 0x0003fff0L
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE_MASK__VI 0x3fff0000L
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE_MASK__VI 0x00003fffL
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME_MASK__VI  0x000003ffL
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE_MASK__VI   0x00030000L
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE_MASK__VI    0x00000001L
#define DP_MSE_MISC_CNTL__DP_MSE_OUTPUT_DPDBG_DATA_MASK__VI 0x00010000L
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE_MASK__VI 0x00000010L
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER_MASK__VI  0x00000100L
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X_MASK__VI        0xfc000000L
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y_MASK__VI        0x03ffffffL
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING_MASK__VI 0x00000001L
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0_MASK__VI    0x00003f00L
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1_MASK__VI    0x3f000000L
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0_MASK__VI           0x00000007L
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1_MASK__VI           0x00070000L
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2_MASK__VI    0x00003f00L
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3_MASK__VI    0x3f000000L
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2_MASK__VI           0x00000007L
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3_MASK__VI           0x00070000L
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4_MASK__VI    0x00003f00L
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5_MASK__VI    0x3f000000L
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4_MASK__VI           0x00000007L
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5_MASK__VI           0x00070000L
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT_MASK__VI 0x00000100L
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE_MASK__VI   0x00000003L
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING_MASK__VI     0x00000007L
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE_MASK__VI       0x00000001L
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE_MASK__VI         0x00010000L
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE_MASK__VI        0x00100000L
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE_MASK__VI        0x00200000L
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE_MASK__VI        0x00400000L
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE_MASK__VI        0x00800000L
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_MASK__VI 0x00010000L
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE_MASK__VI 0x0000000eL
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE_MASK__VI 0x00000001L
#define DP_STEER_FIFO__DP_TU_OVERFLOW_ACK_MASK__VI      0x00001000L
#define DP_STEER_FIFO__DP_TU_OVERFLOW_FLAG_MASK__VI     0x00000100L
#define DVO_CLK_ENABLE__DVO_CLK_ENABLE_MASK__VI         0x00000001L
#define DVO_CONTROL__DVO_DE_POLARITY_MASK__VI           0x00400000L
#define DVO_CONTROL__DVO_DVPDATA_WIDTH_MASK__VI         0x00000030L
#define DVO_CONTROL__DVO_HSYNC_POLARITY_MASK__VI        0x00100000L
#define DVO_CONTROL__DVO_VSYNC_POLARITY_MASK__VI        0x00200000L
#define DVO_ENABLE__DVO_PIXEL_WIDTH_MASK__VI            0x00000030L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CALIBRATED_MASK__VI 0x20000000L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_CAL_AVERAGE_LEVEL_MASK__VI 0x0000fc00L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_ERROR_ACK_MASK__VI 0x00000100L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECAL_AVERAGE_MASK__VI 0x40000000L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_FORCE_RECOMP_MINMAX_MASK__VI 0x80000000L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_LEVEL_ERROR_MASK__VI 0x00000001L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MAXIMUM_LEVEL_MASK__VI 0x000f0000L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_MINIMUM_LEVEL_MASK__VI 0x03c00000L
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_OVERWRITE_LEVEL_MASK__VI 0x000000fcL
#define DVO_FIFO_ERROR_STATUS__DVO_FIFO_USE_OVERWRITE_LEVEL_MASK__VI 0x00000002L
#define DVO_SKEW_ADJUST__DVO_SKEW_ADJUST_MASK__VI       0xffffffffL
#define DVO_STRENGTH_CONTROL__DVOCLK_DRVSTRENGTH_MASK__VI 0x00700000L
#define DVO_STRENGTH_CONTROL__DVO_DRVSTRENGTH_MASK__VI  0x00070000L
#define DVO_STRENGTH_CONTROL__FLDO_VITNE_DRVSTRENGTH_MASK__VI 0x07000000L
#define DVO_TEST_DEBUG_DATA__DVO_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define DVO_TEST_DEBUG_INDEX__DVO_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define DVO_TEST_DEBUG_INDEX__DVO_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define DVO_VREF_CONTROL__DVO_VREFCAL_MASK__VI          0x000000f0L
#define DVO_VREF_CONTROL__DVO_VREFPON_MASK__VI          0x00000001L
#define DVO_VREF_CONTROL__DVO_VREFSEL_MASK__VI          0x00000002L
#define ENTITY_TEMPERATURES_1__GPU_MASK__VI             0xffffffffL
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT_MASK__VI 0x1fff0000L
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT_MASK__VI 0x00001fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM_MASK__VI 0x00001fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP_MASK__VI 0x1fff0000L
#define FBC_DEBUG_COMP__FBC_COMP_ADDRESS_TRANSLATION_ENABLE_MASK__VI 0x00000800L
#define FBC_DEBUG_COMP__FBC_COMP_PRIVILEGED_ACCESS_ENABLE_MASK__VI 0x00000400L
#define FBC_DEBUG_CSR_RDATA_HI__FBC_DEBUG_CSR_RDATA_HI_MASK__VI 0x000000ffL
#define FBC_DEBUG_CSR_WDATA_HI__FBC_DEBUG_CSR_WDATA_HI_MASK__VI 0x000000ffL
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_RD_DATA_MASK__VI   0x00020000L
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_WR_DATA_MASK__VI   0x00010000L
#define FBC_MISC__FBC_RESET_AT_DISABLE_MASK__VI         0x00200000L
#define FBC_MISC__FBC_RESET_AT_ENABLE_MASK__VI          0x00100000L
#define FBC_MISC__FBC_SLOW_REQ_INTERVAL_MASK__VI        0x1f000000L
#define FBC_STATUS__FBC_ENABLE_STATUS_MASK__VI          0x00000001L
#define FEATURE_STATUS__ACP_DPM_ON_MASK__VI             0x00000040L
#define FEATURE_STATUS__AVS_ON_MASK__VI                 0x00010000L
#define FEATURE_STATUS__BAPM_ON_MASK__VI                0x00000100L
#define FEATURE_STATUS__GPU_CAC_ON_MASK__VI             0x00008000L
#define FEATURE_STATUS__LCLK_DPM_FORCED_MASK__VI        0x00100000L
#define FEATURE_STATUS__LCLK_DPM_ON_MASK__VI            0x00000004L
#define FEATURE_STATUS__LHTC_ON_MASK__VI                0x00000800L
#define FEATURE_STATUS__LPMX_ON_MASK__VI                0x00000200L
#define FEATURE_STATUS__MCLK_DPM_FORCED_MASK__VI        0x00080000L
#define FEATURE_STATUS__MCLK_DPM_ON_MASK__VI            0x00000002L
#define FEATURE_STATUS__NBDPM_ON_MASK__VI               0x00000400L
#define FEATURE_STATUS__PCIE_DPM_FORCED_MASK__VI        0x00200000L
#define FEATURE_STATUS__PCIE_DPM_ON_MASK__VI            0x00000080L
#define FEATURE_STATUS__RESERVED_MASK__VI               0xffc00000L
#define FEATURE_STATUS__SAMU_DPM_ON_MASK__VI            0x00000020L
#define FEATURE_STATUS__SCLK_DPM_FORCED_MASK__VI        0x00040000L
#define FEATURE_STATUS__SCLK_DPM_ON_MASK__VI            0x00000001L
#define FEATURE_STATUS__SPMI_ON_MASK__VI                0x00020000L
#define FEATURE_STATUS__TDC_LIMIT_ON_MASK__VI           0x00004000L
#define FEATURE_STATUS__UVD_DPM_ON_MASK__VI             0x00000008L
#define FEATURE_STATUS__VCE_DPM_ON_MASK__VI             0x00000010L
#define FEATURE_STATUS__VOLTAGE_CONTROLLER_ON_MASK__VI  0x00002000L
#define FEATURE_STATUS__VPC_ON_MASK__VI                 0x00001000L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH_MASK__VI 0x00001800L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH_MASK__VI 0x00060000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH_MASK__VI 0x00000030L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_MODE_MASK__VI 0x00000002L
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_LOWER_B_MASK__VI 0x0000ffffL
#define FMT_CLAMP_COMPONENT_B__FMT_CLAMP_UPPER_B_MASK__VI 0xffff0000L
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_LOWER_G_MASK__VI 0x0000ffffL
#define FMT_CLAMP_COMPONENT_G__FMT_CLAMP_UPPER_G_MASK__VI 0xffff0000L
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_LOWER_R_MASK__VI 0x0000ffffL
#define FMT_CLAMP_COMPONENT_R__FMT_CLAMP_UPPER_R_MASK__VI 0xffff0000L
#define FMT_CONTROL__FMT_SPATIAL_DITHER_FRAME_COUNTER_BIT_SWAP_MASK__VI 0x00003000L
#define FMT_CONTROL__FMT_SPATIAL_DITHER_FRAME_COUNTER_MAX_MASK__VI 0x00000f00L
#define FMT_CONTROL__FMT_SRC_SELECT_MASK__VI            0x07000000L
#define FMT_CONTROL__FMT_STEREOSYNC_OVERRIDE_MASK__VI   0x00000001L
#define FMT_CONTROL__FMT_STEREOSYNC_OVR_POL_MASK__VI    0x00000010L
#define FMT_CONTROL__FMT_SUBSAMPLING_MODE_MASK__VI      0x00020000L
#define FMT_CONTROL__FMT_SUBSAMPLING_ORDER_MASK__VI     0x00040000L
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKB_MASK__VI      0x00000100L
#define FMT_CRC_CNTL__FMT_DTMTEST_CRC_EN_MASK__VI       0x00000002L
#define FMT_DEBUG0__FMT_DEBUG0_MASK__VI                 0xffffffffL
#define FMT_DEBUG1__FMT_DEBUG1_MASK__VI                 0xffffffffL
#define FMT_DEBUG2__FMT_DEBUG2_MASK__VI                 0xffffffffL
#define FMT_DEBUG_ID__FMT_DEBUG_ID_MASK__VI             0xffffffffL
#define FMT_DITHER_RAND_B_SEED__FMT_OFFSET_B_CB_MASK__VI 0xffff0000L
#define FMT_DITHER_RAND_G_SEED__FMT_OFFSET_G_Y_MASK__VI 0xffff0000L
#define FMT_DITHER_RAND_R_SEED__FMT_OFFSET_R_CR_MASK__VI 0xffff0000L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKB_ONLY_MASK__VI 0x00010000L
#define FMT_TEST_DEBUG_DATA__FMT_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define FMT_TEST_DEBUG_INDEX__FMT_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define GAMMA_CORR_CNTLA_END_CNTL1__GAMMA_CORR_CNTLA_EXP_REGION_END_MASK__VI 0x0000ffffL
#define GAMMA_CORR_CNTLA_END_CNTL2__GAMMA_CORR_CNTLA_EXP_REGION_END_BASE_MASK__VI 0xffff0000L
#define GAMMA_CORR_CNTLA_END_CNTL2__GAMMA_CORR_CNTLA_EXP_REGION_END_SLOPE_MASK__VI 0x0000ffffL
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION0_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION0_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION1_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_0_1__GAMMA_CORR_CNTLA_EXP_REGION1_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION10_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION10_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION11_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_10_11__GAMMA_CORR_CNTLA_EXP_REGION11_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION12_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION12_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION13_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_12_13__GAMMA_CORR_CNTLA_EXP_REGION13_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION14_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION14_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION15_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_14_15__GAMMA_CORR_CNTLA_EXP_REGION15_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION2_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION2_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION3_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_2_3__GAMMA_CORR_CNTLA_EXP_REGION3_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION4_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION4_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION5_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_4_5__GAMMA_CORR_CNTLA_EXP_REGION5_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION6_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION6_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION7_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_6_7__GAMMA_CORR_CNTLA_EXP_REGION7_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION8_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION8_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION9_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLA_REGION_8_9__GAMMA_CORR_CNTLA_EXP_REGION9_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLA_SLOPE_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_LINEAR_SLOPE_MASK__VI 0x0003ffffL
#define GAMMA_CORR_CNTLA_START_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_START_MASK__VI 0x0003ffffL
#define GAMMA_CORR_CNTLA_START_CNTL__GAMMA_CORR_CNTLA_EXP_REGION_START_SEGMENT_MASK__VI 0x07f00000L
#define GAMMA_CORR_CNTLB_END_CNTL1__GAMMA_CORR_CNTLB_EXP_REGION_END_MASK__VI 0x0000ffffL
#define GAMMA_CORR_CNTLB_END_CNTL2__GAMMA_CORR_CNTLB_EXP_REGION_END_BASE_MASK__VI 0xffff0000L
#define GAMMA_CORR_CNTLB_END_CNTL2__GAMMA_CORR_CNTLB_EXP_REGION_END_SLOPE_MASK__VI 0x0000ffffL
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION0_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION0_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION1_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_0_1__GAMMA_CORR_CNTLB_EXP_REGION1_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION10_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION10_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION11_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_10_11__GAMMA_CORR_CNTLB_EXP_REGION11_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION12_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION12_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION13_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_12_13__GAMMA_CORR_CNTLB_EXP_REGION13_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION14_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION14_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION15_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_14_15__GAMMA_CORR_CNTLB_EXP_REGION15_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION2_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION2_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION3_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_2_3__GAMMA_CORR_CNTLB_EXP_REGION3_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION4_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION4_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION5_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_4_5__GAMMA_CORR_CNTLB_EXP_REGION5_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION6_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION6_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION7_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_6_7__GAMMA_CORR_CNTLB_EXP_REGION7_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION8_LUT_OFFSET_MASK__VI 0x000000ffL
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION8_NUM_SEGMENTS_MASK__VI 0x00003800L
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION9_LUT_OFFSET_MASK__VI 0x007f8000L
#define GAMMA_CORR_CNTLB_REGION_8_9__GAMMA_CORR_CNTLB_EXP_REGION9_NUM_SEGMENTS_MASK__VI 0x38000000L
#define GAMMA_CORR_CNTLB_SLOPE_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_LINEAR_SLOPE_MASK__VI 0x0003ffffL
#define GAMMA_CORR_CNTLB_START_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_START_MASK__VI 0x0003ffffL
#define GAMMA_CORR_CNTLB_START_CNTL__GAMMA_CORR_CNTLB_EXP_REGION_START_SEGMENT_MASK__VI 0x07f00000L
#define GAMMA_CORR_CONTROL__GAMMA_CORR_MODE_MASK__VI    0x00000003L
#define GAMMA_CORR_LUT_DATA__GAMMA_CORR_LUT_DATA_MASK__VI 0x0007ffffL
#define GAMMA_CORR_LUT_INDEX__GAMMA_CORR_LUT_INDEX_MASK__VI 0x000001ffL
#define GAMMA_CORR_LUT_WRITE_EN_MASK__GAMMA_CORR_LUT_WRITE_EN_MASK_MASK__VI 0x00000007L
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C11_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C11_C12__GAMUT_REMAP_C12_MASK__VI   0xffff0000L
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C13_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C13_C14__GAMUT_REMAP_C14_MASK__VI   0xffff0000L
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C21_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C21_C22__GAMUT_REMAP_C22_MASK__VI   0xffff0000L
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C23_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C23_C24__GAMUT_REMAP_C24_MASK__VI   0xffff0000L
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C31_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C31_C32__GAMUT_REMAP_C32_MASK__VI   0xffff0000L
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C33_MASK__VI   0x0000ffffL
#define GAMUT_REMAP_C33_C34__GAMUT_REMAP_C34_MASK__VI   0xffff0000L
#define GAMUT_REMAP_CONTROL__GRPH_GAMUT_REMAP_MODE_MASK__VI 0x00000003L
#define GAMUT_REMAP_CONTROL__OVL_GAMUT_REMAP_MODE_MASK__VI 0x00000030L
#define GARLIC_COHE_CP_DMA_ME_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_DMA_PFP_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_DMA_PIO_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_RB0_WPTR__ADDRESS_MASK__VI       0x0007fffcL
#define GARLIC_COHE_CP_RB1_WPTR__ADDRESS_MASK__VI       0x0007fffcL
#define GARLIC_COHE_CP_RB2_WPTR__ADDRESS_MASK__VI       0x0007fffcL
#define GARLIC_COHE_GARLIC_FLUSH_REQ__ADDRESS_MASK__VI  0x0007fffcL
#define GARLIC_COHE_SAM_SAB_RBI_WPTR__ADDRESS_MASK__VI  0x0007fffcL
#define GARLIC_COHE_SAM_SAB_RBO_WPTR__ADDRESS_MASK__VI  0x0007fffcL
#define GARLIC_COHE_SDMA0_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA1_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA2_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA3_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_UVD_RBC_RB_WPTR__ADDRESS_MASK__VI   0x0007fffcL
#define GARLIC_COHE_VCE_OUT_RB_WPTR__ADDRESS_MASK__VI   0x0007fffcL
#define GARLIC_COHE_VCE_RB_WPTR2__ADDRESS_MASK__VI      0x0007fffcL
#define GARLIC_COHE_VCE_RB_WPTR__ADDRESS_MASK__VI       0x0007fffcL
#define GARLIC_FLUSH_CNTL__CP_DMA_PIO_COMMAND_MASK__VI  0x00008000L
#define GARLIC_FLUSH_CNTL__HOST_DOORBELL_MASK__VI       0x00002000L
#define GARLIC_FLUSH_CNTL__IGNORE_MC_DISABLE_MASK__VI   0x40000000L
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBI_WPTR_MASK__VI    0x00000100L
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBO_WPTR_MASK__VI    0x00000200L
#define GARLIC_FLUSH_CNTL__SDMA0_GFX_RB_WPTR_MASK__VI   0x00000010L
#define GARLIC_FLUSH_CNTL__SDMA1_GFX_RB_WPTR_MASK__VI   0x00000020L
#define GARLIC_FLUSH_CNTL__SDMA2_GFX_RB_WPTR_MASK__VI   0x00020000L
#define GARLIC_FLUSH_CNTL__SDMA3_GFX_RB_WPTR_MASK__VI   0x00040000L
#define GARLIC_FLUSH_CNTL__SELFRING_DOORBELL_MASK__VI   0x00004000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_BYPASS_CNTL_MASK__VI 0x00e00000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_DIV_BYPASS_CNTL_MASK__VI 0x38000000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DCLK_BYPASS_CNTL_MASK__VI 0x00000e00L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DISPCLK_BYPASS_CNTL_MASK__VI 0x00038000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DRREFCLK_BYPASS_CNTL_MASK__VI 0x001c0000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__ECLK_BYPASS_CNTL_MASK__VI 0x00000007L
#define GCK_ADFS_CLK_BYPASS_CNTL1__LCLK_BYPASS_CNTL_MASK__VI 0x000001c0L
#define GCK_ADFS_CLK_BYPASS_CNTL1__SAMCLK_BYPASS_CNTL_MASK__VI 0x07000000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__SCLK_BYPASS_CNTL_MASK__VI 0x00000038L
#define GCK_ADFS_CLK_BYPASS_CNTL1__VCLK_BYPASS_CNTL_MASK__VI 0x00007000L
#define GCK_DFS_BYPASS_CNTL__BYPASSACLK_MASK__VI        0x00000080L
#define GCK_DFS_BYPASS_CNTL__BYPASSADIVCLK_MASK__VI     0x00000100L
#define GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK__VI        0x00000008L
#define GCK_DFS_BYPASS_CNTL__BYPASSDISPCLK_MASK__VI     0x00000020L
#define GCK_DFS_BYPASS_CNTL__BYPASSDPREFCLK_MASK__VI    0x00000040L
#define GCK_DFS_BYPASS_CNTL__BYPASSECLK_MASK__VI        0x00000001L
#define GCK_DFS_BYPASS_CNTL__BYPASSEVCLK_MASK__VI       0x00000004L
#define GCK_DFS_BYPASS_CNTL__BYPASSLCLK_MASK__VI        0x00000002L
#define GCK_DFS_BYPASS_CNTL__BYPASSMCLK_MASK__VI        0x00002000L
#define GCK_DFS_BYPASS_CNTL__BYPASSPSPCLK_MASK__VI      0x00000200L
#define GCK_DFS_BYPASS_CNTL__BYPASSSAMCLK_MASK__VI      0x00000400L
#define GCK_DFS_BYPASS_CNTL__BYPASSSCLK_MASK__VI        0x00000800L
#define GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK__VI        0x00000010L
#define GCK_DFS_BYPASS_CNTL__USE_SPLL_BYPASS_EN_MASK__VI 0x00001000L
#define GCK_MCLK_FUSES__MClkADCA_MASK__VI               0x00000780L
#define GCK_MCLK_FUSES__MClkDDCA_MASK__VI               0x00001800L
#define GCK_MCLK_FUSES__MClkDiDtFloor_MASK__VI          0x00030000L
#define GCK_MCLK_FUSES__MClkDiDtWait_MASK__VI           0x0000e000L
#define GCK_MCLK_FUSES__StartupMClkDid_MASK__VI         0x0000007fL
#define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK__VI        0xfffe0000L
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT_MASK__VI      0x0001fc00L
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE_MASK__VI    0x00040000L
#define GCK_PLL_TEST_CNTL__TST_REF_SEL_MASK__VI         0x000003e0L
#define GCK_PLL_TEST_CNTL__TST_RESET_MASK__VI           0x00020000L
#define GCK_PLL_TEST_CNTL__TST_SRC_SEL_MASK__VI         0x0000001fL
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU10__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU11__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU12__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU13__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU14__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU15__ACCUMULATOR_31_0_MASK__VI      0xffffffffL
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU4__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU5__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU6__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU7__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU8__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_ACC_CU9__ACCUMULATOR_31_0_MASK__VI       0xffffffffL
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__VI   0x00000ff0L
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK__VI         0x0000000fL
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__VI 0x40000000L
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__VI 0x80000000L
#define GC_CAC_LKG_AGGR_LOWER__LKG_AGGR_31_0_MASK__VI   0xffffffffL
#define GC_CAC_LKG_AGGR_UPPER__LKG_AGGR_63_32_MASK__VI  0xffffffffL
#define GC_CAC_OVRD_CU__OVRRD_SELECT_MASK__VI           0x0000ffffL
#define GC_CAC_OVRD_CU__OVRRD_VALUE_MASK__VI            0xffff0000L
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0_MASK__VI     0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1_MASK__VI     0xffff0000L
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2_MASK__VI     0x0000ffffL
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3_MASK__VI     0xffff0000L
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG4_MASK__VI     0x0000ffffL
#define GC_CAC_WEIGHT_CU_2__WEIGHT_CU_SIG5_MASK__VI     0xffff0000L
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG6_MASK__VI     0x0000ffffL
#define GC_CAC_WEIGHT_CU_3__WEIGHT_CU_SIG7_MASK__VI     0xffff0000L
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG8_MASK__VI     0x0000ffffL
#define GC_CAC_WEIGHT_CU_4__WEIGHT_CU_SIG9_MASK__VI     0xffff0000L
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG10_MASK__VI    0x0000ffffL
#define GC_CAC_WEIGHT_CU_5__WEIGHT_CU_SIG11_MASK__VI    0xffff0000L
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG12_MASK__VI    0x0000ffffL
#define GC_CAC_WEIGHT_CU_6__WEIGHT_CU_SIG13_MASK__VI    0xffff0000L
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG14_MASK__VI    0x0000ffffL
#define GC_CAC_WEIGHT_CU_7__WEIGHT_CU_SIG15_MASK__VI    0xffff0000L
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK__VI  0x00000006L
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK__VI   0x00000010L
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK__VI 0x00000008L
#define GDS_ATOM_CNTL__DMODE_MASK__SI__CI               0x00000100L
#define GDS_ATOM_CNTL__DMODE_MASK__VI                   0x00000300L
#define GDS_ATOM_CNTL__UNUSED2_MASK__SI__CI             0xfffffe00L
#define GDS_ATOM_CNTL__UNUSED2_MASK__VI                 0xfffffc00L
#define GDS_CNTL_STATUS__CREDIT_BUSY0_MASK__VI          0x00000800L
#define GDS_CNTL_STATUS__CREDIT_BUSY1_MASK__VI          0x00001000L
#define GDS_CNTL_STATUS__CREDIT_BUSY2_MASK__VI          0x00002000L
#define GDS_CNTL_STATUS__CREDIT_BUSY3_MASK__VI          0x00004000L
#define GDS_CNTL_STATUS__DS_BUSY_MASK__VI               0x00000100L
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK__VI        0x00000080L
#define GDS_CNTL_STATUS__GWS_BUSY_MASK__VI              0x00000200L
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK__VI         0x00000400L
#define GDS_CS_CTXSW_CNT0__PTR_MASK__VI                 0xffff0000L
#define GDS_CS_CTXSW_CNT0__UPDN_MASK__VI                0x0000ffffL
#define GDS_CS_CTXSW_CNT1__PTR_MASK__VI                 0xffff0000L
#define GDS_CS_CTXSW_CNT1__UPDN_MASK__VI                0x0000ffffL
#define GDS_CS_CTXSW_CNT2__PTR_MASK__VI                 0xffff0000L
#define GDS_CS_CTXSW_CNT2__UPDN_MASK__VI                0x0000ffffL
#define GDS_CS_CTXSW_CNT3__PTR_MASK__VI                 0xffff0000L
#define GDS_CS_CTXSW_CNT3__UPDN_MASK__VI                0x0000ffffL
#define GDS_CS_CTXSW_STATUS__R_MASK__VI                 0x00000001L
#define GDS_CS_CTXSW_STATUS__UNUSED_MASK__VI            0xfffffffcL
#define GDS_CS_CTXSW_STATUS__W_MASK__VI                 0x00000002L
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_A_MASK__VI 0x00000004L
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_B_MASK__VI 0x00000020L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_0_MASK__VI 0x00000001L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_1_MASK__VI 0x00000002L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_0_MASK__VI 0x00000008L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_1_MASK__VI 0x00000010L
#define GDS_DSM_CNTL__UNUSED_MASK__VI                   0xffffffc0L
#define GDS_EDC_CNT__DED_MASK__VI                       0x000000ffL
#define GDS_EDC_CNT__SEC_MASK__VI                       0x00ff0000L
#define GDS_EDC_CNT__SED_MASK__VI                       0x0000ff00L
#define GDS_EDC_GRBM_CNT__DED_MASK__VI                  0x000000ffL
#define GDS_EDC_GRBM_CNT__SEC_MASK__VI                  0x00ff0000L
#define GDS_EDC_OA_DED__ME0_CS_DED_MASK__VI             0x00000004L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK__VI    0x00000001L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK__VI    0x00000002L
#define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK__VI          0x00000010L
#define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK__VI          0x00000020L
#define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK__VI          0x00000040L
#define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK__VI          0x00000080L
#define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK__VI          0x00000100L
#define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK__VI          0x00000200L
#define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK__VI          0x00000400L
#define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK__VI          0x00000800L
#define GDS_EDC_OA_DED__UNUSED0_MASK__VI                0x00000008L
#define GDS_EDC_OA_DED__UNUSED1_MASK__VI                0xfffff000L
#define GDS_GFX_CTXSW_STATUS__R_MASK__VI                0x00000001L
#define GDS_GFX_CTXSW_STATUS__UNUSED_MASK__VI           0xfffffffcL
#define GDS_GFX_CTXSW_STATUS__W_MASK__VI                0x00000002L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK__SI__CI        0x10000000L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK__VI            0x20000000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK__SI__CI       0x07ff0000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK__VI           0x0fff0000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK__SI__CI       0x08000000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK__VI           0x10000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK__SI__CI          0xe0000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK__VI              0xc0000000L
#define GDS_OA_ADDRESS__CRAWLER_MASK__VI                0x000f0000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK__VI           0x00300000L
#define GDS_OA_ADDRESS__UNUSED_MASK__VI                 0x3fc00000L
#define GDS_OA_CGPG_RESTORE__QUEUEID_MASK__VI           0x000f0000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK__VI            0xfff00000L
#define GDS_PS0_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS0_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS0_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS0_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS0_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS0_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS0_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS0_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS1_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS1_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS1_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS1_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS1_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS1_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS1_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS1_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS2_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS2_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS2_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS2_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS2_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS2_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS2_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS2_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS3_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS3_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS3_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS3_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS3_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS3_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS3_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS3_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS4_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS4_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS4_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS4_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS4_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS4_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS4_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS4_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS5_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS5_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS5_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS5_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS5_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS5_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS5_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS5_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS6_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS6_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS6_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS6_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS6_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS6_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS6_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS6_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS7_CTXSW_CNT0__PTR_MASK__VI                0xffff0000L
#define GDS_PS7_CTXSW_CNT0__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS7_CTXSW_CNT1__PTR_MASK__VI                0xffff0000L
#define GDS_PS7_CTXSW_CNT1__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS7_CTXSW_CNT2__PTR_MASK__VI                0xffff0000L
#define GDS_PS7_CTXSW_CNT2__UPDN_MASK__VI               0x0000ffffL
#define GDS_PS7_CTXSW_CNT3__PTR_MASK__VI                0xffff0000L
#define GDS_PS7_CTXSW_CNT3__UPDN_MASK__VI               0x0000ffffL
#define GDS_VS_CTXSW_CNT0__PTR_MASK__VI                 0xffff0000L
#define GDS_VS_CTXSW_CNT0__UPDN_MASK__VI                0x0000ffffL
#define GDS_VS_CTXSW_CNT1__PTR_MASK__VI                 0xffff0000L
#define GDS_VS_CTXSW_CNT1__UPDN_MASK__VI                0x0000ffffL
#define GDS_VS_CTXSW_CNT2__PTR_MASK__VI                 0xffff0000L
#define GDS_VS_CTXSW_CNT2__UPDN_MASK__VI                0x0000ffffL
#define GDS_VS_CTXSW_CNT3__PTR_MASK__VI                 0xffff0000L
#define GDS_VS_CTXSW_CNT3__UPDN_MASK__VI                0x0000ffffL
#define GENERIC_I2C_CONTROL__GENERIC_I2C_ENABLE_MASK__VI 0x00000008L
#define GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS_MASK__VI 0x00000006L
#define GMCON_DEBUG__GMCON_DEBUG_RESERVED0_MASK__VI     0x00000004L
#define GMCON_DEBUG__MISC_FLAGS_MASK__VI                0xffffff00L
#define GMCON_DEBUG__SR_COMMIT_STATE_MASK__VI           0x00000008L
#define GMCON_DEBUG__STCTRL_ST_MASK__VI                 0x000000f0L
#define GMCON_LPT_TARGET__STCTRL_LPT_TARGET_MASK__VI    0xffffffffL
#define GMCON_MASK__STCTRL_SR_HANDSHAKE_MASK_MASK__VI   0x00000ff0L
#define GMCON_MISC2__GMCON_MISC2_RESERVED0_MASK__VI     0x0000003fL
#define GMCON_MISC2__GMCON_MISC2_RESERVED1_MASK__VI     0x1ffe0000L
#define GMCON_MISC3__RENG_DISABLE_MCC_MASK__VI          0x000000ffL
#define GMCON_MISC3__RENG_DISABLE_MCD_MASK__VI          0x0000ff00L
#define GMCON_MISC3__RENG_MEM_LS_ENABLE_MASK__VI        0x20000000L
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS_MASK__VI 0x40000000L
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE_MASK__VI 0x0fff0000L
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER_MASK__VI 0x10000000L
#define GMCON_PERF_MON_CNTL0__START_TRIG_ID_EXT_MASK__VI 0x40000000L
#define GMCON_PERF_MON_CNTL0__STOP_TRIG_ID_EXT_MASK__VI 0x80000000L
#define GMCON_PERF_MON_CNTL0__THRESH_CNTR_ID_EXT_MASK__VI 0x20000000L
#define GMCON_PERF_MON_CNTL1__MON0_ID_MASK__VI          0x01fc0000L
#define GMCON_PERF_MON_CNTL1__MON1_ID_MASK__VI          0xfe000000L
#define GPU_BIST_CONTROL__CU_HARV_LOOP_COUNT_MASK__VI   0x0000003cL
#define GPU_BIST_CONTROL__GLOBAL_LOOP_COUNT_MASK__VI    0xff000000L
#define GPU_BIST_CONTROL__RESERVED_MASK__VI             0x00ffff80L
#define GPU_BIST_CONTROL__STOP_ON_FAIL_CU_HARV_MASK__VI 0x00000002L
#define GPU_BIST_CONTROL__STOP_ON_FAIL_HW_MASK__VI      0x00000001L
#define GPU_GARLIC_FLUSH_DONE__SDMA2_MASK__VI           0x00001000L
#define GPU_GARLIC_FLUSH_DONE__SDMA3_MASK__VI           0x00002000L
#define GPU_GARLIC_FLUSH_REQ__SDMA2_MASK__VI            0x00001000L
#define GPU_GARLIC_FLUSH_REQ__SDMA3_MASK__VI            0x00002000L
#define GRBM_CNTL__REPORT_LAST_RDERR_MASK__VI           0x80000000L
#define GRBM_DEBUG__DEBUG_BUS_FGCG_EN_MASK__VI          0x80000000L
#define GRBM_DEBUG__GRBM_TRAP_ENABLE_MASK__VI           0x00002000L
#define GRBM_DSM_BYPASS__BYPASS_BITS_MASK__VI           0x00000003L
#define GRBM_DSM_BYPASS__BYPASS_EN_MASK__VI             0x00000004L
#define GRBM_HYP_CAM_DATA__CAM_ADDR_MASK__VI            0x0000ffffL
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK__VI       0xffff0000L
#define GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK__VI          0x00000007L
#define GRBM_PWR_CNTL__ALL_REQ_EN_MASK__VI              0x00008000L
#define GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK__VI            0x00000003L
#define GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK__VI            0x00000030L
#define GRBM_PWR_CNTL__GFX_REQ_EN_MASK__VI              0x00004000L
#define GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK__VI            0x0000000cL
#define GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK__VI            0x000000c0L
#define GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK__VI        0x00100000L
#define GRBM_STATUS2__TCC_CC_RESIDENT_MASK__VI          0x04000000L
#define GRBM_TRAP_ADDR_MSK__DATA_MASK__VI               0x0000ffffL
#define GRBM_TRAP_ADDR__DATA_MASK__VI                   0x0000ffffL
#define GRBM_TRAP_OP__RW_MASK__VI                       0x00000001L
#define GRBM_TRAP_WD_MSK__DATA_MASK__VI                 0xffffffffL
#define GRBM_TRAP_WD__DATA_MASK__VI                     0xffffffffL
#define GRBM_WRITE_ERROR__WRITE_ERROR_MASK__VI          0x80000000L
#define GRBM_WRITE_ERROR__WRITE_MEID_MASK__VI           0x00c00000L
#define GRBM_WRITE_ERROR__WRITE_PIPEID_MASK__VI         0x00300000L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK__VI  0x00000001L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_SRBM_MASK__VI 0x00000002L
#define GRBM_WRITE_ERROR__WRITE_SSRCID_MASK__VI         0x0000001cL
#define GRBM_WRITE_ERROR__WRITE_VFID_MASK__VI           0x000001e0L
#define GRBM_WRITE_ERROR__WRITE_VF_MASK__VI             0x00001000L
#define GRBM_WRITE_ERROR__WRITE_VMID_MASK__VI           0x0001e000L
#define GRPH_CONTROL__GRPH_BANK_HEIGHT_MASK__VI         0x00001800L
#define GRPH_CONTROL__GRPH_BANK_WIDTH_MASK__VI          0x000000c0L
#define GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE_MASK__VI 0x80000000L
#define GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT_MASK__VI   0x000c0000L
#define GRPH_CONTROL__GRPH_MICRO_TILE_MODE_MASK__VI     0x60000000L
#define GRPH_CONTROL__GRPH_NUM_BANKS_MASK__VI           0x0000000cL
#define GRPH_CONTROL__GRPH_PIPE_CONFIG_MASK__VI         0x1f000000L
#define GRPH_CONTROL__GRPH_TILE_SPLIT_MASK__VI          0x0000e000L
#define GRPH_FLIP_CONTROL__GRPH_XDMA_SUPER_AA_EN_MASK__VI 0x00000002L
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE_MASK__VI 0x00000008L
#define GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_MASK__VI    0x00000007L
#define GRPH_PITCH__GRPH_PITCH_MASK__VI                 0x00007fffL
#define GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING_MASK__VI 0x00010000L
#define GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING_MASK__VI 0x00020000L
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN_MASK__VI 0x00000001L
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE_MASK__VI 0x00000300L
#define GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE_MASK__VI 0x10000000L
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X_MASK__VI 0x00003fffL
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y_MASK__VI 0x00003fffL
#define GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK_MASK__VI 0x00100000L
#define GRPH_UPDATE__GRPH_SURFACE_XDMA_PENDING_ENABLE_MASK__VI 0x00000100L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_EN_MASK__VI 0x00000001L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MODE_MASK__VI 0x00000002L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_CNT_MASK__VI 0x0001fff0L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_MASK__VI 0x000fffffL
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_CNT_STATUS_MASK__VI 0x01000000L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_ACK_MASK__VI 0x04000000L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_FRAME_MASK_MASK__VI 0x02000000L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_ACK_MASK__VI 0x40000000L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK__VI 0x10000000L
#define GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__GRPH_XDMA_CACHE_UNDERFLOW_INT_MASK_MASK__VI 0x20000000L
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH_MASK__VI 0x000000ffL
#define GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_MASK__VI 0xffffff00L
#define GRPH_X_END__GRPH_X_END_MASK__VI                 0x00007fffL
#define GRPH_X_START__GRPH_X_START_MASK__VI             0x00003fffL
#define GRPH_Y_END__GRPH_Y_END_MASK__VI                 0x00007fffL
#define GRPH_Y_START__GRPH_Y_START_MASK__VI             0x00003fffL
#define GSKT_CONTROL__GSKT_SpareRegs_MASK__VI           0x000000f8L
#define GSKT_CONTROL__GSKT_TxFifoBypass_MASK__VI        0x00000001L
#define GSKT_CONTROL__GSKT_TxFifoDelay2_MASK__VI        0x00000004L
#define GSKT_CONTROL__GSKT_TxFifoDelay_MASK__VI         0x00000002L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_CONT_MASK__VI 0x00000002L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_LINE_MASK__VI 0x003f0000L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC0_SEND_MASK__VI 0x00000001L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_CONT_MASK__VI 0x00000020L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_LINE_MASK__VI 0x3f000000L
#define HDMI_GENERIC_PACKET_CONTROL0__HDMI_GENERIC1_SEND_MASK__VI 0x00000010L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_CONT_MASK__VI 0x00000002L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_LINE_MASK__VI 0x003f0000L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC2_SEND_MASK__VI 0x00000001L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_CONT_MASK__VI 0x00000020L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_LINE_MASK__VI 0x3f000000L
#define HDMI_GENERIC_PACKET_CONTROL1__HDMI_GENERIC3_SEND_MASK__VI 0x00000010L
#define HDP_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI  0x00000700L
#define HDP_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI   0x03000000L
#define HDP_ADDR_CONFIG__NUM_GPUS_MASK__VI              0x00700000L
#define HDP_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI       0x40000000L
#define HDP_ADDR_CONFIG__NUM_PIPES_MASK__VI             0x00000007L
#define HDP_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI    0x00003000L
#define HDP_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI  0x00000070L
#define HDP_ADDR_CONFIG__ROW_SIZE_MASK__VI              0x30000000L
#define HDP_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define HDP_MEMIO_ADDR__MEMIO_ADDR_LOWER_MASK__VI       0xffffffffL
#define HDP_MEMIO_CNTL__MEMIO_ADDR_UPPER_MASK__VI       0x00003f00L
#define HDP_MEMIO_CNTL__MEMIO_BE_MASK__VI               0x0000003cL
#define HDP_MEMIO_CNTL__MEMIO_CLR_RD_ERROR_MASK__VI     0x00008000L
#define HDP_MEMIO_CNTL__MEMIO_CLR_WR_ERROR_MASK__VI     0x00004000L
#define HDP_MEMIO_CNTL__MEMIO_OP_MASK__VI               0x00000002L
#define HDP_MEMIO_CNTL__MEMIO_RD_STROBE_MASK__VI        0x00000080L
#define HDP_MEMIO_CNTL__MEMIO_SEND_MASK__VI             0x00000001L
#define HDP_MEMIO_CNTL__MEMIO_VFID_MASK__VI             0x001e0000L
#define HDP_MEMIO_CNTL__MEMIO_VF_MASK__VI               0x00010000L
#define HDP_MEMIO_CNTL__MEMIO_WR_STROBE_MASK__VI        0x00000040L
#define HDP_MEMIO_RD_DATA__MEMIO_RD_DATA_MASK__VI       0xffffffffL
#define HDP_MEMIO_STATUS__MEMIO_RD_ERROR_MASK__VI       0x00000008L
#define HDP_MEMIO_STATUS__MEMIO_RD_STATUS_MASK__VI      0x00000002L
#define HDP_MEMIO_STATUS__MEMIO_WR_ERROR_MASK__VI       0x00000004L
#define HDP_MEMIO_STATUS__MEMIO_WR_STATUS_MASK__VI      0x00000001L
#define HDP_MEMIO_WR_DATA__MEMIO_WR_DATA_MASK__VI       0xffffffffL
#define HDP_MEM_POWER_LS__LS_ENABLE_MASK__VI            0x00000001L
#define HDP_MEM_POWER_LS__LS_HOLD_MASK__VI              0x00001f80L
#define HDP_MEM_POWER_LS__LS_SETUP_MASK__VI             0x0000007eL
#define HDP_MISC_CNTL__ADDRLIB_LINEAR_BYPASS_MASK__VI   0x00100000L
#define HDP_MISC_CNTL__FED_ENABLE_MASK__VI              0x00200000L
#define HDP_MISC_CNTL__FLUSH_INVALIDATE_CACHE_MASK__VI  0x00000001L
#define HDP_MISC_CNTL__HDP_BIF_RDRET_CREDIT_MASK__VI    0x00000780L
#define HDP_MISC_CNTL__LEGACY_SURFACES_ENABLE_MASK__VI  0x00800000L
#define HDP_MISC_CNTL__LEGACY_TILING_ENABLE_MASK__VI    0x00400000L
#define HDP_MISC_CNTL__MC_RDREQ_CREDIT_MASK__VI         0x0007e000L
#define HDP_MISC_CNTL__MULTIPLE_READS_MASK__VI          0x00000040L
#define HDP_MISC_CNTL__NO_SPLIT_ARRAY_LINEAR_MASK__VI   0x00001000L
#define HDP_MISC_CNTL__OUTSTANDING_WRITE_COUNT_1024_MASK__VI 0x00000020L
#define HDP_MISC_CNTL__READ_CACHE_INVALIDATE_MASK__VI   0x00080000L
#define HDP_MISC_CNTL__SIMULTANEOUS_READS_WRITES_MASK__VI 0x00000800L
#define HDP_MISC_CNTL__VM_ID_MASK__VI                   0x0000001eL
#define HDP_NONSURFACE_INFO__NONSURF_BANK_HEIGHT_MASK__VI 0x03000000L
#define HDP_NONSURFACE_INFO__NONSURF_BANK_WIDTH_MASK__VI 0x00c00000L
#define HDP_NONSURFACE_INFO__NONSURF_MACRO_TILE_ASPECT_MASK__VI 0x0c000000L
#define HDP_NONSURFACE_INFO__NONSURF_MICRO_TILE_MODE_MASK__VI 0x70000000L
#define HDP_NONSURFACE_INFO__NONSURF_NUM_BANKS_MASK__VI 0x00300000L
#define HDP_NONSURFACE_INFO__NONSURF_SLICE_TILE_MAX_MSB_MASK__VI 0x80000000L
#define HDP_NONSURFACE_INFO__NONSURF_TILE_SPLIT_MASK__VI 0x000e0000L
#define HDP_NONSURFACE_PREFETCH__NONSURF_PIPE_CONFIG_MASK__VI 0xf8000000L
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_DIR_MASK__VI 0x00000038L
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_MAX_Z_MASK__VI 0x000ffe00L
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_NUM_MASK__VI 0x000001c0L
#define HDP_NONSURFACE_PREFETCH__NONSURF_PREFETCH_PRI_MASK__VI 0x00000007L
#define HDP_VF_ENABLE__VF_EN_MASK__VI                   0x00000001L
#define HDP_VF_ENABLE__VF_NUM_MASK__VI                  0xffff0000L
#define HDP_XDP_BARS_ADDR_39_36__BAR0_ADDR_39_36_MASK__VI 0x0000000fL
#define HDP_XDP_BARS_ADDR_39_36__BAR1_ADDR_39_36_MASK__VI 0x000000f0L
#define HDP_XDP_BARS_ADDR_39_36__BAR2_ADDR_39_36_MASK__VI 0x00000f00L
#define HDP_XDP_BARS_ADDR_39_36__BAR3_ADDR_39_36_MASK__VI 0x0000f000L
#define HDP_XDP_BARS_ADDR_39_36__BAR4_ADDR_39_36_MASK__VI 0x000f0000L
#define HDP_XDP_BARS_ADDR_39_36__BAR5_ADDR_39_36_MASK__VI 0x00f00000L
#define HDP_XDP_BARS_ADDR_39_36__BAR6_ADDR_39_36_MASK__VI 0x0f000000L
#define HDP_XDP_BARS_ADDR_39_36__BAR7_ADDR_39_36_MASK__VI 0xf0000000L
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_P2P_RD_EN_MASK__VI 0x00002000L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_VMID_MASK__VI 0x000000f0L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_VMID_MASK__VI 0x07800000L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_VMID_MASK__VI 0x78000000L
#define HDP_XDP_P2P_MBX_ADDR0__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR1__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR2__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR3__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR4__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR5__ADDR_39_36_MASK__VI      0x01e00000L
#define HDP_XDP_P2P_MBX_ADDR6__ADDR_39_36_MASK__VI      0x01e00000L
#define HW_ROTATION__GRPH_ROTATION_ANGLE_MASK__VI       0x00000007L
#define IA_MULTI_VGT_PARAM__MAX_PRIMGRP_IN_WAVE_MASK__VI 0xf0000000L
#define IH_ACTIVE_FCN_ID__PF_VF_MASK__VI                0x80000000L
#define IH_ACTIVE_FCN_ID__RESERVED_MASK__VI             0x7ffffff0L
#define IH_ACTIVE_FCN_ID__VF_ID_MASK__VI                0x0000000fL
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ACP_MASK__VI 0x00020000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ATC_MASK__VI 0x00008000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__BIF_MASK__VI 0x00000200L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__CG_MASK__VI  0x00000001L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__DC_MASK__VI  0x00000002L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ISP_MASK__VI 0x00001000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__RLC_MASK__VI 0x00000010L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__ROM_MASK__VI 0x00000020L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SAMMSP_MASK__VI 0x00000008L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SDMA0_MASK__VI 0x00000400L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SDMA1_MASK__VI 0x00000800L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH1_MASK__VI 0x00080000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH2_MASK__VI 0x00100000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH3_MASK__VI 0x00200000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SH_MASK__VI  0x00040000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__SRBM_MASK__VI 0x00000040L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__UVD_MASK__VI 0x00000100L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VCE0_MASK__VI 0x00002000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VCE1_MASK__VI 0x00004000L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__VMC_MASK__VI 0x00000080L
#define IH_CLIENT_MAY_SEND_INCOMPLETE_INT__XDMA_MASK__VI 0x00010000L
#define IH_CNTL__WPTR_WRITEBACK_TIMER_MASK__VI          0x0000001fL
#define IH_DEBUG__MC_WR_FIFO_BLOCK_ENABLE_MASK__VI      0x00000004L
#define IH_DEBUG__RB_FULL_DRAIN_ENABLE_MASK__VI         0x00000001L
#define IH_DEBUG__WPTR_OVERFLOW_ENABLE_MASK__VI         0x00000002L
#define IH_DOORBELL_RPTR__CAPTURED_MASK__VI             0x40000000L
#define IH_DOORBELL_RPTR__ENABLE_MASK__VI               0x10000000L
#define IH_DOORBELL_RPTR__OFFSET_MASK__VI               0x001fffffL
#define IH_DSM_MATCH_DATA_CONTROL__VALUE_MASK__VI       0x0fffffffL
#define IH_DSM_MATCH_FIELD_CONTROL__FCNID_EN_MASK__VI   0x00000002L
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN_MASK__VI   0x00000020L
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN_MASK__VI  0x00000008L
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN_MASK__VI     0x00000001L
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN_MASK__VI 0x00000004L
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN_MASK__VI    0x00000010L
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE_MASK__VI     0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE_MASK__VI    0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE_MASK__VI    0xffffffffL
#define IH_LEVEL_INTR_MASK__MASK_MASK__VI               0x00000001L
#define IH_RB_CNTL__ENABLE_INTR_MASK__VI                0x00020000L
#define IH_RB_CNTL__MC_SWAP_MASK__VI                    0x000c0000L
#define IH_RB_CNTL__MC_VMID_MASK__VI                    0x0f000000L
#define IH_RB_CNTL__RPTR_REARM_MASK__VI                 0x00200000L
#define IH_RB_WPTR__RB_LEFT_NONE_MASK__VI               0x00040000L
#define IH_RB_WPTR__RB_MAY_OVERFLOW_MASK__VI            0x00080000L
#define IH_RESET_INCOMPLETE_INT_CNTL__ACP_MASK__VI      0x00020000L
#define IH_RESET_INCOMPLETE_INT_CNTL__ATC_MASK__VI      0x00008000L
#define IH_RESET_INCOMPLETE_INT_CNTL__BIF_MASK__VI      0x00000200L
#define IH_RESET_INCOMPLETE_INT_CNTL__CG_MASK__VI       0x00000001L
#define IH_RESET_INCOMPLETE_INT_CNTL__DC_MASK__VI       0x00000002L
#define IH_RESET_INCOMPLETE_INT_CNTL__INCOMPLETE_CNT_MASK__VI 0x0f000000L
#define IH_RESET_INCOMPLETE_INT_CNTL__ISP_MASK__VI      0x00001000L
#define IH_RESET_INCOMPLETE_INT_CNTL__RESET_ENABLE_MASK__VI 0x00400000L
#define IH_RESET_INCOMPLETE_INT_CNTL__RLC_MASK__VI      0x00000010L
#define IH_RESET_INCOMPLETE_INT_CNTL__ROM_MASK__VI      0x00000020L
#define IH_RESET_INCOMPLETE_INT_CNTL__SAMMSP_MASK__VI   0x00000008L
#define IH_RESET_INCOMPLETE_INT_CNTL__SDMA0_MASK__VI    0x00000400L
#define IH_RESET_INCOMPLETE_INT_CNTL__SDMA1_MASK__VI    0x00000800L
#define IH_RESET_INCOMPLETE_INT_CNTL__SH1_MASK__VI      0x00080000L
#define IH_RESET_INCOMPLETE_INT_CNTL__SH2_MASK__VI      0x00100000L
#define IH_RESET_INCOMPLETE_INT_CNTL__SH3_MASK__VI      0x00200000L
#define IH_RESET_INCOMPLETE_INT_CNTL__SH_MASK__VI       0x00040000L
#define IH_RESET_INCOMPLETE_INT_CNTL__SRBM_MASK__VI     0x00000040L
#define IH_RESET_INCOMPLETE_INT_CNTL__UVD_MASK__VI      0x00000100L
#define IH_RESET_INCOMPLETE_INT_CNTL__VCE0_MASK__VI     0x00002000L
#define IH_RESET_INCOMPLETE_INT_CNTL__VCE1_MASK__VI     0x00004000L
#define IH_RESET_INCOMPLETE_INT_CNTL__VMC_MASK__VI      0x00000080L
#define IH_RESET_INCOMPLETE_INT_CNTL__XDMA_MASK__VI     0x00010000L
#define IH_STATUS__SWITCH_READY_MASK__VI                0x00000800L
#define IH_VERSION__VALUE_MASK__VI                      0x00000fffL
#define IH_VF_ENABLE__VALUE_MASK__VI                    0x00000001L
#define IH_VF_RB_BIF_STATUS__BIF_INTERRUPT_LINE_VF_MASK__VI 0xffff0000L
#define IH_VF_RB_BIF_STATUS__RB_FULL_VF_MASK__VI        0x0000ffffL
#define IH_VF_RB_STATUS__RB_FULL_DRAIN_VF_MASK__VI      0x0000ffffL
#define IH_VF_RB_STATUS__RB_OVERFLOW_VF_MASK__VI        0xffff0000L
#define IH_VIRT_RESET_REQ__PF_MASK__VI                  0x80000000L
#define IH_VIRT_RESET_REQ__VF_MASK__VI                  0x0000ffffL
#define INPUT_CSC_C11_C12_A__INPUT_CSC_C11_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C11_C12_A__INPUT_CSC_C12_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C11_C12_B__INPUT_CSC_C11_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C11_C12_B__INPUT_CSC_C12_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C11_C12__INPUT_CSC_C11_MASK__VI       0x0000ffffL
#define INPUT_CSC_C11_C12__INPUT_CSC_C12_MASK__VI       0xffff0000L
#define INPUT_CSC_C13_C14_A__INPUT_CSC_C13_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C13_C14_A__INPUT_CSC_C14_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C13_C14_B__INPUT_CSC_C13_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C13_C14_B__INPUT_CSC_C14_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C13_C14__INPUT_CSC_C13_MASK__VI       0x0000ffffL
#define INPUT_CSC_C13_C14__INPUT_CSC_C14_MASK__VI       0xffff0000L
#define INPUT_CSC_C21_C22_A__INPUT_CSC_C21_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C21_C22_A__INPUT_CSC_C22_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C21_C22_B__INPUT_CSC_C21_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C21_C22_B__INPUT_CSC_C22_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C21_C22__INPUT_CSC_C21_MASK__VI       0x0000ffffL
#define INPUT_CSC_C21_C22__INPUT_CSC_C22_MASK__VI       0xffff0000L
#define INPUT_CSC_C23_C24_A__INPUT_CSC_C23_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C23_C24_A__INPUT_CSC_C24_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C23_C24_B__INPUT_CSC_C23_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C23_C24_B__INPUT_CSC_C24_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C23_C24__INPUT_CSC_C23_MASK__VI       0x0000ffffL
#define INPUT_CSC_C23_C24__INPUT_CSC_C24_MASK__VI       0xffff0000L
#define INPUT_CSC_C31_C32_A__INPUT_CSC_C31_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C31_C32_A__INPUT_CSC_C32_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C31_C32_B__INPUT_CSC_C31_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C31_C32_B__INPUT_CSC_C32_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C31_C32__INPUT_CSC_C31_MASK__VI       0x0000ffffL
#define INPUT_CSC_C31_C32__INPUT_CSC_C32_MASK__VI       0xffff0000L
#define INPUT_CSC_C33_C34_A__INPUT_CSC_C33_A_MASK__VI   0x0000ffffL
#define INPUT_CSC_C33_C34_A__INPUT_CSC_C34_A_MASK__VI   0xffff0000L
#define INPUT_CSC_C33_C34_B__INPUT_CSC_C33_B_MASK__VI   0x0000ffffL
#define INPUT_CSC_C33_C34_B__INPUT_CSC_C34_B_MASK__VI   0xffff0000L
#define INPUT_CSC_C33_C34__INPUT_CSC_C33_MASK__VI       0x0000ffffL
#define INPUT_CSC_C33_C34__INPUT_CSC_C34_MASK__VI       0xffff0000L
#define INPUT_CSC_CONTROL__INPUT_CSC_GRPH_MODE_MASK__VI 0x00000003L
#define INPUT_CSC_CONTROL__INPUT_CSC_OVL_MODE_MASK__VI  0x00000030L
#define INPUT_GAMMA_CONTROL__GRPH_INPUT_GAMMA_MODE_MASK__VI 0x00000003L
#define INPUT_GAMMA_CONTROL__OVL_INPUT_GAMMA_MODE_MASK__VI 0x00000030L
#define INPUT_STREAM_PAYLOAD_CAPABILITY__INSTRMPAY_MASK__VI 0x0000ffffL
#define INTERRUPT_CNTL__BIF_RB_REQ_NONSNOOP_EN_MASK__VI 0x00008000L
#define INTERRUPT_CONTROL__STREAM_0_INTERRUPT_ENABLE_MASK__VI 0x00000001L
#define INTERRUPT_CONTROL__STREAM_10_INTERRUPT_ENABLE_MASK__VI 0x00000400L
#define INTERRUPT_CONTROL__STREAM_11_INTERRUPT_ENABLE_MASK__VI 0x00000800L
#define INTERRUPT_CONTROL__STREAM_12_INTERRUPT_ENABLE_MASK__VI 0x00001000L
#define INTERRUPT_CONTROL__STREAM_13_INTERRUPT_ENABLE_MASK__VI 0x00002000L
#define INTERRUPT_CONTROL__STREAM_14_INTERRUPT_ENABLE_MASK__VI 0x00004000L
#define INTERRUPT_CONTROL__STREAM_15_INTERRUPT_ENABLE_MASK__VI 0x00008000L
#define INTERRUPT_CONTROL__STREAM_1_INTERRUPT_ENABLE_MASK__VI 0x00000002L
#define INTERRUPT_CONTROL__STREAM_2_INTERRUPT_ENABLE_MASK__VI 0x00000004L
#define INTERRUPT_CONTROL__STREAM_3_INTERRUPT_ENABLE_MASK__VI 0x00000008L
#define INTERRUPT_CONTROL__STREAM_4_INTERRUPT_ENABLE_MASK__VI 0x00000010L
#define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE_MASK__VI 0x00000020L
#define INTERRUPT_CONTROL__STREAM_6_INTERRUPT_ENABLE_MASK__VI 0x00000040L
#define INTERRUPT_CONTROL__STREAM_7_INTERRUPT_ENABLE_MASK__VI 0x00000080L
#define INTERRUPT_CONTROL__STREAM_8_INTERRUPT_ENABLE_MASK__VI 0x00000100L
#define INTERRUPT_CONTROL__STREAM_9_INTERRUPT_ENABLE_MASK__VI 0x00000200L
#define INTERRUPT_STATUS__STREAM_0_INTERRUPT_STATUS_MASK__VI 0x00000001L
#define INTERRUPT_STATUS__STREAM_10_INTERRUPT_STATUS_MASK__VI 0x00000400L
#define INTERRUPT_STATUS__STREAM_11_INTERRUPT_STATUS_MASK__VI 0x00000800L
#define INTERRUPT_STATUS__STREAM_12_INTERRUPT_STATUS_MASK__VI 0x00001000L
#define INTERRUPT_STATUS__STREAM_13_INTERRUPT_STATUS_MASK__VI 0x00002000L
#define INTERRUPT_STATUS__STREAM_14_INTERRUPT_STATUS_MASK__VI 0x00004000L
#define INTERRUPT_STATUS__STREAM_15_INTERRUPT_STATUS_MASK__VI 0x00008000L
#define INTERRUPT_STATUS__STREAM_1_INTERRUPT_STATUS_MASK__VI 0x00000002L
#define INTERRUPT_STATUS__STREAM_2_INTERRUPT_STATUS_MASK__VI 0x00000004L
#define INTERRUPT_STATUS__STREAM_3_INTERRUPT_STATUS_MASK__VI 0x00000008L
#define INTERRUPT_STATUS__STREAM_4_INTERRUPT_STATUS_MASK__VI 0x00000010L
#define INTERRUPT_STATUS__STREAM_5_INTERRUPT_STATUS_MASK__VI 0x00000020L
#define INTERRUPT_STATUS__STREAM_6_INTERRUPT_STATUS_MASK__VI 0x00000040L
#define INTERRUPT_STATUS__STREAM_7_INTERRUPT_STATUS_MASK__VI 0x00000080L
#define INTERRUPT_STATUS__STREAM_8_INTERRUPT_STATUS_MASK__VI 0x00000100L
#define INTERRUPT_STATUS__STREAM_9_INTERRUPT_STATUS_MASK__VI 0x00000200L
#define KEY_CONTROL__GRPH_OVL_HALF_BLEND_MASK__VI       0x10000000L
#define KEY_CONTROL__KEY_MODE_MASK__VI                  0x00000006L
#define KEY_CONTROL__KEY_SELECT_MASK__VI                0x00000001L
#define KEY_RANGE_ALPHA__KEY_ALPHA_HIGH_MASK__VI        0xffff0000L
#define KEY_RANGE_ALPHA__KEY_ALPHA_LOW_MASK__VI         0x0000ffffL
#define KEY_RANGE_BLUE__KEY_BLUE_HIGH_MASK__VI          0xffff0000L
#define KEY_RANGE_BLUE__KEY_BLUE_LOW_MASK__VI           0x0000ffffL
#define KEY_RANGE_GREEN__KEY_GREEN_HIGH_MASK__VI        0xffff0000L
#define KEY_RANGE_GREEN__KEY_GREEN_LOW_MASK__VI         0x0000ffffL
#define KEY_RANGE_RED__KEY_RED_HIGH_MASK__VI            0xffff0000L
#define KEY_RANGE_RED__KEY_RED_LOW_MASK__VI             0x0000ffffL
#define LBV_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB_MASK__VI 0x0000fff0L
#define LBV_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y_MASK__VI 0x0000fff0L
#define LBV_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR_MASK__VI 0x0000fff0L
#define LBV_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL_MASK__VI 0x0fff0000L
#define LBV_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL_MASK__VI 0xf0000000L
#define LBV_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL_MASK__VI 0x0000fc00L
#define LBV_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL_MASK__VI 0x0000003fL
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK_MASK__VI 0x00001000L
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN_MASK__VI 0x0000000fL
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED_MASK__VI 0x00000100L
#define LBV_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT_MASK__VI 0x00000010L
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_ACK_MASK__VI  0x01000000L
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED_MASK__VI 0x00100000L
#define LBV_BUFFER_STATUS__LB_BUFFER_FULL_STAT_MASK__VI 0x00010000L
#define LBV_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF_MASK__VI 0x0fff0000L
#define LBV_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON_MASK__VI 0x00000fffL
#define LBV_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL_MASK__VI 0x00000fffL
#define LBV_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT_MASK__VI 0x00010000L
#define LBV_DATA_FORMAT__ALPHA_EN_MASK__VI              0x80000000L
#define LBV_DATA_FORMAT__DITHER_EN_MASK__VI             0x00000040L
#define LBV_DATA_FORMAT__DOWNSCALE_PREFETCH_EN_MASK__VI 0x00000080L
#define LBV_DATA_FORMAT__DYNAMIC_PIXEL_DEPTH_MASK__VI   0x00000020L
#define LBV_DATA_FORMAT__INTERLEAVE_EN_MASK__VI         0x00000008L
#define LBV_DATA_FORMAT__PIXEL_DEPTH_MASK__VI           0x00000003L
#define LBV_DATA_FORMAT__PIXEL_EXPAN_MODE_MASK__VI      0x00000004L
#define LBV_DATA_FORMAT__PIXEL_REDUCE_MODE_MASK__VI     0x00000010L
#define LBV_DATA_FORMAT__PREFETCH_MASK__VI              0x00001000L
#define LBV_DATA_FORMAT__REQUEST_MODE_MASK__VI          0x01000000L
#define LBV_DEBUG2__LB_DEBUG2_MASK__VI                  0xffffffffL
#define LBV_DEBUG3__LB_DEBUG3_MASK__VI                  0xffffffffL
#define LBV_DEBUG__LB_DEBUG_MASK__VI                    0xffffffffL
#define LBV_DESKTOP_HEIGHT__DESKTOP_HEIGHT_MASK__VI     0x00007fffL
#define LBV_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK_MASK__VI 0x00000001L
#define LBV_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK_MASK__VI 0x00000100L
#define LBV_INTERRUPT_MASK__VLINE_INTERRUPT_MASK_MASK__VI 0x00000010L
#define LBV_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB_MASK__VI 0x0000fff0L
#define LBV_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN_MASK__VI 0x00000001L
#define LBV_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN_MASK__VI 0x00000100L
#define LBV_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y_MASK__VI 0x0000fff0L
#define LBV_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB_MASK__VI 0x0000fff0L
#define LBV_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y_MASK__VI 0x0000fff0L
#define LBV_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR_MASK__VI 0x0000fff0L
#define LBV_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR_MASK__VI 0x0000fff0L
#define LBV_MEMORY_CTRL__LB_MEMORY_CONFIG_MASK__VI      0x00300000L
#define LBV_MEMORY_CTRL__LB_MEMORY_SIZE_MASK__VI        0x00000fffL
#define LBV_MEMORY_CTRL__LB_NUM_PARTITIONS_MASK__VI     0x000f0000L
#define LBV_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS_MASK__VI 0x00000fffL
#define LBV_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT_MASK__VI 0x00000001L
#define LBV_SNAPSHOT_V_COUNTER_CHROMA__SNAPSHOT_V_COUNTER_CHROMA_MASK__VI 0x00007fffL
#define LBV_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER_MASK__VI 0x00007fffL
#define LBV_SYNC_RESET_SEL__LB_SYNC_DURATION_MASK__VI   0x00c00000L
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY_MASK__VI 0x0000ff00L
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2_MASK__VI 0x00000010L
#define LBV_SYNC_RESET_SEL__LB_SYNC_RESET_SEL_MASK__VI  0x00000003L
#define LBV_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define LBV_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define LBV_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define LBV_VBLANK_STATUS__VBLANK_ACK_MASK__VI          0x00000010L
#define LBV_VBLANK_STATUS__VBLANK_INTERRUPT_MASK__VI    0x00010000L
#define LBV_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE_MASK__VI 0x00020000L
#define LBV_VBLANK_STATUS__VBLANK_OCCURRED_MASK__VI     0x00000001L
#define LBV_VBLANK_STATUS__VBLANK_STAT_MASK__VI         0x00001000L
#define LBV_VLINE2_START_END__VLINE2_END_MASK__VI       0x7fff0000L
#define LBV_VLINE2_START_END__VLINE2_INV_MASK__VI       0x80000000L
#define LBV_VLINE2_START_END__VLINE2_START_MASK__VI     0x00003fffL
#define LBV_VLINE2_STATUS__VLINE2_ACK_MASK__VI          0x00000010L
#define LBV_VLINE2_STATUS__VLINE2_INTERRUPT_MASK__VI    0x00010000L
#define LBV_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE_MASK__VI 0x00020000L
#define LBV_VLINE2_STATUS__VLINE2_OCCURRED_MASK__VI     0x00000001L
#define LBV_VLINE2_STATUS__VLINE2_STAT_MASK__VI         0x00001000L
#define LBV_VLINE_START_END__VLINE_END_MASK__VI         0x7fff0000L
#define LBV_VLINE_START_END__VLINE_INV_MASK__VI         0x80000000L
#define LBV_VLINE_START_END__VLINE_START_MASK__VI       0x00003fffL
#define LBV_VLINE_STATUS__VLINE_ACK_MASK__VI            0x00000010L
#define LBV_VLINE_STATUS__VLINE_INTERRUPT_MASK__VI      0x00010000L
#define LBV_VLINE_STATUS__VLINE_INTERRUPT_TYPE_MASK__VI 0x00020000L
#define LBV_VLINE_STATUS__VLINE_OCCURRED_MASK__VI       0x00000001L
#define LBV_VLINE_STATUS__VLINE_STAT_MASK__VI           0x00001000L
#define LBV_V_COUNTER_CHROMA__V_COUNTER_CHROMA_MASK__VI 0x00007fffL
#define LBV_V_COUNTER__V_COUNTER_MASK__VI               0x00007fffL
#define LB_BLACK_KEYER_B_CB__LB_BLACK_KEYER_B_CB_MASK__VI 0x0000fff0L
#define LB_BLACK_KEYER_G_Y__LB_BLACK_KEYER_G_Y_MASK__VI 0x0000fff0L
#define LB_BLACK_KEYER_R_CR__LB_BLACK_KEYER_R_CR_MASK__VI 0x0000fff0L
#define LB_BUFFER_LEVEL_STATUS__DATA_BUFFER_LEVEL_MASK__VI 0x0fff0000L
#define LB_BUFFER_LEVEL_STATUS__DATA_FIFO_FULL_CNTL_MASK__VI 0xf0000000L
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_FULL_CNTL_MASK__VI 0x0000fc00L
#define LB_BUFFER_LEVEL_STATUS__REQ_FIFO_LEVEL_MASK__VI 0x0000003fL
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_ACK_MASK__VI  0x00001000L
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_MARGIN_MASK__VI 0x0000000fL
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_OCCURRED_MASK__VI 0x00000100L
#define LB_BUFFER_STATUS__LB_BUFFER_EMPTY_STAT_MASK__VI 0x00000010L
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_ACK_MASK__VI   0x01000000L
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_OCCURRED_MASK__VI 0x00100000L
#define LB_BUFFER_STATUS__LB_BUFFER_FULL_STAT_MASK__VI  0x00010000L
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_OFF_MASK__VI 0x0fff0000L
#define LB_BUFFER_URGENCY_CTRL__LB_BUFFER_URGENCY_MARK_ON_MASK__VI 0x00000fffL
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_LEVEL_MASK__VI 0x00000fffL
#define LB_BUFFER_URGENCY_STATUS__LB_BUFFER_URGENCY_STAT_MASK__VI 0x00010000L
#define LB_DATA_FORMAT__ALPHA_EN_MASK__VI               0x80000000L
#define LB_DATA_FORMAT__DYNAMIC_PIXEL_DEPTH_MASK__VI    0x00000020L
#define LB_DATA_FORMAT__INTERLEAVE_EN_MASK__VI          0x00000008L
#define LB_DATA_FORMAT__PIXEL_DEPTH_MASK__VI            0x00000003L
#define LB_DATA_FORMAT__PIXEL_EXPAN_MODE_MASK__VI       0x00000004L
#define LB_DATA_FORMAT__PIXEL_REDUCE_MODE_MASK__VI      0x00000010L
#define LB_DATA_FORMAT__PREFETCH_MASK__VI               0x00001000L
#define LB_DATA_FORMAT__REQUEST_MODE_MASK__VI           0x01000000L
#define LB_DEBUG2__LB_DEBUG2_MASK__VI                   0xffffffffL
#define LB_DEBUG3__LB_DEBUG3_MASK__VI                   0xffffffffL
#define LB_DESKTOP_HEIGHT__DESKTOP_HEIGHT_MASK__VI      0x00007fffL
#define LB_INTERRUPT_MASK__VBLANK_INTERRUPT_MASK_MASK__VI 0x00000001L
#define LB_INTERRUPT_MASK__VLINE2_INTERRUPT_MASK_MASK__VI 0x00000100L
#define LB_INTERRUPT_MASK__VLINE_INTERRUPT_MASK_MASK__VI 0x00000010L
#define LB_KEYER_COLOR_B_CB__LB_KEYER_COLOR_B_CB_MASK__VI 0x0000fff0L
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_EN_MASK__VI 0x00000001L
#define LB_KEYER_COLOR_CTRL__LB_KEYER_COLOR_REP_EN_MASK__VI 0x00000100L
#define LB_KEYER_COLOR_G_Y__LB_KEYER_COLOR_G_Y_MASK__VI 0x0000fff0L
#define LB_KEYER_COLOR_REP_B_CB__LB_KEYER_COLOR_REP_B_CB_MASK__VI 0x0000fff0L
#define LB_KEYER_COLOR_REP_G_Y__LB_KEYER_COLOR_REP_G_Y_MASK__VI 0x0000fff0L
#define LB_KEYER_COLOR_REP_R_CR__LB_KEYER_COLOR_REP_R_CR_MASK__VI 0x0000fff0L
#define LB_KEYER_COLOR_R_CR__LB_KEYER_COLOR_R_CR_MASK__VI 0x0000fff0L
#define LB_MEMORY_CTRL__LB_MEMORY_CONFIG_MASK__VI       0x00300000L
#define LB_MEMORY_CTRL__LB_MEMORY_SIZE_MASK__VI         0x00000fffL
#define LB_MEMORY_CTRL__LB_NUM_PARTITIONS_MASK__VI      0x000f0000L
#define LB_MEMORY_SIZE_STATUS__LB_MEMORY_SIZE_STATUS_MASK__VI 0x00000fffL
#define LB_NO_OUTSTANDING_REQ_STATUS__LB_NO_OUTSTANDING_REQ_STAT_MASK__VI 0x00000001L
#define LB_SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER_MASK__VI 0x00007fffL
#define LB_SYNC_RESET_SEL__LB_SYNC_DURATION_MASK__VI    0x00c00000L
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_DELAY_MASK__VI 0x0000ff00L
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL2_MASK__VI  0x00000010L
#define LB_VBLANK_STATUS__VBLANK_ACK_MASK__VI           0x00000010L
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_MASK__VI     0x00010000L
#define LB_VBLANK_STATUS__VBLANK_INTERRUPT_TYPE_MASK__VI 0x00020000L
#define LB_VBLANK_STATUS__VBLANK_OCCURRED_MASK__VI      0x00000001L
#define LB_VBLANK_STATUS__VBLANK_STAT_MASK__VI          0x00001000L
#define LB_VLINE2_START_END__VLINE2_END_MASK__VI        0x7fff0000L
#define LB_VLINE2_START_END__VLINE2_INV_MASK__VI        0x80000000L
#define LB_VLINE2_START_END__VLINE2_START_MASK__VI      0x00003fffL
#define LB_VLINE2_STATUS__VLINE2_ACK_MASK__VI           0x00000010L
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_MASK__VI     0x00010000L
#define LB_VLINE2_STATUS__VLINE2_INTERRUPT_TYPE_MASK__VI 0x00020000L
#define LB_VLINE2_STATUS__VLINE2_OCCURRED_MASK__VI      0x00000001L
#define LB_VLINE2_STATUS__VLINE2_STAT_MASK__VI          0x00001000L
#define LB_VLINE_START_END__VLINE_END_MASK__VI          0x7fff0000L
#define LB_VLINE_START_END__VLINE_INV_MASK__VI          0x80000000L
#define LB_VLINE_START_END__VLINE_START_MASK__VI        0x00003fffL
#define LB_VLINE_STATUS__VLINE_ACK_MASK__VI             0x00000010L
#define LB_VLINE_STATUS__VLINE_INTERRUPT_MASK__VI       0x00010000L
#define LB_VLINE_STATUS__VLINE_INTERRUPT_TYPE_MASK__VI  0x00020000L
#define LB_VLINE_STATUS__VLINE_OCCURRED_MASK__VI        0x00000001L
#define LB_VLINE_STATUS__VLINE_STAT_MASK__VI            0x00001000L
#define LB_V_COUNTER__V_COUNTER_MASK__VI                0x00007fffL
#define LCAC_MC4_CNTL__MC4_BLOCK_ID_MASK__VI            0x003e0000L
#define LCAC_MC4_CNTL__MC4_SIGNAL_ID_MASK__VI           0x3fc00000L
#define LCAC_MC5_CNTL__MC5_BLOCK_ID_MASK__VI            0x003e0000L
#define LCAC_MC5_CNTL__MC5_SIGNAL_ID_MASK__VI           0x3fc00000L
#define LCAC_MC6_CNTL__MC6_BLOCK_ID_MASK__VI            0x003e0000L
#define LCAC_MC6_CNTL__MC6_ENABLE_MASK__VI              0x00000001L
#define LCAC_MC6_CNTL__MC6_SIGNAL_ID_MASK__VI           0x3fc00000L
#define LCAC_MC6_CNTL__MC6_THRESHOLD_MASK__VI           0x0001fffeL
#define LCAC_MC6_OVR_SEL__MC6_OVR_SEL_MASK__VI          0xffffffffL
#define LCAC_MC6_OVR_VAL__MC6_OVR_VAL_MASK__VI          0xffffffffL
#define LCAC_MC7_CNTL__MC7_BLOCK_ID_MASK__VI            0x003e0000L
#define LCAC_MC7_CNTL__MC7_ENABLE_MASK__VI              0x00000001L
#define LCAC_MC7_CNTL__MC7_SIGNAL_ID_MASK__VI           0x3fc00000L
#define LCAC_MC7_CNTL__MC7_THRESHOLD_MASK__VI           0x0001fffeL
#define LCAC_MC7_OVR_SEL__MC7_OVR_SEL_MASK__VI          0xffffffffL
#define LCAC_MC7_OVR_VAL__MC7_OVR_VAL_MASK__VI          0xffffffffL
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_BIT3_MASK__VI   0x00000008L
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_MASK__VI        0xffc00000L
#define LCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK_MASK__VI 0x00200000L
#define LCLK_DEEP_SLEEP_CNTL__RESERVED_MASK__VI         0x7fff0000L
#define LM_CONTROL__LoopbackFifoPtr_MASK__VI            0x00000700L
#define LM_CONTROL__LoopbackHalfRate_MASK__VI           0x000000c0L
#define LM_CONTROL__LoopbackSelect_MASK__VI             0x0000001eL
#define LM_CONTROL__PRBSPCIeLbSelect_MASK__VI           0x00000020L
#define LM_LANEENABLE__LANE_enable_MASK__VI             0x0000ffffL
#define LM_PCIERXMUX0__RXLANE0_MASK__VI                 0x000000ffL
#define LM_PCIERXMUX0__RXLANE1_MASK__VI                 0x0000ff00L
#define LM_PCIERXMUX0__RXLANE2_MASK__VI                 0x00ff0000L
#define LM_PCIERXMUX0__RXLANE3_MASK__VI                 0xff000000L
#define LM_PCIERXMUX1__RXLANE4_MASK__VI                 0x000000ffL
#define LM_PCIERXMUX1__RXLANE5_MASK__VI                 0x0000ff00L
#define LM_PCIERXMUX1__RXLANE6_MASK__VI                 0x00ff0000L
#define LM_PCIERXMUX1__RXLANE7_MASK__VI                 0xff000000L
#define LM_PCIERXMUX2__RXLANE10_MASK__VI                0x00ff0000L
#define LM_PCIERXMUX2__RXLANE11_MASK__VI                0xff000000L
#define LM_PCIERXMUX2__RXLANE8_MASK__VI                 0x000000ffL
#define LM_PCIERXMUX2__RXLANE9_MASK__VI                 0x0000ff00L
#define LM_PCIERXMUX3__RXLANE12_MASK__VI                0x000000ffL
#define LM_PCIERXMUX3__RXLANE13_MASK__VI                0x0000ff00L
#define LM_PCIERXMUX3__RXLANE14_MASK__VI                0x00ff0000L
#define LM_PCIERXMUX3__RXLANE15_MASK__VI                0xff000000L
#define LM_PCIETXMUX0__TXLANE0_MASK__VI                 0x000000ffL
#define LM_PCIETXMUX0__TXLANE1_MASK__VI                 0x0000ff00L
#define LM_PCIETXMUX0__TXLANE2_MASK__VI                 0x00ff0000L
#define LM_PCIETXMUX0__TXLANE3_MASK__VI                 0xff000000L
#define LM_PCIETXMUX1__TXLANE4_MASK__VI                 0x000000ffL
#define LM_PCIETXMUX1__TXLANE5_MASK__VI                 0x0000ff00L
#define LM_PCIETXMUX1__TXLANE6_MASK__VI                 0x00ff0000L
#define LM_PCIETXMUX1__TXLANE7_MASK__VI                 0xff000000L
#define LM_PCIETXMUX2__TXLANE10_MASK__VI                0x00ff0000L
#define LM_PCIETXMUX2__TXLANE11_MASK__VI                0xff000000L
#define LM_PCIETXMUX2__TXLANE8_MASK__VI                 0x000000ffL
#define LM_PCIETXMUX2__TXLANE9_MASK__VI                 0x0000ff00L
#define LM_PCIETXMUX3__TXLANE12_MASK__VI                0x000000ffL
#define LM_PCIETXMUX3__TXLANE13_MASK__VI                0x0000ff00L
#define LM_PCIETXMUX3__TXLANE14_MASK__VI                0x00ff0000L
#define LM_PCIETXMUX3__TXLANE15_MASK__VI                0xff000000L
#define LM_POWERCONTROL1__LMDeemph0_MASK__VI            0x00000100L
#define LM_POWERCONTROL1__LMDeemph1_MASK__VI            0x00020000L
#define LM_POWERCONTROL1__LMDeemph2_MASK__VI            0x04000000L
#define LM_POWERCONTROL1__LMLaneUnused0_MASK__VI        0x00000040L
#define LM_POWERCONTROL1__LMLaneUnused1_MASK__VI        0x00008000L
#define LM_POWERCONTROL1__LMLaneUnused2_MASK__VI        0x01000000L
#define LM_POWERCONTROL1__LMSkipBit0_MASK__VI           0x00000020L
#define LM_POWERCONTROL1__LMSkipBit1_MASK__VI           0x00004000L
#define LM_POWERCONTROL1__LMSkipBit2_MASK__VI           0x00800000L
#define LM_POWERCONTROL1__LMTxClkEn0_MASK__VI           0x00000002L
#define LM_POWERCONTROL1__LMTxClkEn1_MASK__VI           0x00000400L
#define LM_POWERCONTROL1__LMTxClkEn2_MASK__VI           0x00080000L
#define LM_POWERCONTROL1__LMTxEn0_MASK__VI              0x00000001L
#define LM_POWERCONTROL1__LMTxEn1_MASK__VI              0x00000200L
#define LM_POWERCONTROL1__LMTxEn2_MASK__VI              0x00040000L
#define LM_POWERCONTROL1__LMTxMargin0_MASK__VI          0x0000001cL
#define LM_POWERCONTROL1__LMTxMargin1_MASK__VI          0x00003800L
#define LM_POWERCONTROL1__LMTxMargin2_MASK__VI          0x00700000L
#define LM_POWERCONTROL1__LMTxMarginEn0_MASK__VI        0x00000080L
#define LM_POWERCONTROL1__LMTxMarginEn1_MASK__VI        0x00010000L
#define LM_POWERCONTROL1__LMTxMarginEn2_MASK__VI        0x02000000L
#define LM_POWERCONTROL1__TxCoeffID0_MASK__VI           0x18000000L
#define LM_POWERCONTROL1__TxCoeffID1_MASK__VI           0x60000000L
#define LM_POWERCONTROL2__LMDeemph3_MASK__VI            0x00000100L
#define LM_POWERCONTROL2__LMLaneUnused3_MASK__VI        0x00000040L
#define LM_POWERCONTROL2__LMSkipBit3_MASK__VI           0x00000020L
#define LM_POWERCONTROL2__LMTxClkEn3_MASK__VI           0x00000002L
#define LM_POWERCONTROL2__LMTxEn3_MASK__VI              0x00000001L
#define LM_POWERCONTROL2__LMTxMargin3_MASK__VI          0x0000001cL
#define LM_POWERCONTROL2__LMTxMarginEn3_MASK__VI        0x00000080L
#define LM_POWERCONTROL2__TxCoeff0_MASK__VI             0x0007e000L
#define LM_POWERCONTROL2__TxCoeff1_MASK__VI             0x01f80000L
#define LM_POWERCONTROL2__TxCoeff2_MASK__VI             0x7e000000L
#define LM_POWERCONTROL2__TxCoeffID2_MASK__VI           0x00000600L
#define LM_POWERCONTROL2__TxCoeffID3_MASK__VI           0x00001800L
#define LM_POWERCONTROL3__RxEqCtl0_MASK__VI             0x00000fc0L
#define LM_POWERCONTROL3__RxEqCtl1_MASK__VI             0x0003f000L
#define LM_POWERCONTROL3__RxEqCtl2_MASK__VI             0x00fc0000L
#define LM_POWERCONTROL3__RxEqCtl3_MASK__VI             0x3f000000L
#define LM_POWERCONTROL3__TxCoeff3_MASK__VI             0x0000003fL
#define LM_POWERCONTROL4__LaneNum0_MASK__VI             0x0000f000L
#define LM_POWERCONTROL4__LaneNum1_MASK__VI             0x000f0000L
#define LM_POWERCONTROL4__LaneNum2_MASK__VI             0x00f00000L
#define LM_POWERCONTROL4__LaneNum3_MASK__VI             0x0f000000L
#define LM_POWERCONTROL4__LinkNum0_MASK__VI             0x00000007L
#define LM_POWERCONTROL4__LinkNum1_MASK__VI             0x00000038L
#define LM_POWERCONTROL4__LinkNum2_MASK__VI             0x000001c0L
#define LM_POWERCONTROL4__LinkNum3_MASK__VI             0x00000e00L
#define LM_POWERCONTROL4__SpcMode0_MASK__VI             0x10000000L
#define LM_POWERCONTROL4__SpcMode1_MASK__VI             0x20000000L
#define LM_POWERCONTROL4__SpcMode2_MASK__VI             0x40000000L
#define LM_POWERCONTROL4__SpcMode3_MASK__VI             0x80000000L
#define LM_POWERCONTROL__LMLinkSpeed0_MASK__VI          0x000000c0L
#define LM_POWERCONTROL__LMLinkSpeed1_MASK__VI          0x0000c000L
#define LM_POWERCONTROL__LMLinkSpeed2_MASK__VI          0x00c00000L
#define LM_POWERCONTROL__LMLinkSpeed3_MASK__VI          0xc0000000L
#define LM_POWERCONTROL__LMRxPhyCmd0_MASK__VI           0x00000038L
#define LM_POWERCONTROL__LMRxPhyCmd1_MASK__VI           0x00003800L
#define LM_POWERCONTROL__LMRxPhyCmd2_MASK__VI           0x00380000L
#define LM_POWERCONTROL__LMRxPhyCmd3_MASK__VI           0x38000000L
#define LM_POWERCONTROL__LMTxPhyCmd0_MASK__VI           0x00000007L
#define LM_POWERCONTROL__LMTxPhyCmd1_MASK__VI           0x00000700L
#define LM_POWERCONTROL__LMTxPhyCmd2_MASK__VI           0x00070000L
#define LM_POWERCONTROL__LMTxPhyCmd3_MASK__VI           0x07000000L
#define LM_PRBSCONTROL__LMLaneDegrade0_MASK__VI         0x10000000L
#define LM_PRBSCONTROL__LMLaneDegrade1_MASK__VI         0x20000000L
#define LM_PRBSCONTROL__LMLaneDegrade2_MASK__VI         0x40000000L
#define LM_PRBSCONTROL__LMLaneDegrade3_MASK__VI         0x80000000L
#define LM_PRBSCONTROL__PRBSPCIeSelect_MASK__VI         0x0000ffffL
#define LNCNT_CONTROL__CFG_LNC_BW_CNT_EN1_MASK__VI      0x00000002L
#define LNCNT_CONTROL__CFG_LNC_CMN_CNT_EN2_MASK__VI     0x00000004L
#define LNCNT_CONTROL__CFG_LNC_OVRD_EN3_MASK__VI        0x00000008L
#define LNCNT_CONTROL__CFG_LNC_OVRD_VAL4_MASK__VI       0x00000010L
#define LNCNT_CONTROL__CFG_LNC_WINDOW_EN0_MASK__VI      0x00000001L
#define LNCNT_QUAN_THRD__CFG_LNC_BW_QUAN_THRD0_MASK__VI 0x00000007L
#define LNCNT_QUAN_THRD__CFG_LNC_CMN_QUAN_THRD4_MASK__VI 0x00000070L
#define LNCNT_WEIGHT__CFG_LNC_BW_WEIGHT0_MASK__VI       0x0000ffffL
#define LNCNT_WEIGHT__CFG_LNC_CMN_WEIGHT16_MASK__VI     0xffff0000L
#define LNC_BW_WACC__LNC_BW_WACC_MASK__VI               0xffffffffL
#define LNC_CMN_WACC__LNC_CMN_WACC_MASK__VI             0xffffffffL
#define LNC_TOTAL_WACC__LNC_TOTAL_WACC_MASK__VI         0xffffffffL
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ENABLE_MASK__VI 0x00000001L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_MODE_MASK__VI 0x00000018L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_BANKS_MASK__VI 0x00000700L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_NUM_PIPES_MASK__VI 0x000000e0L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000800L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROWS_PER_CHAN_MASK__VI 0x0fff0000L
#define LOW_POWER_TILING_CONTROL__LOW_POWER_TILING_ROW_SIZE_MASK__VI 0x00007000L
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_DELAY3_MASK__VI 0x00ff0000L
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRUP_DELAY3_MASK__VI 0x0000ff00L
#define LVTMA_PWRSEQ_DELAY2__LVTMA_VARY_BL_OVERRIDE_EN_MASK__VI 0x01000000L
#define MAILBOX_CONTROL__RCV_MSG_ACK_MASK__VI           0x00000008L
#define MAILBOX_CONTROL__RCV_MSG_VALID_MASK__VI         0x00000004L
#define MAILBOX_CONTROL__TRN_MSG_ACK_MASK__VI           0x00000002L
#define MAILBOX_CONTROL__TRN_MSG_VALID_MASK__VI         0x00000001L
#define MAILBOX_INDEX__MAILBOX_INDEX_MASK__VI           0x0000000fL
#define MAILBOX_INT_CNTL__ACK_INT_EN_MASK__VI           0x00000002L
#define MAILBOX_INT_CNTL__VALID_INT_EN_MASK__VI         0x00000001L
#define MAILBOX_MSGBUF_RCV_DW0__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW1__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW2__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW3__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW0__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW1__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW2__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW3__MSGBUF_DATA_MASK__VI    0xffffffffL
#define MASTER_UPDATE_LOCK__GSL_CONTROL_MASTER_UPDATE_LOCK_MASK__VI 0x00000100L
#define MCARB_DRAM_TIMING_TABLE_10__entries_0_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_11__entries_0_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_12__entries_0_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_13__entries_1_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_14__entries_1_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_15__entries_1_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_16__entries_1_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_17__entries_1_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_18__entries_1_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_19__entries_1_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_1__entries_0_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_20__entries_1_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_21__entries_1_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_22__entries_1_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_23__entries_1_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_24__entries_1_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_25__entries_2_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_26__entries_2_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_27__entries_2_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_28__entries_2_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_29__entries_2_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_2__entries_0_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_30__entries_2_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_31__entries_2_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_32__entries_2_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_33__entries_2_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_34__entries_2_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_35__entries_2_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_36__entries_2_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_37__entries_3_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_38__entries_3_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_39__entries_3_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_3__entries_0_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_40__entries_3_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_41__entries_3_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_42__entries_3_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_43__entries_3_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_44__entries_3_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_45__entries_3_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_46__entries_3_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_47__entries_3_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_48__entries_3_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_49__entries_4_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_4__entries_0_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_50__entries_4_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_51__entries_4_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_52__entries_4_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_53__entries_4_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_54__entries_4_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_55__entries_4_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_56__entries_4_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_57__entries_4_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_58__entries_4_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_59__entries_4_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_5__entries_0_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_60__entries_4_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_61__entries_5_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_62__entries_5_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_63__entries_5_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_64__entries_5_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_65__entries_5_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_66__entries_5_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_67__entries_5_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_68__entries_5_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_69__entries_5_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_6__entries_0_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_70__entries_5_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_71__entries_5_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_72__entries_5_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_73__entries_6_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_74__entries_6_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_75__entries_6_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_76__entries_6_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_77__entries_6_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_78__entries_6_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_79__entries_6_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_7__entries_0_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_80__entries_6_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_81__entries_6_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_82__entries_6_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_83__entries_6_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_84__entries_6_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_85__entries_7_0_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_86__entries_7_0_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_87__entries_7_0_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_88__entries_7_1_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_89__entries_7_1_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_8__entries_0_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_90__entries_7_1_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_91__entries_7_2_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_92__entries_7_2_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_93__entries_7_2_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_94__entries_7_3_McArbDramTiming_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_95__entries_7_3_McArbDramTiming2_MASK__VI 0xffffffffL
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_96__entries_7_3_padding_2_MASK__VI 0x000000ffL
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_McArbBurstTime_MASK__VI 0xff000000L
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_0_MASK__VI 0x00ff0000L
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_1_MASK__VI 0x0000ff00L
#define MCARB_DRAM_TIMING_TABLE_9__entries_0_2_padding_2_MASK__VI 0x000000ffL
#define MCIF_CONTROL__MCIF_SLOW_REQ_INTERVAL_MASK__VI   0x0000f000L
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_DIS_MASK__VI 0x00000001L
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_MODE_MASK__VI   0x00000030L
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_PIPE_MASK__VI   0x00070000L
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_SIZE_MASK__VI   0x0000ff00L
#define MCIF_MEM_CONTROL__MCIFMEM_CACHE_TYPE_MASK__VI   0x00180000L
#define MCIF_VMID__MCIF_WR_VMID_MASK__VI                0x0000000fL
#define MCIF_VMID__VIP_WR_VMID_MASK__VI                 0x000000f0L
#define MCIF_WB_ARBITRATION_CONTROL__MCIF_WB_CLIENT_ARBITRATION_SLICE_MASK__VI 0x00000003L
#define MCIF_WB_ARBITRATION_CONTROL__MCIF_WB_TIME_PER_PIXEL_MASK__VI 0xfc000000L
#define MCIF_WB_BUFMGR_CUR_LINE_R__MCIF_WB_BUFMGR_CUR_LINE_R_MASK__VI 0x00001fffL
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_BUFTAG_MASK__VI 0x00000f00L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_CUR_BUF_MASK__VI 0x00000070L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_CUR_LINE_L_MASK__VI 0x01fff000L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_NEXT_BUF_MASK__VI 0x70000000L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_SW_INT_STATUS_MASK__VI 0x00000002L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUFMGR_VCE_INT_STATUS_MASK__VI 0x00000001L
#define MCIF_WB_BUFMGR_STATUS__MCIF_WB_BUF_DUALSIZE_STATUS_MASK__VI 0x00000080L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_ENABLE_MASK__VI 0x00000001L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_INT_ACK_MASK__VI 0x00000020L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_INT_EN_MASK__VI 0x00000010L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_LOCK_MASK__VI 0x00000f00L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUFMGR_SW_SLICE_INT_EN_MASK__VI 0x00000040L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_BUF_DUALSIZE_REQ_MASK__VI 0x00000002L
#define MCIF_WB_BUFMGR_SW_CONTROL__MCIF_WB_P_VMID_MASK__VI 0x000f0000L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_SLICE_SIZE_MASK__VI 0x1fff0000L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_INT_ACK_MASK__VI 0x00000020L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_INT_EN_MASK__VI 0x00000010L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_LOCK_IGNORE_MASK__VI 0x00000001L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_LOCK_MASK__VI 0x00000f00L
#define MCIF_WB_BUFMGR_VCE_CONTROL__MCIF_WB_BUFMGR_VCE_SLICE_INT_EN_MASK__VI 0x00000040L
#define MCIF_WB_BUF_1_ADDR_C_OFFSET__MCIF_WB_BUF_1_ADDR_C_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_1_ADDR_C__MCIF_WB_BUF_1_ADDR_C_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_1_ADDR_Y_OFFSET__MCIF_WB_BUF_1_ADDR_Y_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_1_ADDR_Y__MCIF_WB_BUF_1_ADDR_Y_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_COLOR_DEPTH_MASK__VI 0x00004000L
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_CUR_LINE_R_MASK__VI 0x00001fffL
#define MCIF_WB_BUF_1_STATUS2__MCIF_WB_BUF_1_NEW_CONTENT_MASK__VI 0x00002000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_ACTIVE_MASK__VI 0x00000001L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_BUFTAG_MASK__VI 0x00000f00L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_CUR_LINE_L_MASK__VI 0x1fff0000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_DISABLE_MASK__VI 0x00000010L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_FIELD_MASK__VI 0x00008000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_FRAME_LENGTH_ERROR_MASK__VI 0x80000000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_LONG_LINE_ERROR_MASK__VI 0x20000000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_MODE_MASK__VI 0x000000e0L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_NXT_BUF_MASK__VI 0x00007000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_OVERFLOW_MASK__VI 0x00000008L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_SHORT_LINE_ERROR_MASK__VI 0x40000000L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_SW_LOCKED_MASK__VI 0x00000002L
#define MCIF_WB_BUF_1_STATUS__MCIF_WB_BUF_1_VCE_LOCKED_MASK__VI 0x00000004L
#define MCIF_WB_BUF_2_ADDR_C_OFFSET__MCIF_WB_BUF_2_ADDR_C_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_2_ADDR_C__MCIF_WB_BUF_2_ADDR_C_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_2_ADDR_Y_OFFSET__MCIF_WB_BUF_2_ADDR_Y_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_2_ADDR_Y__MCIF_WB_BUF_2_ADDR_Y_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_COLOR_DEPTH_MASK__VI 0x00004000L
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_CUR_LINE_R_MASK__VI 0x00001fffL
#define MCIF_WB_BUF_2_STATUS2__MCIF_WB_BUF_2_NEW_CONTENT_MASK__VI 0x00002000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_ACTIVE_MASK__VI 0x00000001L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_BUFTAG_MASK__VI 0x00000f00L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_CUR_LINE_L_MASK__VI 0x1fff0000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_DISABLE_MASK__VI 0x00000010L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_FIELD_MASK__VI 0x00008000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_FRAME_LENGTH_ERROR_MASK__VI 0x80000000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_LONG_LINE_ERROR_MASK__VI 0x20000000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_MODE_MASK__VI 0x000000e0L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_NXT_BUF_MASK__VI 0x00007000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_OVERFLOW_MASK__VI 0x00000008L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_SHORT_LINE_ERROR_MASK__VI 0x40000000L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_SW_LOCKED_MASK__VI 0x00000002L
#define MCIF_WB_BUF_2_STATUS__MCIF_WB_BUF_2_VCE_LOCKED_MASK__VI 0x00000004L
#define MCIF_WB_BUF_3_ADDR_C_OFFSET__MCIF_WB_BUF_3_ADDR_C_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_3_ADDR_C__MCIF_WB_BUF_3_ADDR_C_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_3_ADDR_Y_OFFSET__MCIF_WB_BUF_3_ADDR_Y_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_3_ADDR_Y__MCIF_WB_BUF_3_ADDR_Y_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_COLOR_DEPTH_MASK__VI 0x00004000L
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_CUR_LINE_R_MASK__VI 0x00001fffL
#define MCIF_WB_BUF_3_STATUS2__MCIF_WB_BUF_3_NEW_CONTENT_MASK__VI 0x00002000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_ACTIVE_MASK__VI 0x00000001L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_BUFTAG_MASK__VI 0x00000f00L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_CUR_LINE_L_MASK__VI 0x1fff0000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_DISABLE_MASK__VI 0x00000010L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_FIELD_MASK__VI 0x00008000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_FRAME_LENGTH_ERROR_MASK__VI 0x80000000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_LONG_LINE_ERROR_MASK__VI 0x20000000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_MODE_MASK__VI 0x000000e0L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_NXT_BUF_MASK__VI 0x00007000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_OVERFLOW_MASK__VI 0x00000008L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_SHORT_LINE_ERROR_MASK__VI 0x40000000L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_SW_LOCKED_MASK__VI 0x00000002L
#define MCIF_WB_BUF_3_STATUS__MCIF_WB_BUF_3_VCE_LOCKED_MASK__VI 0x00000004L
#define MCIF_WB_BUF_4_ADDR_C_OFFSET__MCIF_WB_BUF_4_ADDR_C_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_4_ADDR_C__MCIF_WB_BUF_4_ADDR_C_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_4_ADDR_Y_OFFSET__MCIF_WB_BUF_4_ADDR_Y_OFFSET_MASK__VI 0x0003ffffL
#define MCIF_WB_BUF_4_ADDR_Y__MCIF_WB_BUF_4_ADDR_Y_MASK__VI 0xffffffffL
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_COLOR_DEPTH_MASK__VI 0x00004000L
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_CUR_LINE_R_MASK__VI 0x00001fffL
#define MCIF_WB_BUF_4_STATUS2__MCIF_WB_BUF_4_NEW_CONTENT_MASK__VI 0x00002000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_ACTIVE_MASK__VI 0x00000001L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_BUFTAG_MASK__VI 0x00000f00L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_CUR_LINE_L_MASK__VI 0x1fff0000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_DISABLE_MASK__VI 0x00000010L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_FIELD_MASK__VI 0x00008000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_FRAME_LENGTH_ERROR_MASK__VI 0x80000000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_LONG_LINE_ERROR_MASK__VI 0x20000000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_MODE_MASK__VI 0x000000e0L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_NXT_BUF_MASK__VI 0x00007000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_OVERFLOW_MASK__VI 0x00000008L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_SHORT_LINE_ERROR_MASK__VI 0x40000000L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_SW_LOCKED_MASK__VI 0x00000002L
#define MCIF_WB_BUF_4_STATUS__MCIF_WB_BUF_4_VCE_LOCKED_MASK__VI 0x00000004L
#define MCIF_WB_BUF_PITCH__MCIF_WB_BUF_CHROMA_PITCH_MASK__VI 0xff000000L
#define MCIF_WB_BUF_PITCH__MCIF_WB_BUF_LUMA_PITCH_MASK__VI 0x0000ff00L
#define MCIF_WB_HVVMID_CONTROL__MCIF_WB_ALLOWED_VMID_MASK_MASK__VI 0xffff0000L
#define MCIF_WB_HVVMID_CONTROL__MCIF_WB_DEFAULT_VMID_MASK__VI 0x00000f00L
#define MCIF_WB_TEST_DEBUG_DATA__MCIF_WB_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define MCIF_WB_TEST_DEBUG_INDEX__MCIF_WB_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define MCIF_WB_TEST_DEBUG_INDEX__MCIF_WB_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define MCIF_WB_URGENCY_WATERMARK__MCIF_WB_CLIENT0_URGENCY_WATERMARK_MASK__VI 0x0000ffffL
#define MCIF_WB_URGENCY_WATERMARK__MCIF_WB_CLIENT1_URGENCY_WATERMARK_MASK__VI 0xffff0000L
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_RD_MASK__VI      0x01000000L
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_WR_MASK__VI      0x02000000L
#define MC_ARB_AGE_CNTL__TIMER_STALL_RD_MASK__VI        0x00400000L
#define MC_ARB_AGE_CNTL__TIMER_STALL_WR_MASK__VI        0x00800000L
#define MC_ARB_ATOMIC__ATOMIC_RTN_GRP_MASK__VI          0x00ff0000L
#define MC_ARB_ATOMIC__OUTSTANDING_MASK__VI             0x0000ff00L
#define MC_ARB_ATOMIC__SDMA_GRP_EN_MASK__VI             0x00000080L
#define MC_ARB_ATOMIC__SDMA_GRP_MASK__VI                0x00000070L
#define MC_ARB_ATOMIC__TC_GRP_EN_MASK__VI               0x00000008L
#define MC_ARB_ATOMIC__TC_GRP_MASK__VI                  0x00000007L
#define MC_ARB_BURST_TIME__TRRDL0_MASK__VI              0x01f00000L
#define MC_ARB_BURST_TIME__TRRDL1_MASK__VI              0x3e000000L
#define MC_ARB_BURST_TIME__TRRDS0_MASK__VI              0x00007c00L
#define MC_ARB_BURST_TIME__TRRDS1_MASK__VI              0x000f8000L
#define MC_ARB_BUSY_STATUS__WRRET0_MASK__VI             0x01000000L
#define MC_ARB_BUSY_STATUS__WRRET1_MASK__VI             0x02000000L
#define MC_ARB_GECC2_MISC__ALLOW_RMW_ERR_AFTER_REPLAY_MASK__VI 0x00001000L
#define MC_ARB_GECC2_MISC__CWRD_REPLAY_AGAIN_MASK__VI   0x00000400L
#define MC_ARB_GECC2_MISC__DEBUG_RSV_MASK__VI           0xffffe000L
#define MC_ARB_GECC2_MISC__RMW_LM_WR_STALL_MASK__VI     0x00000080L
#define MC_ARB_GECC2_MISC__RMW_STALL_RELEASE_MASK__VI   0x00000100L
#define MC_ARB_GECC2_MISC__WRRDWR_REPLAY_AGAIN_MASK__VI 0x00000800L
#define MC_ARB_GECC2_MISC__WR_EDC_MASK_REPLAY_MASK__VI  0x00000200L
#define MC_ARB_GRUB2__ACP_RD_STALL_EN_MASK__VI          0x00020000L
#define MC_ARB_GRUB2__DISP_RD_STALL_EN_MASK__VI         0x00010000L
#define MC_ARB_GRUB2__PRIORITY_PROMOTE_OUTSTANDING_ONLY_RD_MASK__VI 0x04000000L
#define MC_ARB_GRUB2__PRIORITY_PROMOTE_OUTSTANDING_ONLY_WR_MASK__VI 0x10000000L
#define MC_ARB_GRUB2__PRIORITY_URGENT_OUTSTANDING_ONLY_RD_MASK__VI 0x02000000L
#define MC_ARB_GRUB2__PRIORITY_URGENT_OUTSTANDING_ONLY_WR_MASK__VI 0x08000000L
#define MC_ARB_GRUB2__PROMOTE_BY_DMIF_URG_MASK__VI      0x01000000L
#define MC_ARB_GRUB2__REALTIME_GRP_RD_MASK__VI          0x000000ffL
#define MC_ARB_GRUB2__REALTIME_GRP_WR_MASK__VI          0x0000ff00L
#define MC_ARB_GRUB2__REALTIME_RD_WTS_MASK__VI          0x00200000L
#define MC_ARB_GRUB2__REALTIME_WR_WTS_MASK__VI          0x00400000L
#define MC_ARB_GRUB2__URGENT_BY_DISP_STALL_MASK__VI     0x00800000L
#define MC_ARB_GRUB2__UVD_RD_STALL_EN_MASK__VI          0x00040000L
#define MC_ARB_GRUB2__VCE0_RD_STALL_EN_MASK__VI         0x00080000L
#define MC_ARB_GRUB2__VCE1_RD_STALL_EN_MASK__VI         0x00100000L
#define MC_ARB_GRUB_PRIORITY1_RD__ACPG_MASK__VI         0x0000c000L
#define MC_ARB_GRUB_PRIORITY1_RD__ACPO_MASK__VI         0x00030000L
#define MC_ARB_GRUB_PRIORITY1_RD__CB0_MASK__VI          0x00000003L
#define MC_ARB_GRUB_PRIORITY1_RD__CBCMASK0_MASK__VI     0x0000000cL
#define MC_ARB_GRUB_PRIORITY1_RD__CBFMASK0_MASK__VI     0x00000030L
#define MC_ARB_GRUB_PRIORITY1_RD__DB0_MASK__VI          0x000000c0L
#define MC_ARB_GRUB_PRIORITY1_RD__DBHTILE0_MASK__VI     0x00000300L
#define MC_ARB_GRUB_PRIORITY1_RD__DBSTEN0_MASK__VI      0x00000c00L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT0_MASK__VI    0x00300000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT1_MASK__VI    0x00c00000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_MASK__VI         0x000c0000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_TW_MASK__VI      0x03000000L
#define MC_ARB_GRUB_PRIORITY1_RD__MCIF_MASK__VI         0x0c000000L
#define MC_ARB_GRUB_PRIORITY1_RD__RLC_MASK__VI          0x30000000L
#define MC_ARB_GRUB_PRIORITY1_RD__TC0_MASK__VI          0x00003000L
#define MC_ARB_GRUB_PRIORITY1_RD__VMC_MASK__VI          0xc0000000L
#define MC_ARB_GRUB_PRIORITY1_WR__ACPG_MASK__VI         0x000c0000L
#define MC_ARB_GRUB_PRIORITY1_WR__ACPO_MASK__VI         0x00300000L
#define MC_ARB_GRUB_PRIORITY1_WR__CB0_MASK__VI          0x00000003L
#define MC_ARB_GRUB_PRIORITY1_WR__CBCMASK0_MASK__VI     0x0000000cL
#define MC_ARB_GRUB_PRIORITY1_WR__CBFMASK0_MASK__VI     0x00000030L
#define MC_ARB_GRUB_PRIORITY1_WR__CBIMMED0_MASK__VI     0x000000c0L
#define MC_ARB_GRUB_PRIORITY1_WR__DB0_MASK__VI          0x00000300L
#define MC_ARB_GRUB_PRIORITY1_WR__DBHTILE0_MASK__VI     0x00000c00L
#define MC_ARB_GRUB_PRIORITY1_WR__DBSTEN0_MASK__VI      0x00003000L
#define MC_ARB_GRUB_PRIORITY1_WR__MCIF_MASK__VI         0x00c00000L
#define MC_ARB_GRUB_PRIORITY1_WR__RLC_MASK__VI          0x03000000L
#define MC_ARB_GRUB_PRIORITY1_WR__SDMA1_MASK__VI        0x0c000000L
#define MC_ARB_GRUB_PRIORITY1_WR__SH_MASK__VI           0x00030000L
#define MC_ARB_GRUB_PRIORITY1_WR__SMU_MASK__VI          0x30000000L
#define MC_ARB_GRUB_PRIORITY1_WR__TC0_MASK__VI          0x0000c000L
#define MC_ARB_GRUB_PRIORITY1_WR__VCE0_MASK__VI         0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_RD__HDP_MASK__VI          0x00003000L
#define MC_ARB_GRUB_PRIORITY2_RD__ISP_MASK__VI          0x30000000L
#define MC_ARB_GRUB_PRIORITY2_RD__RSV2_MASK__VI         0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_RD__SAMMSP_MASK__VI       0x03000000L
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA0_MASK__VI        0x00000c00L
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA1_MASK__VI        0x00000003L
#define MC_ARB_GRUB_PRIORITY2_RD__SEM_MASK__VI          0x00c00000L
#define MC_ARB_GRUB_PRIORITY2_RD__SMU_MASK__VI          0x0000000cL
#define MC_ARB_GRUB_PRIORITY2_RD__UMC_MASK__VI          0x0000c000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT0_MASK__VI     0x000c0000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT1_MASK__VI     0x00300000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_MASK__VI          0x00030000L
#define MC_ARB_GRUB_PRIORITY2_RD__VCE0_MASK__VI         0x00000030L
#define MC_ARB_GRUB_PRIORITY2_RD__VCE1_MASK__VI         0x000000c0L
#define MC_ARB_GRUB_PRIORITY2_RD__VP8_MASK__VI          0x0c000000L
#define MC_ARB_GRUB_PRIORITY2_RD__XDMAM_MASK__VI        0x00000300L
#define MC_ARB_GRUB_PRIORITY2_WR__HDP_MASK__VI          0x00000c00L
#define MC_ARB_GRUB_PRIORITY2_WR__IH_MASK__VI           0x03000000L
#define MC_ARB_GRUB_PRIORITY2_WR__ISP_MASK__VI          0x30000000L
#define MC_ARB_GRUB_PRIORITY2_WR__SAMMSP_MASK__VI       0x0000000cL
#define MC_ARB_GRUB_PRIORITY2_WR__SDMA0_MASK__VI        0x00000300L
#define MC_ARB_GRUB_PRIORITY2_WR__SEM_MASK__VI          0x00c00000L
#define MC_ARB_GRUB_PRIORITY2_WR__UMC_MASK__VI          0x00003000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT0_MASK__VI     0x00030000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT1_MASK__VI     0x000c0000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_MASK__VI          0x0000c000L
#define MC_ARB_GRUB_PRIORITY2_WR__VCE1_MASK__VI         0x00000003L
#define MC_ARB_GRUB_PRIORITY2_WR__VIN0_MASK__VI         0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_WR__VP8_MASK__VI          0x0c000000L
#define MC_ARB_GRUB_PRIORITY2_WR__XDMAM_MASK__VI        0x000000c0L
#define MC_ARB_GRUB_PRIORITY2_WR__XDMA_MASK__VI         0x00000030L
#define MC_ARB_GRUB_PRIORITY2_WR__XDP_MASK__VI          0x00300000L
#define MC_ARB_GRUB_PROMOTE__PROMOTE_RD_MASK__VI        0x00ff0000L
#define MC_ARB_GRUB_PROMOTE__PROMOTE_WR_MASK__VI        0xff000000L
#define MC_ARB_GRUB_PROMOTE__URGENT_RD_MASK__VI         0x000000ffL
#define MC_ARB_GRUB_PROMOTE__URGENT_WR_MASK__VI         0x0000ff00L
#define MC_ARB_GRUB_REALTIME_RD__ACPG_MASK__VI          0x00000100L
#define MC_ARB_GRUB_REALTIME_RD__ACPO_MASK__VI          0x00000200L
#define MC_ARB_GRUB_REALTIME_RD__CB0_MASK__VI           0x00000001L
#define MC_ARB_GRUB_REALTIME_RD__CBCMASK0_MASK__VI      0x00000002L
#define MC_ARB_GRUB_REALTIME_RD__CBFMASK0_MASK__VI      0x00000004L
#define MC_ARB_GRUB_REALTIME_RD__DB0_MASK__VI           0x00000008L
#define MC_ARB_GRUB_REALTIME_RD__DBHTILE0_MASK__VI      0x00000010L
#define MC_ARB_GRUB_REALTIME_RD__DBSTEN0_MASK__VI       0x00000020L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT0_MASK__VI     0x00000800L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT1_MASK__VI     0x00001000L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_MASK__VI          0x00000400L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_TW_MASK__VI       0x00002000L
#define MC_ARB_GRUB_REALTIME_RD__HDP_MASK__VI           0x00800000L
#define MC_ARB_GRUB_REALTIME_RD__IA_MASK__VI            0x00000080L
#define MC_ARB_GRUB_REALTIME_RD__ISP_MASK__VI           0x80000000L
#define MC_ARB_GRUB_REALTIME_RD__MCIF_MASK__VI          0x00004000L
#define MC_ARB_GRUB_REALTIME_RD__RLC_MASK__VI           0x00008000L
#define MC_ARB_GRUB_REALTIME_RD__SAMMSP_MASK__VI        0x20000000L
#define MC_ARB_GRUB_REALTIME_RD__SDMA0_MASK__VI         0x00400000L
#define MC_ARB_GRUB_REALTIME_RD__SDMA1_MASK__VI         0x00020000L
#define MC_ARB_GRUB_REALTIME_RD__SEM_MASK__VI           0x10000000L
#define MC_ARB_GRUB_REALTIME_RD__SMU_MASK__VI           0x00040000L
#define MC_ARB_GRUB_REALTIME_RD__TC0_MASK__VI           0x00000040L
#define MC_ARB_GRUB_REALTIME_RD__UMC_MASK__VI           0x01000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT0_MASK__VI      0x04000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT1_MASK__VI      0x08000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_MASK__VI           0x02000000L
#define MC_ARB_GRUB_REALTIME_RD__VCE0_MASK__VI          0x00080000L
#define MC_ARB_GRUB_REALTIME_RD__VCE1_MASK__VI          0x00100000L
#define MC_ARB_GRUB_REALTIME_RD__VMC_MASK__VI           0x00010000L
#define MC_ARB_GRUB_REALTIME_RD__VP8_MASK__VI           0x40000000L
#define MC_ARB_GRUB_REALTIME_RD__XDMAM_MASK__VI         0x00200000L
#define MC_ARB_GRUB_REALTIME_WR__ACPG_MASK__VI          0x00000200L
#define MC_ARB_GRUB_REALTIME_WR__ACPO_MASK__VI          0x00000400L
#define MC_ARB_GRUB_REALTIME_WR__CB0_MASK__VI           0x00000001L
#define MC_ARB_GRUB_REALTIME_WR__CBCMASK0_MASK__VI      0x00000002L
#define MC_ARB_GRUB_REALTIME_WR__CBFMASK0_MASK__VI      0x00000004L
#define MC_ARB_GRUB_REALTIME_WR__CBIMMED0_MASK__VI      0x00000008L
#define MC_ARB_GRUB_REALTIME_WR__DB0_MASK__VI           0x00000010L
#define MC_ARB_GRUB_REALTIME_WR__DBHTILE0_MASK__VI      0x00000020L
#define MC_ARB_GRUB_REALTIME_WR__DBSTEN0_MASK__VI       0x00000040L
#define MC_ARB_GRUB_REALTIME_WR__HDP_MASK__VI           0x00200000L
#define MC_ARB_GRUB_REALTIME_WR__IH_MASK__VI            0x10000000L
#define MC_ARB_GRUB_REALTIME_WR__ISP_MASK__VI           0x40000000L
#define MC_ARB_GRUB_REALTIME_WR__MCIF_MASK__VI          0x00000800L
#define MC_ARB_GRUB_REALTIME_WR__RLC_MASK__VI           0x00001000L
#define MC_ARB_GRUB_REALTIME_WR__SAMMSP_MASK__VI        0x00020000L
#define MC_ARB_GRUB_REALTIME_WR__SDMA0_MASK__VI         0x00100000L
#define MC_ARB_GRUB_REALTIME_WR__SDMA1_MASK__VI         0x00002000L
#define MC_ARB_GRUB_REALTIME_WR__SEM_MASK__VI           0x08000000L
#define MC_ARB_GRUB_REALTIME_WR__SH_MASK__VI            0x00000100L
#define MC_ARB_GRUB_REALTIME_WR__SMU_MASK__VI           0x00004000L
#define MC_ARB_GRUB_REALTIME_WR__TC0_MASK__VI           0x00000080L
#define MC_ARB_GRUB_REALTIME_WR__UMC_MASK__VI           0x00400000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT0_MASK__VI      0x01000000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT1_MASK__VI      0x02000000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_MASK__VI           0x00800000L
#define MC_ARB_GRUB_REALTIME_WR__VCE0_MASK__VI          0x00008000L
#define MC_ARB_GRUB_REALTIME_WR__VCE1_MASK__VI          0x00010000L
#define MC_ARB_GRUB_REALTIME_WR__VIN0_MASK__VI          0x80000000L
#define MC_ARB_GRUB_REALTIME_WR__VP8_MASK__VI           0x20000000L
#define MC_ARB_GRUB_REALTIME_WR__XDMAM_MASK__VI         0x00080000L
#define MC_ARB_GRUB_REALTIME_WR__XDMA_MASK__VI          0x00040000L
#define MC_ARB_GRUB_REALTIME_WR__XDP_MASK__VI           0x04000000L
#define MC_ARB_GRUB__GRUB_WATERMARK_MASK__VI            0x000000ffL
#define MC_ARB_GRUB__GRUB_WATERMARK_MED_MASK__VI        0x00ff0000L
#define MC_ARB_GRUB__GRUB_WATERMARK_PRI_MASK__VI        0x0000ff00L
#define MC_ARB_GRUB__REG_RD_SEL_MASK__VI                0x04000000L
#define MC_ARB_GRUB__REG_WR_EN_MASK__VI                 0x03000000L
#define MC_ARB_LM_WR__ATOMIC_LM_EOB_MASK__VI            0x02000000L
#define MC_ARB_LM_WR__ATOMIC_RTN_LM_EOB_MASK__VI        0x04000000L
#define MC_ARB_LM_WR__MASKWR_LM_EOB_MASK__VI            0x01000000L
#define MC_ARB_MISC3__CHAN4_ARB_SEL_MASK__VI            0x00000004L
#define MC_ARB_MISC3__CHAN4_EN_MASK__VI                 0x00000002L
#define MC_ARB_MISC3__TBD_FIELD_MASK__VI                0xffffffe0L
#define MC_ARB_MISC3__UVD_DMIF_HARSH_WT_EN_MASK__VI     0x00000010L
#define MC_ARB_MISC3__UVD_URG_MODE_MASK__VI             0x00000008L
#define MC_ARB_PERF_CID__CH0_EN_MASK__VI                0x00010000L
#define MC_ARB_PERF_CID__CH0_MASK__VI                   0x000000ffL
#define MC_ARB_PERF_CID__CH1_EN_MASK__VI                0x00020000L
#define MC_ARB_PERF_CID__CH1_MASK__VI                   0x0000ff00L
#define MC_ARB_PM_CNTL__OVRR_RD0_BUSY_MASK__VI          0x00010000L
#define MC_ARB_PM_CNTL__OVRR_RD1_BUSY_MASK__VI          0x00020000L
#define MC_ARB_PM_CNTL__OVRR_WR0_BUSY_MASK__VI          0x01000000L
#define MC_ARB_PM_CNTL__OVRR_WR1_BUSY_MASK__VI          0x02000000L
#define MC_ARB_REMREQ__ENABLE_REMOTE_NACK_REQ_MASK__VI  0x01000000L
#define MC_ARB_RET_CREDITS2__ACP_RDRET_URG_MASK__VI     0x00000400L
#define MC_ARB_RET_CREDITS2__DISABLE_ACP_RDY_WR_MASK__VI 0x00008000L
#define MC_ARB_RET_CREDITS2__DISABLE_DISP_RDY_RD_MASK__VI 0x00004000L
#define MC_ARB_RET_CREDITS2__HDP_RDRET_URG_MASK__VI     0x00000800L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_RD_MASK__VI 0x00000100L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_WR_MASK__VI 0x00000200L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_RD_MASK__VI 0x00001000L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_WR_MASK__VI 0x00002000L
#define MC_ARB_RET_CREDITS2__RDRET_CREDIT_MED_MASK__VI  0x00ff0000L
#define MC_ARB_RET_CREDITS_WR__WRRET_BP_MASK__VI        0x10000000L
#define MC_ARB_RFSH_CNTL__PENDING_RATE_SEL_MASK__VI     0x0001c000L
#define MC_ARB_RFSH_CNTL__PUSH_SINGLE_BANK_REFRESH_MASK__VI 0x00002000L
#define MC_ARB_RFSH_CNTL__REFSB_PER_PAGE_MASK__VI       0x00020000L
#define MC_ARB_RFSH_CNTL__SINGLE_BANK_MASK__VI          0x00001000L
#define MC_ARB_SNOOP__OUTSTANDING_RD_MASK__VI           0x00ff0000L
#define MC_ARB_SNOOP__OUTSTANDING_WR_MASK__VI           0xff000000L
#define MC_ARB_SNOOP__SDMA_GRP_RD_EN_MASK__VI           0x00000800L
#define MC_ARB_SNOOP__SDMA_GRP_RD_MASK__VI              0x00000700L
#define MC_ARB_SNOOP__SDMA_GRP_WR_EN_MASK__VI           0x00008000L
#define MC_ARB_SNOOP__SDMA_GRP_WR_MASK__VI              0x00007000L
#define MC_ARB_SNOOP__TC_GRP_RD_EN_MASK__VI             0x00000008L
#define MC_ARB_SNOOP__TC_GRP_RD_MASK__VI                0x00000007L
#define MC_ARB_SNOOP__TC_GRP_WR_EN_MASK__VI             0x00000080L
#define MC_ARB_SNOOP__TC_GRP_WR_MASK__VI                0x00000070L
#define MC_BIST_CNTL__LOOP_CNT_MASK__SI__CI             0x0fff0000L
#define MC_BIST_CNTL__LOOP_CNT_MASK__VI                 0x00fff000L
#define MC_BIST_MISMATCH_ADDR__COL_MASK__SI__CI         0x000003ffL
#define MC_BIST_MISMATCH_ADDR__COL_MASK__VI             0x000000ffL
#define MC_BIST_MISMATCH_ADDR__ROW_MASK__SI__CI         0x00fffc00L
#define MC_BIST_MISMATCH_ADDR__ROW_MASK__VI             0x00ffff00L
#define MC_CG_CONFIG_MCD__MCD6_WR_ENABLE_MASK__VI       0x00000040L
#define MC_CG_CONFIG_MCD__MCD7_WR_ENABLE_MASK__VI       0x00000080L
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE_SUB_MASK__VI     0x00000800L
#define MC_CITF_CNTL__CNTR_CHMAP_MODE_MASK__VI          0x00000180L
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE_MASK__VI 0x00000200L
#define MC_CITF_CREDITS_ARB_RD2__READ_MED_MASK__VI      0x000000ffL
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI_MASK__SI__CI    0x00010000L
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI_MASK__VI        0x01000000L
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI_MASK__VI        0x02000000L
#define MC_CITF_CREDITS_ARB_WR__WRITE_PRI_MASK__VI      0x00ff0000L
#define MC_CITF_DAGB_DLY__CLI_MASK__SI__CI              0x001f0000L
#define MC_CITF_DAGB_DLY__CLI_MASK__VI                  0x003f0000L
#define MC_CITF_DAGB_DLY__POS_MASK__SI__CI              0x1f000000L
#define MC_CITF_DAGB_DLY__POS_MASK__VI                  0x3f000000L
#define MC_CITF_PERF_MON_RSLT2__CB_ATOM_BUSY_MASK__VI   0x00020000L
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY_MASK__SI__CI 0x00000040L
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY_MASK__VI     0x00000002L
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY_MASK__SI__CI 0x00001000L
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY_MASK__VI     0x00000080L
#define MC_CITF_PERF_MON_RSLT2__DB_ATOM_BUSY_MASK__VI   0x00040000L
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY_MASK__SI__CI 0x00000080L
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY_MASK__VI     0x00000004L
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY_MASK__SI__CI 0x00002000L
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY_MASK__VI     0x00000100L
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY_MASK__SI__CI 0x00004000L
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY_MASK__VI     0x00000200L
#define MC_CITF_PERF_MON_RSLT2__TC0_ATOM_BUSY_MASK__VI  0x00004000L
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY_MASK__SI__CI 0x00000100L
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY_MASK__VI    0x00000008L
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY_MASK__SI__CI 0x00010000L
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY_MASK__VI    0x00000800L
#define MC_CITF_PERF_MON_RSLT2__TC1_ATOM_BUSY_MASK__VI  0x00008000L
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY_MASK__SI__CI 0x00000400L
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY_MASK__VI    0x00000020L
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY_MASK__SI__CI 0x00020000L
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY_MASK__VI    0x00001000L
#define MC_CITF_PERF_MON_RSLT2__TC2_ATOM_BUSY_MASK__VI  0x00010000L
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY_MASK__SI__CI 0x00008000L
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY_MASK__VI    0x00000400L
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY_MASK__SI__CI 0x00040000L
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY_MASK__VI    0x00002000L
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY_MASK__SI__CI 0x00000200L
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY_MASK__VI    0x00000010L
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY_MASK__SI__CI 0x00000800L
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY_MASK__VI    0x00000040L
#define MC_CITF_RET_MODE__RDRET_STALL_EN_MASK__VI       0x00000040L
#define MC_CITF_RET_MODE__RDRET_STALL_THRESHOLD_MASK__VI 0x00007f80L
#define MC_CONFIG_MCD__ARB0_WR_ENABLE_MASK__VI          0x00001000L
#define MC_CONFIG_MCD__ARB1_WR_ENABLE_MASK__VI          0x00002000L
#define MC_CONFIG_MCD__MCD6_WR_ENABLE_MASK__VI          0x00000040L
#define MC_CONFIG_MCD__MCD7_WR_ENABLE_MASK__VI          0x00000080L
#define MC_CONFIG_MCD__MC_RD_ENABLE_SUB_MASK__VI        0x00000800L
#define MC_CONFIG__MCDS_WR_ENABLE_MASK__VI              0x00000010L
#define MC_CONFIG__MCDT_WR_ENABLE_MASK__VI              0x00000020L
#define MC_CONFIG__MCDU_WR_ENABLE_MASK__VI              0x00000040L
#define MC_CONFIG__MCDV_WR_ENABLE_MASK__VI              0x00000080L
#define MC_CONFIG__MC_RD_ENABLE_MASK__SI__CI            0x00000030L
#define MC_CONFIG__MC_RD_ENABLE_MASK__VI                0x00000700L
#define MC_FUS_ARB_GARLIC_CNTL__EDC_RESPONSE_ENABLE_MASK__VI 0x00010000L
#define MC_FUS_ARB_GARLIC_CNTL__EN_64_BYTE_WRITE_MASK__VI 0x00008000L
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_RDRESP_LIMIT_MASK__VI 0x03fe0000L
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_WRRESP_LIMIT_MASK__VI 0xfc000000L
#define MC_FUS_ARB_GARLIC_CNTL__RX_RDRESP_FIFO_PTR_INIT_VALUE_MASK__VI 0x000000ffL
#define MC_FUS_ARB_GARLIC_CNTL__RX_WRRESP_FIFO_PTR_INIT_VALUE_MASK__VI 0x00007f00L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_ISOC_EN_MASK__VI 0x00004000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_PRIURG_EN_MASK__VI 0x00000080L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_TOKURG_EN_MASK__VI 0x00000008L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_ISOC_EN_MASK__VI 0x00000100L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_PRIURG_EN_MASK__VI 0x00000010L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_TOKURG_EN_MASK__VI 0x00000001L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__GARLIC_REQ_CREDITS_MASK__VI 0x1f000000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MCIF_RD_ISOC_EN_MASK__VI 0x00000800L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MM_REL_LATE_MASK__VI 0x20000000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_EN_MASK__VI 0x00040000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_VAL_MASK__VI 0x00200000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_EN_MASK__VI 0x00100000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_VAL_MASK__VI 0x00800000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_EN_MASK__VI 0x00008000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_VAL_MASK__VI 0x00030000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_EN_MASK__VI 0x00080000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_VAL_MASK__VI 0x00400000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UMC_RD_ISOC_EN_MASK__VI 0x00001000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_ISOC_EN_MASK__VI 0x00000200L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_PRIURG_EN_MASK__VI 0x00000020L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_TOKURG_EN_MASK__VI 0x00000002L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCEU_RD_ISOC_EN_MASK__VI 0x00002000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_ISOC_EN_MASK__VI 0x00000400L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_PRIURG_EN_MASK__VI 0x00000040L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_TOKURG_EN_MASK__VI 0x00000004L
#define MC_FUS_ARB_GARLIC_WR_PRI2__ACP_WR_PRI_MASK__VI  0x00000030L
#define MC_FUS_ARB_GARLIC_WR_PRI2__SAM_WR_PRI_MASK__VI  0x0000000cL
#define MC_FUS_ARB_GARLIC_WR_PRI2__SMU_WR_PRI_MASK__VI  0x00000003L
#define MC_FUS_ARB_GARLIC_WR_PRI__CB_WR_PRI_MASK__VI    0x00000003L
#define MC_FUS_ARB_GARLIC_WR_PRI__CP_WR_PRI_MASK__VI    0x000000c0L
#define MC_FUS_ARB_GARLIC_WR_PRI__DB_WR_PRI_MASK__VI    0x0000000cL
#define MC_FUS_ARB_GARLIC_WR_PRI__HDP_WR_PRI_MASK__VI   0x00000300L
#define MC_FUS_ARB_GARLIC_WR_PRI__IH_WR_PRI_MASK__VI    0x000c0000L
#define MC_FUS_ARB_GARLIC_WR_PRI__MCIF_WR_PRI_MASK__VI  0x0c000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__RLC_WR_PRI_MASK__VI   0x00030000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SDMA_WR_PRI_MASK__VI  0x00300000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SEM_WR_PRI_MASK__VI   0x00c00000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SH_WR_PRI_MASK__VI    0x03000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__TC_WR_PRI_MASK__VI    0x00000030L
#define MC_FUS_ARB_GARLIC_WR_PRI__UMC_WR_PRI_MASK__VI   0x00003000L
#define MC_FUS_ARB_GARLIC_WR_PRI__UVD_WR_PRI_MASK__VI   0x0000c000L
#define MC_FUS_ARB_GARLIC_WR_PRI__VCEU_WR_PRI_MASK__VI  0xc0000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__VCE_WR_PRI_MASK__VI   0x30000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__XDP_WR_PRI_MASK__VI   0x00000c00L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWAP_MASK__VI 0x00000200L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWIZZLEMODE_MASK__VI 0x00000100L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM0ADDRMAP_MASK__VI 0x0000000fL
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM1ADDRMAP_MASK__VI 0x000000f0L
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM0_CS0_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM0_CS1_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM0_CS2_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM0_CS3_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM0_CTL_BASE__DCTBASEADDR_MASK__VI     0x0fffff80L
#define MC_FUS_DRAM0_CTL_BASE__DCTINTLVEN_MASK__VI      0x00000078L
#define MC_FUS_DRAM0_CTL_BASE__DCTOFFSETEN_MASK__VI     0x10000000L
#define MC_FUS_DRAM0_CTL_BASE__DCTSEL_MASK__VI          0x00000007L
#define MC_FUS_DRAM0_CTL_LIMIT__DCTLIMITADDR_MASK__VI   0x001fffffL
#define MC_FUS_DRAM0_CTL_LIMIT__DRAMHOLEVALID_MASK__VI  0x00200000L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWAP_MASK__VI 0x00000200L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWIZZLEMODE_MASK__VI 0x00000100L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM0ADDRMAP_MASK__VI 0x0000000fL
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM1ADDRMAP_MASK__VI 0x000000f0L
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM1_CS0_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM1_CS1_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM1_CS2_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR21_11_MASK__VI   0x0000ffe0L
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR38_27_MASK__VI   0x7ff80000L
#define MC_FUS_DRAM1_CS3_BASE__CSENABLE_MASK__VI        0x00000001L
#define MC_FUS_DRAM1_CTL_BASE__DCTBASEADDR_MASK__VI     0x0fffff80L
#define MC_FUS_DRAM1_CTL_BASE__DCTINTLVEN_MASK__VI      0x00000078L
#define MC_FUS_DRAM1_CTL_BASE__DCTOFFSETEN_MASK__VI     0x10000000L
#define MC_FUS_DRAM1_CTL_BASE__DCTSEL_MASK__VI          0x00000007L
#define MC_FUS_DRAM1_CTL_LIMIT__DCTLIMITADDR_MASK__VI   0x001fffffL
#define MC_FUS_DRAM1_CTL_LIMIT__DRAMHOLEVALID_MASK__VI  0x00200000L
#define MC_FUS_DRAM_APER_BASE__BASE_MASK__VI            0x000fffffL
#define MC_FUS_DRAM_APER_DEF__DEF_MASK__VI              0x0fffffffL
#define MC_FUS_DRAM_APER_DEF__LOCK_MC_FUS_DRAM_REGS_MASK__VI 0x10000000L
#define MC_FUS_DRAM_APER_TOP__TOP_MASK__VI              0x000fffffL
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF0_MASK__VI 0x00000fffL
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF1_MASK__VI 0x00fff000L
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF2_MASK__VI 0x00000fffL
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF3_MASK__VI 0x00fff000L
#define MC_FUS_DRAM_MODE__DCTSELINTLVADDR_MASK__VI      0x00000007L
#define MC_FUS_DRAM_MODE__DRAMHOLEOFFSET_MASK__VI       0x00007fc0L
#define MC_FUS_DRAM_MODE__DRAMTYPE_MASK__VI             0x00000038L
#define MC_GRUB_FEATURES__ARB_FIXED_PRIORITY_MASK__VI   0x00000010L
#define MC_GRUB_FEATURES__ARB_NRT_STACK_DISABLE_MASK__VI 0x00000008L
#define MC_GRUB_FEATURES__ARB_STALL_CLR_SEL_MASK__VI    0x0000c000L
#define MC_GRUB_FEATURES__ARB_STALL_EN_MASK__VI         0x00000400L
#define MC_GRUB_FEATURES__ARB_STALL_SET_SEL_MASK__VI    0x00003000L
#define MC_GRUB_FEATURES__CREDIT_STALL_CLR_SEL_MASK__VI 0x000c0000L
#define MC_GRUB_FEATURES__CREDIT_STALL_EN_MASK__VI      0x00000800L
#define MC_GRUB_FEATURES__CREDIT_STALL_SET_SEL_MASK__VI 0x00030000L
#define MC_GRUB_FEATURES__PRB_FILTER_DISABLE_MASK__VI   0x00000004L
#define MC_GRUB_FEATURES__PRIORITY_UPDATE_DISABLE_MASK__VI 0x00000020L
#define MC_GRUB_FEATURES__RT_BYPASS_OFF_MASK__VI        0x00000040L
#define MC_GRUB_FEATURES__SCLK_CG_DISABLE_MASK__VI      0x00000002L
#define MC_GRUB_FEATURES__SYNC_ON_ERROR_DISABLE_MASK__VI 0x00000080L
#define MC_GRUB_FEATURES__SYNC_REFLECT_DISABLE_MASK__VI 0x00000100L
#define MC_GRUB_FEATURES__WR_COMBINE_OFF_MASK__VI       0x00000001L
#define MC_GRUB_FEATURES__WR_REORDER_OFF_MASK__VI       0x00100000L
#define MC_GRUB_PERFCOUNTER0_CFG__CLEAR_MASK__VI        0x20000000L
#define MC_GRUB_PERFCOUNTER0_CFG__ENABLE_MASK__VI       0x10000000L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_MODE_MASK__VI    0x0f000000L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL_MASK__VI     0x000000ffL
#define MC_GRUB_PERFCOUNTER1_CFG__CLEAR_MASK__VI        0x20000000L
#define MC_GRUB_PERFCOUNTER1_CFG__ENABLE_MASK__VI       0x10000000L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_MODE_MASK__VI    0x0f000000L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL_MASK__VI     0x000000ffL
#define MC_GRUB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__VI  0xffff0000L
#define MC_GRUB_PERFCOUNTER_HI__COUNTER_HI_MASK__VI     0x0000ffffL
#define MC_GRUB_PERFCOUNTER_LO__COUNTER_LO_MASK__VI     0xffffffffL
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__VI 0x02000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__VI 0x01000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__VI 0x0000000fL
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__VI 0x04000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__VI 0x00ff0000L
#define MC_GRUB_POST_PROBE_DELAY__REQLCL_TO_RET_DELAY_MASK__VI 0x00001f00L
#define MC_GRUB_POST_PROBE_DELAY__REQREM_TO_RET_DELAY_MASK__VI 0x001f0000L
#define MC_GRUB_POST_PROBE_DELAY__REQ_TO_RSP_DELAY_MASK__VI 0x0000001fL
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_HI_MASK__VI 0x00003f00L
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_LO_MASK__VI 0x0000003fL
#define MC_GRUB_PROBE_CREDITS__INTPRB_FIFO_LEVEL_MASK__VI 0x00008000L
#define MC_GRUB_PROBE_CREDITS__INTPRB_TIMEOUT_THRESH_MASK__VI 0x00070000L
#define MC_GRUB_PROBE_CREDITS__MEM_TIMEOUT_THRESH_MASK__VI 0x00700000L
#define MC_GRUB_PROBE_MAP__ADDR0_TO_GRUB_MAP_MASK__VI   0x00000100L
#define MC_GRUB_PROBE_MAP__ADDR0_TO_TC_MAP_MASK__VI     0x00000003L
#define MC_GRUB_PROBE_MAP__ADDR1_TO_GRUB_MAP_MASK__VI   0x00000200L
#define MC_GRUB_PROBE_MAP__ADDR1_TO_TC_MAP_MASK__VI     0x0000000cL
#define MC_GRUB_PROBE_MAP__ADDR2_TO_GRUB_MAP_MASK__VI   0x00000400L
#define MC_GRUB_PROBE_MAP__ADDR2_TO_TC_MAP_MASK__VI     0x00000030L
#define MC_GRUB_PROBE_MAP__ADDR3_TO_GRUB_MAP_MASK__VI   0x00000800L
#define MC_GRUB_PROBE_MAP__ADDR3_TO_TC_MAP_MASK__VI     0x000000c0L
#define MC_GRUB_TCB_DATA_HI__DATA_MASK__VI              0xffffffffL
#define MC_GRUB_TCB_DATA_LO__DATA_MASK__VI              0xffffffffL
#define MC_GRUB_TCB_INDEX__INDEX_MASK__VI               0x0000007fL
#define MC_GRUB_TCB_INDEX__RD_EN_MASK__VI               0x00000400L
#define MC_GRUB_TCB_INDEX__TCB0_WR_EN_MASK__VI          0x00000100L
#define MC_GRUB_TCB_INDEX__TCB1_WR_EN_MASK__VI          0x00000200L
#define MC_GRUB_TCB_INDEX__TCB_SEL_MASK__VI             0x00000800L
#define MC_GRUB_TX_CREDITS__NPC_RT_RESERVE_MASK__VI     0x0000f000L
#define MC_GRUB_TX_CREDITS__NPD_RT_RESERVE_MASK__VI     0x000f0000L
#define MC_GRUB_TX_CREDITS__SRCTAG_LIMIT_MASK__VI       0x0000003fL
#define MC_GRUB_TX_CREDITS__SRCTAG_RT_RESERVE_MASK__VI  0x00000f00L
#define MC_GRUB_TX_CREDITS__TX_FIFO_DEPTH_MASK__VI      0x01f00000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ACP_ATOMIC_MASK__VI 0x00000800L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_DISP_ATOMIC_MASK__VI 0x00000010L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_GFX_ATOMIC_MASK__VI 0x00000001L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_HDP_ATOMIC_MASK__VI 0x00000080L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ISP_ATOMIC_MASK__VI 0x00004000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_OTH_ATOMIC_MASK__VI 0x00000100L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_RLC_ATOMIC_MASK__VI 0x00000002L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SAMMSP_ATOMIC_MASK__VI 0x00001000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA0_ATOMIC_MASK__VI 0x00000004L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA1_ATOMIC_MASK__VI 0x00000008L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SMU_ATOMIC_MASK__VI 0x00000040L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_ATOMIC_MASK__VI 0x00200000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_READ_MASK__VI 0x00080000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_TLS_WRITE_MASK__VI 0x00100000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_UVD_ATOMIC_MASK__VI 0x00000020L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VCE_ATOMIC_MASK__VI 0x00000400L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_ATOMIC_MASK__VI 0x00040000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_READ_MASK__VI 0x00010000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VIN0_WRITE_MASK__VI 0x00020000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VMC_ATOMIC_MASK__VI 0x00000200L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VP8_ATOMIC_MASK__VI 0x00008000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_XDMA_ATOMIC_MASK__VI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ_MASK__VI 0x00400000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE_MASK__VI 0x00800000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_READ_MASK__VI 0x10000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_WRITE_MASK__VI 0x20000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_READ_MASK__VI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_WRITE_MASK__VI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__VI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__VI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_READ_MASK__VI 0x40000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_WRITE_MASK__VI 0x80000000L
#define MC_HUB_MISC_STATUS__ATOMIC_DEADLOCK_WARNING_MASK__VI 0x00040000L
#define MC_HUB_MISC_STATUS__GFX_BUSY_MASK__SI__CI       0x00002000L
#define MC_HUB_MISC_STATUS__GFX_BUSY_MASK__VI           0x00080000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_ATOMIC_MASK__VI 0x00000004L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_REQ_MASK__VI 0x00000080L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_RET_MASK__VI 0x00000100L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ_MASK__SI__CI 0x00000004L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ_MASK__VI 0x00000008L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET_MASK__SI__CI 0x00000008L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET_MASK__VI 0x00000010L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ_MASK__SI__CI 0x00000010L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ_MASK__VI 0x00000020L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET_MASK__SI__CI 0x00000020L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET_MASK__VI 0x00000040L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_ATOMIC_MASK__VI 0x00004000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ_MASK__SI__CI 0x00000100L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ_MASK__VI 0x00001000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE_MASK__SI__CI 0x00000200L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE_MASK__VI 0x00002000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_ATOMIC_MASK__VI 0x00000800L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ_MASK__SI__CI 0x00000040L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ_MASK__VI 0x00000200L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE_MASK__SI__CI 0x00000080L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE_MASK__VI 0x00000400L
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING_MASK__SI__CI 0x00001000L
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING_MASK__VI 0x00020000L
#define MC_HUB_MISC_STATUS__RPB_BUSY_MASK__SI__CI       0x00000400L
#define MC_HUB_MISC_STATUS__RPB_BUSY_MASK__VI           0x00008000L
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING_MASK__SI__CI 0x00000800L
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_BYPASS_GBL0__CID1_MASK__VI         0x000001feL
#define MC_HUB_RDREQ_BYPASS_GBL0__CID2_MASK__VI         0x0001fe00L
#define MC_HUB_RDREQ_BYPASS_GBL0__ENABLE_MASK__VI       0x00000001L
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE_MASK__VI 0x01000000L
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK_MASK__SI__CI 0x00000200L
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK_MASK__VI  0x00002000L
#define MC_HUB_RDREQ_CNTL__DEBUG_REG_MASK__SI__CI       0x0001fc00L
#define MC_HUB_RDREQ_CNTL__DEBUG_REG_MASK__VI           0x001fc000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0_MASK__SI__CI 0x00020000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0_MASK__VI 0x00200000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1_MASK__SI__CI 0x00040000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1_MASK__VI 0x00400000L
#define MC_HUB_RDREQ_CNTL__DMIF_URG_THRESHOLD_MASK__VI  0x78000000L
#define MC_HUB_RDREQ_CNTL__GBL0_PRI_ENABLE_MASK__VI     0x02000000L
#define MC_HUB_RDREQ_CNTL__MCDS_STALL_MODE_MASK__VI     0x00000200L
#define MC_HUB_RDREQ_CNTL__MCDT_STALL_MODE_MASK__VI     0x00000400L
#define MC_HUB_RDREQ_CNTL__MCDU_STALL_MODE_MASK__VI     0x00000800L
#define MC_HUB_RDREQ_CNTL__MCDV_STALL_MODE_MASK__VI     0x00001000L
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE_MASK__SI__CI  0x00080000L
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE_MASK__VI      0x00800000L
#define MC_HUB_RDREQ_CNTL__UVD_TRANSCODE_ENABLE_MASK__VI 0x04000000L
#define MC_HUB_RDREQ_CREDITS2__STOR0_PRI_MASK__VI       0x000000ffL
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI_MASK__SI__CI   0x000000ffL
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI_MASK__VI       0x0000ff00L
#define MC_HUB_RDREQ_DMIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_RDREQ_HDP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_CCPU__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_ISP_CCPU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_CCPU__ENABLE_MASK__VI          0x00000001L
#define MC_HUB_RDREQ_ISP_CCPU__LAZY_TIMER_MASK__VI      0x00007800L
#define MC_HUB_RDREQ_ISP_CCPU__MAXBURST_MASK__VI        0x00000780L
#define MC_HUB_RDREQ_ISP_CCPU__PRESCALE_MASK__VI        0x00000006L
#define MC_HUB_RDREQ_ISP_CCPU__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_MODE_MASK__VI      0x00000030L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE_MASK__VI  0x00000040L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_RDREQ_ISP_MPM__BLACKOUT_EXEMPT_MASK__VI  0x00000008L
#define MC_HUB_RDREQ_ISP_MPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_MPM__ENABLE_MASK__VI           0x00000001L
#define MC_HUB_RDREQ_ISP_MPM__LAZY_TIMER_MASK__VI       0x00007800L
#define MC_HUB_RDREQ_ISP_MPM__MAXBURST_MASK__VI         0x00000780L
#define MC_HUB_RDREQ_ISP_MPM__PRESCALE_MASK__VI         0x00000006L
#define MC_HUB_RDREQ_ISP_MPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_MODE_MASK__VI       0x00000030L
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE_MASK__VI   0x00000040L
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_THRESHOLD_MASK__VI  0x01f80000L
#define MC_HUB_RDREQ_ISP_SPM__BLACKOUT_EXEMPT_MASK__VI  0x00000008L
#define MC_HUB_RDREQ_ISP_SPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_SPM__ENABLE_MASK__VI           0x00000001L
#define MC_HUB_RDREQ_ISP_SPM__LAZY_TIMER_MASK__VI       0x00007800L
#define MC_HUB_RDREQ_ISP_SPM__MAXBURST_MASK__VI         0x00000780L
#define MC_HUB_RDREQ_ISP_SPM__PRESCALE_MASK__VI         0x00000006L
#define MC_HUB_RDREQ_ISP_SPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_MODE_MASK__VI       0x00000030L
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE_MASK__VI   0x00000040L
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_THRESHOLD_MASK__VI  0x01f80000L
#define MC_HUB_RDREQ_MCDS__ASK_CREDITS_MASK__VI         0x0003f800L
#define MC_HUB_RDREQ_MCDS__BLACKOUT_EXEMPT_MASK__VI     0x00000002L
#define MC_HUB_RDREQ_MCDS__BUS_MASK__VI                 0x00000004L
#define MC_HUB_RDREQ_MCDS__DISPLAY_CREDITS_MASK__VI     0x01fc0000L
#define MC_HUB_RDREQ_MCDS__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_MCDS__LAZY_TIMER_MASK__VI          0x00000780L
#define MC_HUB_RDREQ_MCDS__MAXBURST_MASK__VI            0x00000078L
#define MC_HUB_RDREQ_MCDS__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDS__STALL_THRESHOLD_MASK__VI     0xfe000000L
#define MC_HUB_RDREQ_MCDT__ASK_CREDITS_MASK__VI         0x0003f800L
#define MC_HUB_RDREQ_MCDT__BLACKOUT_EXEMPT_MASK__VI     0x00000002L
#define MC_HUB_RDREQ_MCDT__BUS_MASK__VI                 0x00000004L
#define MC_HUB_RDREQ_MCDT__DISPLAY_CREDITS_MASK__VI     0x01fc0000L
#define MC_HUB_RDREQ_MCDT__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_MCDT__LAZY_TIMER_MASK__VI          0x00000780L
#define MC_HUB_RDREQ_MCDT__MAXBURST_MASK__VI            0x00000078L
#define MC_HUB_RDREQ_MCDT__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDT__STALL_THRESHOLD_MASK__VI     0xfe000000L
#define MC_HUB_RDREQ_MCDU__ASK_CREDITS_MASK__VI         0x0003f800L
#define MC_HUB_RDREQ_MCDU__BLACKOUT_EXEMPT_MASK__VI     0x00000002L
#define MC_HUB_RDREQ_MCDU__BUS_MASK__VI                 0x00000004L
#define MC_HUB_RDREQ_MCDU__DISPLAY_CREDITS_MASK__VI     0x01fc0000L
#define MC_HUB_RDREQ_MCDU__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_MCDU__LAZY_TIMER_MASK__VI          0x00000780L
#define MC_HUB_RDREQ_MCDU__MAXBURST_MASK__VI            0x00000078L
#define MC_HUB_RDREQ_MCDU__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDU__STALL_THRESHOLD_MASK__VI     0xfe000000L
#define MC_HUB_RDREQ_MCDV__ASK_CREDITS_MASK__VI         0x0003f800L
#define MC_HUB_RDREQ_MCDV__BLACKOUT_EXEMPT_MASK__VI     0x00000002L
#define MC_HUB_RDREQ_MCDV__BUS_MASK__VI                 0x00000004L
#define MC_HUB_RDREQ_MCDV__DISPLAY_CREDITS_MASK__VI     0x01fc0000L
#define MC_HUB_RDREQ_MCDV__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_MCDV__LAZY_TIMER_MASK__VI          0x00000780L
#define MC_HUB_RDREQ_MCDV__MAXBURST_MASK__VI            0x00000078L
#define MC_HUB_RDREQ_MCDV__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDV__STALL_THRESHOLD_MASK__VI     0xfe000000L
#define MC_HUB_RDREQ_MCDW__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDX__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDY__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCDZ__MED_CREDITS_MASK__VI         0xfe000000L
#define MC_HUB_RDREQ_MCIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_RLC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SAMMSP__BLACKOUT_EXEMPT_MASK__VI   0x00000008L
#define MC_HUB_RDREQ_SAMMSP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SAMMSP__ENABLE_MASK__VI            0x00000001L
#define MC_HUB_RDREQ_SAMMSP__LAZY_TIMER_MASK__VI        0x00007800L
#define MC_HUB_RDREQ_SAMMSP__MAXBURST_MASK__VI          0x00000780L
#define MC_HUB_RDREQ_SAMMSP__PRESCALE_MASK__VI          0x00000006L
#define MC_HUB_RDREQ_SAMMSP__STALL_MODE_MASK__VI        0x00000030L
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE_MASK__VI    0x00000040L
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_SDMA0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SDMA1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SEM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SIP__MED_CREDIT_SEL_MASK__VI       0x00000080L
#define MC_HUB_RDREQ_SMU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL_MASK__SI__CI 0x00000080L
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL_MASK__VI 0x00000800L
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL_MASK__SI__CI 0x00000040L
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL_MASK__VI    0x00000400L
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL_MASK__SI__CI  0x00000020L
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL_MASK__VI      0x00000200L
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL_MASK__SI__CI 0x00000400L
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL_MASK__VI 0x00004000L
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL_MASK__SI__CI 0x00000200L
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL_MASK__VI    0x00002000L
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL_MASK__SI__CI  0x00000100L
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL_MASK__VI      0x00001000L
#define MC_HUB_RDREQ_STATUS__MCDS_RD_AVAIL_MASK__VI     0x00000020L
#define MC_HUB_RDREQ_STATUS__MCDT_RD_AVAIL_MASK__VI     0x00000040L
#define MC_HUB_RDREQ_STATUS__MCDU_RD_AVAIL_MASK__VI     0x00000080L
#define MC_HUB_RDREQ_STATUS__MCDV_RD_AVAIL_MASK__VI     0x00000100L
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR_MASK__SI__CI 0x00000800L
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR_MASK__VI     0x00008000L
#define MC_HUB_RDREQ_TLS__BLACKOUT_EXEMPT_MASK__VI      0x00000008L
#define MC_HUB_RDREQ_TLS__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_TLS__ENABLE_MASK__VI               0x00000001L
#define MC_HUB_RDREQ_TLS__LAZY_TIMER_MASK__VI           0x00007800L
#define MC_HUB_RDREQ_TLS__MAXBURST_MASK__VI             0x00000780L
#define MC_HUB_RDREQ_TLS__PRESCALE_MASK__VI             0x00000006L
#define MC_HUB_RDREQ_TLS__STALL_MODE_MASK__VI           0x00000030L
#define MC_HUB_RDREQ_TLS__STALL_OVERRIDE_MASK__VI       0x00000040L
#define MC_HUB_RDREQ_TLS__STALL_OVERRIDE_WTM_MASK__VI   0x00008000L
#define MC_HUB_RDREQ_UMC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_UMC__VM_BYPASS_MASK__VI            0x00010000L
#define MC_HUB_RDREQ_UVD__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE0__BLACKOUT_EXEMPT_MASK__VI     0x00000008L
#define MC_HUB_RDREQ_VCE0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE0__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_VCE0__LAZY_TIMER_MASK__VI          0x00007800L
#define MC_HUB_RDREQ_VCE0__MAXBURST_MASK__VI            0x00000780L
#define MC_HUB_RDREQ_VCE0__PRESCALE_MASK__VI            0x00000006L
#define MC_HUB_RDREQ_VCE0__STALL_MODE_MASK__VI          0x00000030L
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE_MASK__VI      0x00000040L
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE_WTM_MASK__VI  0x00008000L
#define MC_HUB_RDREQ_VCE0__VM_BYPASS_MASK__VI           0x00010000L
#define MC_HUB_RDREQ_VCE1__BLACKOUT_EXEMPT_MASK__VI     0x00000008L
#define MC_HUB_RDREQ_VCE1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE1__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_VCE1__LAZY_TIMER_MASK__VI          0x00007800L
#define MC_HUB_RDREQ_VCE1__MAXBURST_MASK__VI            0x00000780L
#define MC_HUB_RDREQ_VCE1__PRESCALE_MASK__VI            0x00000006L
#define MC_HUB_RDREQ_VCE1__STALL_MODE_MASK__VI          0x00000030L
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE_MASK__VI      0x00000040L
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE_WTM_MASK__VI  0x00008000L
#define MC_HUB_RDREQ_VCE1__VM_BYPASS_MASK__VI           0x00010000L
#define MC_HUB_RDREQ_VCEU0__BLACKOUT_EXEMPT_MASK__VI    0x00000008L
#define MC_HUB_RDREQ_VCEU0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCEU0__ENABLE_MASK__VI             0x00000001L
#define MC_HUB_RDREQ_VCEU0__LAZY_TIMER_MASK__VI         0x00007800L
#define MC_HUB_RDREQ_VCEU0__MAXBURST_MASK__VI           0x00000780L
#define MC_HUB_RDREQ_VCEU0__PRESCALE_MASK__VI           0x00000006L
#define MC_HUB_RDREQ_VCEU0__STALL_MODE_MASK__VI         0x00000030L
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE_MASK__VI     0x00000040L
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VCEU1__BLACKOUT_EXEMPT_MASK__VI    0x00000008L
#define MC_HUB_RDREQ_VCEU1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCEU1__ENABLE_MASK__VI             0x00000001L
#define MC_HUB_RDREQ_VCEU1__LAZY_TIMER_MASK__VI         0x00007800L
#define MC_HUB_RDREQ_VCEU1__MAXBURST_MASK__VI           0x00000780L
#define MC_HUB_RDREQ_VCEU1__PRESCALE_MASK__VI           0x00000006L
#define MC_HUB_RDREQ_VCEU1__STALL_MODE_MASK__VI         0x00000030L
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE_MASK__VI     0x00000040L
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VMC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VP8U__BLACKOUT_EXEMPT_MASK__VI     0x00000008L
#define MC_HUB_RDREQ_VP8U__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VP8U__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_RDREQ_VP8U__LAZY_TIMER_MASK__VI          0x00007800L
#define MC_HUB_RDREQ_VP8U__MAXBURST_MASK__VI            0x00000780L
#define MC_HUB_RDREQ_VP8U__PRESCALE_MASK__VI            0x00000006L
#define MC_HUB_RDREQ_VP8U__STALL_MODE_MASK__VI          0x00000030L
#define MC_HUB_RDREQ_VP8U__STALL_OVERRIDE_MASK__VI      0x00000040L
#define MC_HUB_RDREQ_VP8U__STALL_OVERRIDE_WTM_MASK__VI  0x00008000L
#define MC_HUB_RDREQ_VP8__BLACKOUT_EXEMPT_MASK__VI      0x00000008L
#define MC_HUB_RDREQ_VP8__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VP8__ENABLE_MASK__VI               0x00000001L
#define MC_HUB_RDREQ_VP8__LAZY_TIMER_MASK__VI           0x00007800L
#define MC_HUB_RDREQ_VP8__MAXBURST_MASK__VI             0x00000780L
#define MC_HUB_RDREQ_VP8__PRESCALE_MASK__VI             0x00000006L
#define MC_HUB_RDREQ_VP8__STALL_MODE_MASK__VI           0x00000030L
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE_MASK__VI       0x00000040L
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE_WTM_MASK__VI   0x00008000L
#define MC_HUB_RDREQ_XDMAM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_SHARED_DAGB_DLY__CLI_MASK__SI__CI        0x001f0000L
#define MC_HUB_SHARED_DAGB_DLY__CLI_MASK__VI            0x003f0000L
#define MC_HUB_WDP_ACPG__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ACPO__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_BP2__RDRET_MASK__VI                  0x0000ffffL
#define MC_HUB_WDP_BYPASS_GBL0__CID1_MASK__VI           0x000001feL
#define MC_HUB_WDP_BYPASS_GBL0__CID2_MASK__VI           0x0001fe00L
#define MC_HUB_WDP_BYPASS_GBL0__ENABLE_MASK__VI         0x00000001L
#define MC_HUB_WDP_BYPASS_GBL0__HDP_PRIORITY_TIME_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_BYPASS_GBL0__OTH_PRIORITY_TIME_MASK__VI 0x7f000000L
#define MC_HUB_WDP_BYPASS_GBL1__CID1_MASK__VI           0x000001feL
#define MC_HUB_WDP_BYPASS_GBL1__CID2_MASK__VI           0x0001fe00L
#define MC_HUB_WDP_BYPASS_GBL1__ENABLE_MASK__VI         0x00000001L
#define MC_HUB_WDP_BYPASS_GBL1__HDP_PRIORITY_TIME_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_BYPASS_GBL1__OTH_PRIORITY_TIME_MASK__VI 0x7f000000L
#define MC_HUB_WDP_CNTL__IH_PHYSADDR_ENABLE_MASK__VI    0x00800000L
#define MC_HUB_WDP_CNTL__UVD_VCE_WRITE_PRI_EN_MASK__VI  0x00200000L
#define MC_HUB_WDP_CNTL__WRITE_PRI_EN_MASK__VI          0x00400000L
#define MC_HUB_WDP_CREDITS2__STOR0_PRI_MASK__VI         0x000000ffL
#define MC_HUB_WDP_CREDITS2__STOR1_PRI_MASK__VI         0x0000ff00L
#define MC_HUB_WDP_CREDITS2__VM2_MASK__VI               0x00ff0000L
#define MC_HUB_WDP_CREDITS2__VM3_MASK__VI               0xff000000L
#define MC_HUB_WDP_CREDITS3__STOR0_URG_MASK__VI         0x000000ffL
#define MC_HUB_WDP_CREDITS3__STOR1_URG_MASK__VI         0x0000ff00L
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDS__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDS__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDT__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDT__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDU__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDU__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDV__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDV__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDW__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDW__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDX__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDX__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDY__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDY__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI_MASK__VI        0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDZ__WR_URG_MASK__VI        0x001fc000L
#define MC_HUB_WDP_CREDITS_MCDZ__WR_URG_STALL_THRESHOLD_MASK__VI 0x0fe00000L
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_PRI_MASK__VI   0x01fe0000L
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_URG_MASK__VI   0xfe000000L
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_PRI_MASK__VI   0x01fe0000L
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_URG_MASK__VI   0xfe000000L
#define MC_HUB_WDP_HDP__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_HDP__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_IH__BYPASS_AVAIL_OVERRIDE_MASK__VI   0x00010000L
#define MC_HUB_WDP_IH__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_CCPU__BLACKOUT_EXEMPT_MASK__VI   0x00000008L
#define MC_HUB_WDP_ISP_CCPU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_CCPU__ENABLE_MASK__VI            0x00000001L
#define MC_HUB_WDP_ISP_CCPU__LAZY_TIMER_MASK__VI        0x00007800L
#define MC_HUB_WDP_ISP_CCPU__MAXBURST_MASK__VI          0x00000780L
#define MC_HUB_WDP_ISP_CCPU__PRESCALE_MASK__VI          0x00000006L
#define MC_HUB_WDP_ISP_CCPU__PRIORITY_DISABLE_MASK__VI  0x00020000L
#define MC_HUB_WDP_ISP_CCPU__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_CCPU__STALL_MODE_MASK__VI        0x00000030L
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE_MASK__VI    0x00000040L
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_CCPU__STALL_THRESHOLD_MASK__VI   0x01f80000L
#define MC_HUB_WDP_ISP_CCPU__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_MPM__BLACKOUT_EXEMPT_MASK__VI    0x00000008L
#define MC_HUB_WDP_ISP_MPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_MPM__ENABLE_MASK__VI             0x00000001L
#define MC_HUB_WDP_ISP_MPM__LAZY_TIMER_MASK__VI         0x00007800L
#define MC_HUB_WDP_ISP_MPM__MAXBURST_MASK__VI           0x00000780L
#define MC_HUB_WDP_ISP_MPM__PRESCALE_MASK__VI           0x00000006L
#define MC_HUB_WDP_ISP_MPM__PRIORITY_DISABLE_MASK__VI   0x00020000L
#define MC_HUB_WDP_ISP_MPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_MPM__STALL_MODE_MASK__VI         0x00000030L
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE_MASK__VI     0x00000040L
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_MPM__STALL_THRESHOLD_MASK__VI    0x01f80000L
#define MC_HUB_WDP_ISP_MPM__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_MPS__BLACKOUT_EXEMPT_MASK__VI    0x00000008L
#define MC_HUB_WDP_ISP_MPS__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_MPS__ENABLE_MASK__VI             0x00000001L
#define MC_HUB_WDP_ISP_MPS__LAZY_TIMER_MASK__VI         0x00007800L
#define MC_HUB_WDP_ISP_MPS__MAXBURST_MASK__VI           0x00000780L
#define MC_HUB_WDP_ISP_MPS__PRESCALE_MASK__VI           0x00000006L
#define MC_HUB_WDP_ISP_MPS__PRIORITY_DISABLE_MASK__VI   0x00020000L
#define MC_HUB_WDP_ISP_MPS__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_MPS__STALL_MODE_MASK__VI         0x00000030L
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE_MASK__VI     0x00000040L
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_MPS__STALL_THRESHOLD_MASK__VI    0x01f80000L
#define MC_HUB_WDP_ISP_MPS__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_SPM__BLACKOUT_EXEMPT_MASK__VI    0x00000008L
#define MC_HUB_WDP_ISP_SPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_SPM__ENABLE_MASK__VI             0x00000001L
#define MC_HUB_WDP_ISP_SPM__LAZY_TIMER_MASK__VI         0x00007800L
#define MC_HUB_WDP_ISP_SPM__MAXBURST_MASK__VI           0x00000780L
#define MC_HUB_WDP_ISP_SPM__PRESCALE_MASK__VI           0x00000006L
#define MC_HUB_WDP_ISP_SPM__PRIORITY_DISABLE_MASK__VI   0x00020000L
#define MC_HUB_WDP_ISP_SPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_SPM__STALL_MODE_MASK__VI         0x00000030L
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE_MASK__VI     0x00000040L
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_SPM__STALL_THRESHOLD_MASK__VI    0x01f80000L
#define MC_HUB_WDP_ISP_SPM__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_MCDS__ASK_CREDITS_MASK__VI           0x00001f80L
#define MC_HUB_WDP_MCDS__ASK_CREDITS_W_MASK__VI         0x7f000000L
#define MC_HUB_WDP_MCDS__BLACKOUT_EXEMPT_MASK__VI       0x00000002L
#define MC_HUB_WDP_MCDS__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_MCDS__LAZY_TIMER_MASK__VI            0x0001e000L
#define MC_HUB_WDP_MCDS__MAXBURST_MASK__VI              0x00000078L
#define MC_HUB_WDP_MCDS__STALL_MODE_MASK__VI            0x00000004L
#define MC_HUB_WDP_MCDS__STALL_THRESHOLD_MASK__VI       0x00fe0000L
#define MC_HUB_WDP_MCDT__ASK_CREDITS_MASK__VI           0x00001f80L
#define MC_HUB_WDP_MCDT__ASK_CREDITS_W_MASK__VI         0x7f000000L
#define MC_HUB_WDP_MCDT__BLACKOUT_EXEMPT_MASK__VI       0x00000002L
#define MC_HUB_WDP_MCDT__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_MCDT__LAZY_TIMER_MASK__VI            0x0001e000L
#define MC_HUB_WDP_MCDT__MAXBURST_MASK__VI              0x00000078L
#define MC_HUB_WDP_MCDT__STALL_MODE_MASK__VI            0x00000004L
#define MC_HUB_WDP_MCDT__STALL_THRESHOLD_MASK__VI       0x00fe0000L
#define MC_HUB_WDP_MCDU__ASK_CREDITS_MASK__VI           0x00001f80L
#define MC_HUB_WDP_MCDU__ASK_CREDITS_W_MASK__VI         0x7f000000L
#define MC_HUB_WDP_MCDU__BLACKOUT_EXEMPT_MASK__VI       0x00000002L
#define MC_HUB_WDP_MCDU__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_MCDU__LAZY_TIMER_MASK__VI            0x0001e000L
#define MC_HUB_WDP_MCDU__MAXBURST_MASK__VI              0x00000078L
#define MC_HUB_WDP_MCDU__STALL_MODE_MASK__VI            0x00000004L
#define MC_HUB_WDP_MCDU__STALL_THRESHOLD_MASK__VI       0x00fe0000L
#define MC_HUB_WDP_MCDV__ASK_CREDITS_MASK__VI           0x00001f80L
#define MC_HUB_WDP_MCDV__ASK_CREDITS_W_MASK__VI         0x7f000000L
#define MC_HUB_WDP_MCDV__BLACKOUT_EXEMPT_MASK__VI       0x00000002L
#define MC_HUB_WDP_MCDV__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_MCDV__LAZY_TIMER_MASK__VI            0x0001e000L
#define MC_HUB_WDP_MCDV__MAXBURST_MASK__VI              0x00000078L
#define MC_HUB_WDP_MCDV__STALL_MODE_MASK__VI            0x00000004L
#define MC_HUB_WDP_MCDV__STALL_THRESHOLD_MASK__VI       0x00fe0000L
#define MC_HUB_WDP_MCIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_MCIF__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_RLC__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_RLC__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SAMMSP__BLACKOUT_EXEMPT_MASK__VI     0x00000008L
#define MC_HUB_WDP_SAMMSP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SAMMSP__ENABLE_MASK__VI              0x00000001L
#define MC_HUB_WDP_SAMMSP__LAZY_TIMER_MASK__VI          0x00007800L
#define MC_HUB_WDP_SAMMSP__MAXBURST_MASK__VI            0x00000780L
#define MC_HUB_WDP_SAMMSP__PRESCALE_MASK__VI            0x00000006L
#define MC_HUB_WDP_SAMMSP__STALL_MODE_MASK__VI          0x00000030L
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE_MASK__VI      0x00000040L
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE_WTM_MASK__VI  0x00008000L
#define MC_HUB_WDP_SAMMSP__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SDMA0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SDMA0__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SDMA1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SDMA1__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SEM__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SEM__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SH0__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SH0__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SH1__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SH1__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SH2__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SH2__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SH3__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SH3__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_SMU__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_SMU__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL_MASK__SI__CI 0x00000080L
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL_MASK__VI 0x00080000L
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL_MASK__SI__CI  0x00000040L
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL_MASK__VI      0x00040000L
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL_MASK__SI__CI    0x00000020L
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL_MASK__VI        0x00020000L
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL_MASK__SI__CI 0x00000400L
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL_MASK__VI 0x00400000L
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL_MASK__SI__CI  0x00000200L
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL_MASK__VI      0x00200000L
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL_MASK__SI__CI    0x00000100L
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL_MASK__VI        0x00100000L
#define MC_HUB_WDP_STATUS__MCDS_RD_AVAIL_MASK__VI       0x00000020L
#define MC_HUB_WDP_STATUS__MCDS_WR_AVAIL_MASK__VI       0x00002000L
#define MC_HUB_WDP_STATUS__MCDT_RD_AVAIL_MASK__VI       0x00000040L
#define MC_HUB_WDP_STATUS__MCDT_WR_AVAIL_MASK__VI       0x00004000L
#define MC_HUB_WDP_STATUS__MCDU_RD_AVAIL_MASK__VI       0x00000080L
#define MC_HUB_WDP_STATUS__MCDU_WR_AVAIL_MASK__VI       0x00008000L
#define MC_HUB_WDP_STATUS__MCDV_RD_AVAIL_MASK__VI       0x00000100L
#define MC_HUB_WDP_STATUS__MCDV_WR_AVAIL_MASK__VI       0x00010000L
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL_MASK__VI       0x00000200L
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL_MASK__VI       0x00000400L
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL_MASK__VI       0x00000800L
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL_MASK__VI       0x00001000L
#define MC_HUB_WDP_UMC__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_UMC__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_UVD__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00020000L
#define MC_HUB_WDP_UVD__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00040000L
#define MC_HUB_WDP_VCE0__BLACKOUT_EXEMPT_MASK__VI       0x00000008L
#define MC_HUB_WDP_VCE0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCE0__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_VCE0__LAZY_TIMER_MASK__VI            0x00007800L
#define MC_HUB_WDP_VCE0__MAXBURST_MASK__VI              0x00000780L
#define MC_HUB_WDP_VCE0__PRESCALE_MASK__VI              0x00000006L
#define MC_HUB_WDP_VCE0__STALL_MODE_MASK__VI            0x00000030L
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE_MASK__VI        0x00000040L
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE_WTM_MASK__VI    0x00008000L
#define MC_HUB_WDP_VCE0__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00040000L
#define MC_HUB_WDP_VCE0__VM_BYPASS_MASK__VI             0x00010000L
#define MC_HUB_WDP_VCE1__BLACKOUT_EXEMPT_MASK__VI       0x00000008L
#define MC_HUB_WDP_VCE1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCE1__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_VCE1__LAZY_TIMER_MASK__VI            0x00007800L
#define MC_HUB_WDP_VCE1__MAXBURST_MASK__VI              0x00000780L
#define MC_HUB_WDP_VCE1__PRESCALE_MASK__VI              0x00000006L
#define MC_HUB_WDP_VCE1__STALL_MODE_MASK__VI            0x00000030L
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE_MASK__VI        0x00000040L
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE_WTM_MASK__VI    0x00008000L
#define MC_HUB_WDP_VCE1__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00040000L
#define MC_HUB_WDP_VCE1__VM_BYPASS_MASK__VI             0x00010000L
#define MC_HUB_WDP_VCEU0__BLACKOUT_EXEMPT_MASK__VI      0x00000008L
#define MC_HUB_WDP_VCEU0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCEU0__ENABLE_MASK__VI               0x00000001L
#define MC_HUB_WDP_VCEU0__LAZY_TIMER_MASK__VI           0x00007800L
#define MC_HUB_WDP_VCEU0__MAXBURST_MASK__VI             0x00000780L
#define MC_HUB_WDP_VCEU0__PRESCALE_MASK__VI             0x00000006L
#define MC_HUB_WDP_VCEU0__STALL_MODE_MASK__VI           0x00000030L
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE_MASK__VI       0x00000040L
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE_WTM_MASK__VI   0x00008000L
#define MC_HUB_WDP_VCEU0__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCEU1__BLACKOUT_EXEMPT_MASK__VI      0x00000008L
#define MC_HUB_WDP_VCEU1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCEU1__ENABLE_MASK__VI               0x00000001L
#define MC_HUB_WDP_VCEU1__LAZY_TIMER_MASK__VI           0x00007800L
#define MC_HUB_WDP_VCEU1__MAXBURST_MASK__VI             0x00000780L
#define MC_HUB_WDP_VCEU1__PRESCALE_MASK__VI             0x00000006L
#define MC_HUB_WDP_VCEU1__STALL_MODE_MASK__VI           0x00000030L
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE_MASK__VI       0x00000040L
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE_WTM_MASK__VI   0x00008000L
#define MC_HUB_WDP_VCEU1__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VIN0__BLACKOUT_EXEMPT_MASK__VI       0x00000008L
#define MC_HUB_WDP_VIN0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VIN0__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_VIN0__LAZY_TIMER_MASK__VI            0x00007800L
#define MC_HUB_WDP_VIN0__MAXBURST_MASK__VI              0x00000780L
#define MC_HUB_WDP_VIN0__PRESCALE_MASK__VI              0x00000006L
#define MC_HUB_WDP_VIN0__STALL_MODE_MASK__VI            0x00000030L
#define MC_HUB_WDP_VIN0__STALL_OVERRIDE_MASK__VI        0x00000040L
#define MC_HUB_WDP_VIN0__STALL_OVERRIDE_WTM_MASK__VI    0x00008000L
#define MC_HUB_WDP_VIN0__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VP8U__BLACKOUT_EXEMPT_MASK__VI       0x00000008L
#define MC_HUB_WDP_VP8U__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VP8U__ENABLE_MASK__VI                0x00000001L
#define MC_HUB_WDP_VP8U__LAZY_TIMER_MASK__VI            0x00007800L
#define MC_HUB_WDP_VP8U__MAXBURST_MASK__VI              0x00000780L
#define MC_HUB_WDP_VP8U__PRESCALE_MASK__VI              0x00000006L
#define MC_HUB_WDP_VP8U__STALL_MODE_MASK__VI            0x00000030L
#define MC_HUB_WDP_VP8U__STALL_OVERRIDE_MASK__VI        0x00000040L
#define MC_HUB_WDP_VP8U__STALL_OVERRIDE_WTM_MASK__VI    0x00008000L
#define MC_HUB_WDP_VP8U__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VP8__BLACKOUT_EXEMPT_MASK__VI        0x00000008L
#define MC_HUB_WDP_VP8__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_VP8__ENABLE_MASK__VI                 0x00000001L
#define MC_HUB_WDP_VP8__LAZY_TIMER_MASK__VI             0x00007800L
#define MC_HUB_WDP_VP8__MAXBURST_MASK__VI               0x00000780L
#define MC_HUB_WDP_VP8__PRESCALE_MASK__VI               0x00000006L
#define MC_HUB_WDP_VP8__STALL_MODE_MASK__VI             0x00000030L
#define MC_HUB_WDP_VP8__STALL_OVERRIDE_MASK__VI         0x00000040L
#define MC_HUB_WDP_VP8__STALL_OVERRIDE_WTM_MASK__VI     0x00008000L
#define MC_HUB_WDP_VP8__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_XDMAM__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_XDMA__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_XDP__BYPASS_AVAIL_OVERRIDE_MASK__VI  0x00010000L
#define MC_HUB_WDP_XDP__URG_BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WRRET_MCDS__CREDIT_COUNT_MASK__VI        0x000000feL
#define MC_HUB_WRRET_MCDS__STALL_MODE_MASK__VI          0x00000001L
#define MC_HUB_WRRET_MCDT__CREDIT_COUNT_MASK__VI        0x000000feL
#define MC_HUB_WRRET_MCDT__STALL_MODE_MASK__VI          0x00000001L
#define MC_HUB_WRRET_MCDU__CREDIT_COUNT_MASK__VI        0x000000feL
#define MC_HUB_WRRET_MCDU__STALL_MODE_MASK__VI          0x00000001L
#define MC_HUB_WRRET_MCDV__CREDIT_COUNT_MASK__VI        0x000000feL
#define MC_HUB_WRRET_MCDV__STALL_MODE_MASK__VI          0x00000001L
#define MC_HUB_WRRET_STATUS__MCDS_AVAIL_MASK__VI        0x00000010L
#define MC_HUB_WRRET_STATUS__MCDT_AVAIL_MASK__VI        0x00000020L
#define MC_HUB_WRRET_STATUS__MCDU_AVAIL_MASK__VI        0x00000040L
#define MC_HUB_WRRET_STATUS__MCDV_AVAIL_MASK__VI        0x00000080L
#define MC_PMG_CFG__EARLY_ACK_ACPI_MASK__SI__CI         0x00400000L
#define MC_PMG_CFG__EARLY_ACK_ACPI_MASK__VI             0x01000000L
#define MC_PMG_CFG__WRITE_DURING_DLOCK_MASK__SI__CI     0x00100000L
#define MC_PMG_CFG__WRITE_DURING_DLOCK_MASK__VI         0x00040000L
#define MC_PMG_CMD_EMRS__END_MASK__SI__CI               0x00100000L
#define MC_PMG_CMD_EMRS__END_MASK__VI                   0x01000000L
#define MC_PMG_CMD_EMRS__MOP_MASK__SI__CI               0x00070000L
#define MC_PMG_CMD_EMRS__MOP_MASK__VI                   0x00f00000L
#define MC_PMG_CMD_MRS1__END_MASK__SI__CI               0x00100000L
#define MC_PMG_CMD_MRS1__END_MASK__VI                   0x01000000L
#define MC_PMG_CMD_MRS1__MOP_MASK__SI__CI               0x00070000L
#define MC_PMG_CMD_MRS1__MOP_MASK__VI                   0x00f00000L
#define MC_PMG_CMD_MRS2__END_MASK__SI__CI               0x00100000L
#define MC_PMG_CMD_MRS2__END_MASK__VI                   0x01000000L
#define MC_PMG_CMD_MRS2__MOP_MASK__SI__CI               0x00070000L
#define MC_PMG_CMD_MRS2__MOP_MASK__VI                   0x00f00000L
#define MC_PMG_CMD_MRS__END_MASK__SI__CI                0x00100000L
#define MC_PMG_CMD_MRS__END_MASK__VI                    0x01000000L
#define MC_PMG_CMD_MRS__MOP_MASK__SI__CI                0x00070000L
#define MC_PMG_CMD_MRS__MOP_MASK__VI                    0x00f00000L
#define MC_RD_GRP_GFX__ISP_MASK__VI                     0x00f00000L
#define MC_RD_GRP_GFX__TLS_MASK__VI                     0x00000f00L
#define MC_RD_GRP_GFX__VP8_MASK__VI                     0x0f000000L
#define MC_RD_GRP_GFX__XDMAM_MASK__VI                   0xf0000000L
#define MC_RD_GRP_OTH__SAMMSP_MASK__VI                  0xf0000000L
#define MC_RD_GRP_SYS__VCE0_MASK__VI                    0x0f000000L
#define MC_RD_GRP_SYS__VCE1_MASK__VI                    0xf0000000L
#define MC_RPB_TCI_CNTL2__TCI_EXE_MASK__VI              0x00000040L
#define MC_RPB_TCI_CNTL2__TCI_MTYPE_MASK__VI            0x00000006L
#define MC_RPB_TCI_CNTL2__TCI_PERF_CNTR_EN_MASK__VI     0x00000020L
#define MC_RPB_TCI_CNTL2__TCI_PHYSICAL_MASK__VI         0x00000010L
#define MC_RPB_TCI_CNTL2__TCI_POLICY_MASK__VI           0x00000001L
#define MC_RPB_TCI_CNTL2__TCI_SNOOP_MASK__VI            0x00000008L
#define MC_RPB_TCI_CNTL__TCI_ENABLE_MASK__VI            0x00000001L
#define MC_RPB_TCI_CNTL__TCI_MAX_READS_MASK__VI         0xff000000L
#define MC_RPB_TCI_CNTL__TCI_MAX_WRITES_MASK__VI        0x00ff0000L
#define MC_RPB_TCI_CNTL__TCI_POLICY_MASK__VI            0x00000006L
#define MC_RPB_TCI_CNTL__TCI_REQ_CREDITS_MASK__VI       0x0000ff00L
#define MC_RPB_TCI_CNTL__TCI_VMID_MASK__VI              0x000000f0L
#define MC_RPB_TCI_CNTL__TCI_VOL_MASK__VI               0x00000008L
#define MC_SEQ_CAS_TIMING_LP__TCL_MASK__SI__CI          0x1f000000L
#define MC_SEQ_CAS_TIMING_LP__TCL_MASK__VI              0x03e00000L
#define MC_SEQ_CAS_TIMING__TCL_MASK__SI__CI             0x1f000000L
#define MC_SEQ_CAS_TIMING__TCL_MASK__VI                 0x03e00000L
#define MC_SEQ_CMD__CHAN0_MASK__SI__CI                  0x01000000L
#define MC_SEQ_CMD__CHAN0_MASK__VI                      0x10000000L
#define MC_SEQ_CMD__CHAN1_MASK__SI__CI                  0x02000000L
#define MC_SEQ_CMD__CHAN1_MASK__VI                      0x20000000L
#define MC_SEQ_CMD__END_MASK__SI__CI                    0x00100000L
#define MC_SEQ_CMD__END_MASK__VI                        0x01000000L
#define MC_SEQ_CMD__MOP_MASK__SI__CI                    0x000f0000L
#define MC_SEQ_CMD__MOP_MASK__VI                        0x00f00000L
#define MC_SEQ_CNTL__ARB_REQCMD_WMK_MASK__SI__CI        0x00f00000L
#define MC_SEQ_CNTL__ARB_REQCMD_WMK_MASK__VI            0x0000f000L
#define MC_SEQ_CNTL__ARB_REQDAT_WMK_MASK__SI__CI        0x0f000000L
#define MC_SEQ_CNTL__ARB_REQDAT_WMK_MASK__VI            0x000f0000L
#define MC_SEQ_CNTL__ARB_RTDAT_WMK_MASK__SI__CI         0xf0000000L
#define MC_SEQ_CNTL__ARB_RTDAT_WMK_MASK__VI             0x03f00000L
#define MC_SEQ_CNTL__BANKGROUP_ENB_MASK__SI__CI         0x00040000L
#define MC_SEQ_CNTL__BANKGROUP_ENB_MASK__VI             0x00000200L
#define MC_SEQ_CNTL__BANKGROUP_SIZE_MASK__SI__CI        0x00020000L
#define MC_SEQ_CNTL__BANKGROUP_SIZE_MASK__VI            0x00000100L
#define MC_SEQ_CNTL__CHANNEL_DISABLE_MASK__SI__CI       0x00000300L
#define MC_SEQ_CNTL__CHANNEL_DISABLE_MASK__VI           0x0000000fL
#define MC_SEQ_CNTL__MSKOFF_DAT_TH_MASK__SI__CI         0x00008000L
#define MC_SEQ_CNTL__MSKOFF_DAT_TH_MASK__VI             0x00000800L
#define MC_SEQ_CNTL__MSKOFF_DAT_TL_MASK__SI__CI         0x00004000L
#define MC_SEQ_CNTL__MSKOFF_DAT_TL_MASK__VI             0x00000400L
#define MC_SEQ_CNTL__RET_HOLD_EOP_MASK__SI__CI          0x00010000L
#define MC_SEQ_CNTL__RET_HOLD_EOP_MASK__VI              0x00000080L
#define MC_SEQ_CNTL__RTR_OVERRIDE_MASK__SI__CI          0x00080000L
#define MC_SEQ_CNTL__RTR_OVERRIDE_MASK__VI              0x80000000L
#define MC_SEQ_DRAM_2__DLL_EST_MASK__SI__CI             0x00001000L
#define MC_SEQ_DRAM_2__DLL_EST_MASK__VI                 0x00004000L
#define MC_SEQ_DRAM_2__PCH_BNK_MASK__SI__CI             0x01000000L
#define MC_SEQ_DRAM_2__PCH_BNK_MASK__VI                 0x00000004L
#define MC_SEQ_DRAM_2__RDAT_EDC_MASK__SI__CI            0x00000040L
#define MC_SEQ_DRAM_2__RDAT_EDC_MASK__VI                0x00000200L
#define MC_SEQ_DRAM_2__WDAT_EDC_MASK__SI__CI            0x00000020L
#define MC_SEQ_DRAM_2__WDAT_EDC_MASK__VI                0x00000100L
#define MC_SEQ_DRAM__CKE_ACT_MASK__SI__CI               0x00002000L
#define MC_SEQ_DRAM__CKE_ACT_MASK__VI                   0x00000020L
#define MC_SEQ_DRAM__CKE_DYN_MASK__SI__CI               0x00001000L
#define MC_SEQ_DRAM__CKE_DYN_MASK__VI                   0x00000010L
#define MC_SEQ_DRAM__DAT_INV_MASK__SI__CI               0x01000000L
#define MC_SEQ_DRAM__DAT_INV_MASK__VI                   0x00000040L
#define MC_SEQ_DRAM__DQM_ACT_MASK__SI__CI               0x00000080L
#define MC_SEQ_DRAM__DQM_ACT_MASK__VI                   0x00001000L
#define MC_SEQ_DRAM__INV_ACM_MASK__SI__CI               0x02000000L
#define MC_SEQ_DRAM__INV_ACM_MASK__VI                   0x00000080L
#define MC_SEQ_DRAM__RST_CTL_MASK__SI__CI               0x10000000L
#define MC_SEQ_DRAM__RST_CTL_MASK__VI                   0x00000100L
#define MC_SEQ_DRAM__STB_CNT_MASK__SI__CI               0x00000f00L
#define MC_SEQ_DRAM__STB_CNT_MASK__VI                   0x0000000fL
#define MC_SEQ_MISC_TIMING2_LP__FAW_MASK__SI__CI        0x00001f00L
#define MC_SEQ_MISC_TIMING2_LP__FAW_MASK__VI            0x000007c0L
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA_MASK__SI__CI   0x00000070L
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA_MASK__VI       0x00000038L
#define MC_SEQ_MISC_TIMING2_LP__TWDATATR_MASK__SI__CI   0xf0000000L
#define MC_SEQ_MISC_TIMING2_LP__TWDATATR_MASK__VI       0x01e00000L
#define MC_SEQ_MISC_TIMING2__FAW_MASK__SI__CI           0x00001f00L
#define MC_SEQ_MISC_TIMING2__FAW_MASK__VI               0x000007c0L
#define MC_SEQ_MISC_TIMING2__PA2WDATA_MASK__SI__CI      0x00000070L
#define MC_SEQ_MISC_TIMING2__PA2WDATA_MASK__VI          0x00000038L
#define MC_SEQ_MISC_TIMING2__T32AW_MASK__SI__CI         0x01e00000L
#define MC_SEQ_MISC_TIMING2__T32AW_MASK__VI             0x001e0000L
#define MC_SEQ_MISC_TIMING2__TWDATATR_MASK__SI__CI      0xf0000000L
#define MC_SEQ_MISC_TIMING2__TWDATATR_MASK__VI          0x01e00000L
#define MC_SEQ_MISC_TIMING_LP__TRFC_MASK__SI__CI        0x1ff00000L
#define MC_SEQ_MISC_TIMING_LP__TRFC_MASK__VI            0x00fe0000L
#define MC_SEQ_MISC_TIMING_LP__TRP_MASK__SI__CI         0x000f8000L
#define MC_SEQ_MISC_TIMING_LP__TRP_MASK__VI             0x0001f000L
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA_MASK__SI__CI     0x00003f00L
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA_MASK__VI         0x00000fc0L
#define MC_SEQ_MISC_TIMING__TRFC_MASK__SI__CI           0x1ff00000L
#define MC_SEQ_MISC_TIMING__TRFC_MASK__VI               0x00fe0000L
#define MC_SEQ_MISC_TIMING__TRP_MASK__SI__CI            0x000f8000L
#define MC_SEQ_MISC_TIMING__TRP_MASK__VI                0x0001f000L
#define MC_SEQ_MISC_TIMING__TRP_RDA_MASK__SI__CI        0x00003f00L
#define MC_SEQ_MISC_TIMING__TRP_RDA_MASK__VI            0x00000fc0L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_MASK__SI__CI     0x001c0000L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_MASK__VI         0x00380000L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_SS_MASK__VI      0x3fc00000L
#define MC_SEQ_PMG_TIMING_LP__TCKE_MASK__SI__CI         0x0003f000L
#define MC_SEQ_PMG_TIMING_LP__TCKE_MASK__VI             0x0007f800L
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MASK__SI__CI   0x00000f00L
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MASK__VI       0x000007c0L
#define MC_SEQ_PMG_TIMING_LP__TCKSRX_MASK__SI__CI       0x00000070L
#define MC_SEQ_PMG_TIMING_LP__TCKSRX_MASK__VI           0x00000038L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_MASK__SI__CI        0x001c0000L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_MASK__VI            0x00380000L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_SS_MASK__VI         0x3fc00000L
#define MC_SEQ_PMG_TIMING__TCKE_MASK__SI__CI            0x0003f000L
#define MC_SEQ_PMG_TIMING__TCKE_MASK__VI                0x0007f800L
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MASK__SI__CI      0x00000f00L
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MASK__VI          0x000007c0L
#define MC_SEQ_PMG_TIMING__TCKSRX_MASK__SI__CI          0x00000070L
#define MC_SEQ_PMG_TIMING__TCKSRX_MASK__VI              0x00000038L
#define MC_SEQ_RD_CTL_D0_LP__RBS_DLY_MASK__SI__CI       0x01f00000L
#define MC_SEQ_RD_CTL_D0_LP__RBS_DLY_MASK__VI           0x001f0000L
#define MC_SEQ_RD_CTL_D0_LP__RST_HLD_MASK__SI__CI       0x0000f000L
#define MC_SEQ_RD_CTL_D0_LP__RST_HLD_MASK__VI           0x00003c00L
#define MC_SEQ_RD_CTL_D0__RBS_DLY_MASK__SI__CI          0x01f00000L
#define MC_SEQ_RD_CTL_D0__RBS_DLY_MASK__VI              0x001f0000L
#define MC_SEQ_RD_CTL_D0__RST_HLD_MASK__SI__CI          0x0000f000L
#define MC_SEQ_RD_CTL_D0__RST_HLD_MASK__VI              0x00003c00L
#define MC_SEQ_RD_CTL_D1_LP__RBS_DLY_MASK__SI__CI       0x01f00000L
#define MC_SEQ_RD_CTL_D1_LP__RBS_DLY_MASK__VI           0x001f0000L
#define MC_SEQ_RD_CTL_D1_LP__RST_HLD_MASK__SI__CI       0x0000f000L
#define MC_SEQ_RD_CTL_D1_LP__RST_HLD_MASK__VI           0x00003c00L
#define MC_SEQ_RD_CTL_D1__RBS_DLY_MASK__SI__CI          0x01f00000L
#define MC_SEQ_RD_CTL_D1__RBS_DLY_MASK__VI              0x001f0000L
#define MC_SEQ_RD_CTL_D1__RST_HLD_MASK__SI__CI          0x0000f000L
#define MC_SEQ_RD_CTL_D1__RST_HLD_MASK__VI              0x00003c00L
#define MC_SEQ_STATUS_M__CMD_RDY_D0_MASK__SI__CI        0x00000004L
#define MC_SEQ_STATUS_M__CMD_RDY_D0_MASK__VI            0x00000010L
#define MC_SEQ_STATUS_M__CMD_RDY_D1_MASK__SI__CI        0x00000008L
#define MC_SEQ_STATUS_M__CMD_RDY_D1_MASK__VI            0x00000020L
#define MC_SEQ_STATUS_M__SEQ0_BUSY_MASK__SI__CI         0x00004000L
#define MC_SEQ_STATUS_M__SEQ0_BUSY_MASK__VI             0x00010000L
#define MC_SEQ_STATUS_M__SEQ1_BUSY_MASK__SI__CI         0x00008000L
#define MC_SEQ_STATUS_M__SEQ1_BUSY_MASK__VI             0x00020000L
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM_MASK__SI__CI        0xff800000L
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM_MASK__VI            0xff000000L
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP_MASK__VI  0x00000001L
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP_MASK__VI  0x00000002L
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP_MASK__VI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP_MASK__VI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP_MASK__VI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP_MASK__VI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY_MASK__VI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0_MASK__VI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1_MASK__SI__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1_MASK__VI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0_MASK__VI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1_MASK__SI__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1_MASK__VI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP_MASK__SI__CI 0x10000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP_MASK__VI    0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK__SI__CI 0x40000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK__VI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK__SI__CI 0x80000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK__VI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP_MASK__VI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP_MASK__VI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP_MASK__VI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP_MASK__VI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP_MASK__VI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP_MASK__VI 0x00000100L
#define MC_SEQ_WR_CTL_D0_LP__ADR_DLY_MASK__SI__CI       0x20000000L
#define MC_SEQ_WR_CTL_D0_LP__ADR_DLY_MASK__VI           0x00800000L
#define MC_SEQ_WR_CTL_D0_LP__CMD_DLY_MASK__SI__CI       0x40000000L
#define MC_SEQ_WR_CTL_D0_LP__CMD_DLY_MASK__VI           0x00400000L
#define MC_SEQ_WR_CTL_D0_LP__DAT_DLY_MASK__SI__CI       0x0000000fL
#define MC_SEQ_WR_CTL_D0_LP__DAT_DLY_MASK__VI           0x0000001fL
#define MC_SEQ_WR_CTL_D0_LP__DQS_DLY_MASK__SI__CI       0x000000f0L
#define MC_SEQ_WR_CTL_D0_LP__DQS_DLY_MASK__VI           0x000003e0L
#define MC_SEQ_WR_CTL_D0_LP__DQS_XTR_MASK__SI__CI       0x00000100L
#define MC_SEQ_WR_CTL_D0_LP__DQS_XTR_MASK__VI           0x00000400L
#define MC_SEQ_WR_CTL_D0_LP__OEN_DLY_MASK__SI__CI       0x0000f000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_DLY_MASK__VI           0x0000f800L
#define MC_SEQ_WR_CTL_D0__ADR_DLY_MASK__SI__CI          0x20000000L
#define MC_SEQ_WR_CTL_D0__ADR_DLY_MASK__VI              0x00800000L
#define MC_SEQ_WR_CTL_D0__CMD_DLY_MASK__SI__CI          0x40000000L
#define MC_SEQ_WR_CTL_D0__CMD_DLY_MASK__VI              0x00400000L
#define MC_SEQ_WR_CTL_D0__DAT_DLY_MASK__SI__CI          0x0000000fL
#define MC_SEQ_WR_CTL_D0__DAT_DLY_MASK__VI              0x0000001fL
#define MC_SEQ_WR_CTL_D0__DQS_DLY_MASK__SI__CI          0x000000f0L
#define MC_SEQ_WR_CTL_D0__DQS_DLY_MASK__VI              0x000003e0L
#define MC_SEQ_WR_CTL_D0__DQS_XTR_MASK__SI__CI          0x00000100L
#define MC_SEQ_WR_CTL_D0__DQS_XTR_MASK__VI              0x00000400L
#define MC_SEQ_WR_CTL_D0__OEN_DLY_MASK__SI__CI          0x0000f000L
#define MC_SEQ_WR_CTL_D0__OEN_DLY_MASK__VI              0x0000f800L
#define MC_SEQ_WR_CTL_D1_LP__ADR_DLY_MASK__SI__CI       0x20000000L
#define MC_SEQ_WR_CTL_D1_LP__ADR_DLY_MASK__VI           0x00800000L
#define MC_SEQ_WR_CTL_D1_LP__CMD_DLY_MASK__SI__CI       0x40000000L
#define MC_SEQ_WR_CTL_D1_LP__CMD_DLY_MASK__VI           0x00400000L
#define MC_SEQ_WR_CTL_D1_LP__DAT_DLY_MASK__SI__CI       0x0000000fL
#define MC_SEQ_WR_CTL_D1_LP__DAT_DLY_MASK__VI           0x0000001fL
#define MC_SEQ_WR_CTL_D1_LP__DQS_DLY_MASK__SI__CI       0x000000f0L
#define MC_SEQ_WR_CTL_D1_LP__DQS_DLY_MASK__VI           0x000003e0L
#define MC_SEQ_WR_CTL_D1_LP__DQS_XTR_MASK__SI__CI       0x00000100L
#define MC_SEQ_WR_CTL_D1_LP__DQS_XTR_MASK__VI           0x00000400L
#define MC_SEQ_WR_CTL_D1_LP__OEN_DLY_MASK__SI__CI       0x0000f000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_DLY_MASK__VI           0x0000f800L
#define MC_SEQ_WR_CTL_D1__ADR_DLY_MASK__SI__CI          0x20000000L
#define MC_SEQ_WR_CTL_D1__ADR_DLY_MASK__VI              0x00800000L
#define MC_SEQ_WR_CTL_D1__CMD_DLY_MASK__SI__CI          0x40000000L
#define MC_SEQ_WR_CTL_D1__CMD_DLY_MASK__VI              0x00400000L
#define MC_SEQ_WR_CTL_D1__DAT_DLY_MASK__SI__CI          0x0000000fL
#define MC_SEQ_WR_CTL_D1__DAT_DLY_MASK__VI              0x0000001fL
#define MC_SEQ_WR_CTL_D1__DQS_DLY_MASK__SI__CI          0x000000f0L
#define MC_SEQ_WR_CTL_D1__DQS_DLY_MASK__VI              0x000003e0L
#define MC_SEQ_WR_CTL_D1__DQS_XTR_MASK__SI__CI          0x00000100L
#define MC_SEQ_WR_CTL_D1__DQS_XTR_MASK__VI              0x00000400L
#define MC_SEQ_WR_CTL_D1__OEN_DLY_MASK__SI__CI          0x0000f000L
#define MC_SEQ_WR_CTL_D1__OEN_DLY_MASK__VI              0x0000f800L
#define MC_SHARED_ACTIVE_FCN_ID__VFID_MASK__VI          0x0000000fL
#define MC_SHARED_ACTIVE_FCN_ID__VF_MASK__VI            0x80000000L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MCD_NUM_MASK__VI 0x00000ff0L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_SEQ_FREE_MASK__VI 0x00000008L
#define MC_SHARED_BLACKOUT_CNTL__FREE_TIE_HIGH_MASK__VI 0x00001000L
#define MC_SHARED_BLACKOUT_CNTL__SRBM_DUMMY_READ_RETURN_MASK__VI 0x00002000L
#define MC_SHARED_CHMAP__CHAN3_MASK__VI                 0x000f0000L
#define MC_SHARED_CHMAP__CHAN4_MASK__VI                 0x00f00000L
#define MC_SHARED_CHREMAP2__CHAN10_MASK__VI             0x00000f00L
#define MC_SHARED_CHREMAP2__CHAN11_MASK__VI             0x0000f000L
#define MC_SHARED_CHREMAP2__CHAN12_MASK__VI             0x000f0000L
#define MC_SHARED_CHREMAP2__CHAN13_MASK__VI             0x00f00000L
#define MC_SHARED_CHREMAP2__CHAN14_MASK__VI             0x0f000000L
#define MC_SHARED_CHREMAP2__CHAN15_MASK__VI             0xf0000000L
#define MC_SHARED_CHREMAP2__CHAN8_MASK__VI              0x0000000fL
#define MC_SHARED_CHREMAP2__CHAN9_MASK__VI              0x000000f0L
#define MC_SHARED_CHREMAP__CHAN0_MASK__SI__CI           0x00000007L
#define MC_SHARED_CHREMAP__CHAN0_MASK__VI               0x0000000fL
#define MC_SHARED_CHREMAP__CHAN1_MASK__SI__CI           0x00000038L
#define MC_SHARED_CHREMAP__CHAN1_MASK__VI               0x000000f0L
#define MC_SHARED_CHREMAP__CHAN2_MASK__SI__CI           0x000001c0L
#define MC_SHARED_CHREMAP__CHAN2_MASK__VI               0x00000f00L
#define MC_SHARED_CHREMAP__CHAN3_MASK__SI__CI           0x00000e00L
#define MC_SHARED_CHREMAP__CHAN3_MASK__VI               0x0000f000L
#define MC_SHARED_CHREMAP__CHAN4_MASK__SI__CI           0x00007000L
#define MC_SHARED_CHREMAP__CHAN4_MASK__VI               0x000f0000L
#define MC_SHARED_CHREMAP__CHAN5_MASK__SI__CI           0x00038000L
#define MC_SHARED_CHREMAP__CHAN5_MASK__VI               0x00f00000L
#define MC_SHARED_CHREMAP__CHAN6_MASK__SI__CI           0x001c0000L
#define MC_SHARED_CHREMAP__CHAN6_MASK__VI               0x0f000000L
#define MC_SHARED_CHREMAP__CHAN7_MASK__SI__CI           0x00e00000L
#define MC_SHARED_CHREMAP__CHAN7_MASK__VI               0xf0000000L
#define MC_SHARED_VF_ENABLE__VF_ENABLE_MASK__VI         0x00000001L
#define MC_SHARED_VIRT_RESET_REQ__PF_MASK__VI           0x80000000L
#define MC_SHARED_VIRT_RESET_REQ__VF_MASK__VI           0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK__VI  0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK__VI   0x0000ffffL
#define MC_VM_MARC_BASE_HI_0__MARC_BASE_HI_0_MASK__VI   0x000fffffL
#define MC_VM_MARC_BASE_HI_1__MARC_BASE_HI_1_MASK__VI   0x000fffffL
#define MC_VM_MARC_BASE_HI_2__MARC_BASE_HI_2_MASK__VI   0x000fffffL
#define MC_VM_MARC_BASE_HI_3__MARC_BASE_HI_3_MASK__VI   0x000fffffL
#define MC_VM_MARC_BASE_LO_0__MARC_BASE_LO_0_MASK__VI   0xfffff000L
#define MC_VM_MARC_BASE_LO_1__MARC_BASE_LO_1_MASK__VI   0xfffff000L
#define MC_VM_MARC_BASE_LO_2__MARC_BASE_LO_2_MASK__VI   0xfffff000L
#define MC_VM_MARC_BASE_LO_3__MARC_BASE_LO_3_MASK__VI   0xfffff000L
#define MC_VM_MARC_CNTL__ENABLE_ALL_CLIENTS_MASK__VI    0x00000001L
#define MC_VM_MARC_LEN_HI_0__MARC_LEN_HI_0_MASK__VI     0x000fffffL
#define MC_VM_MARC_LEN_HI_1__MARC_LEN_HI_1_MASK__VI     0x000fffffL
#define MC_VM_MARC_LEN_HI_2__MARC_LEN_HI_2_MASK__VI     0x000fffffL
#define MC_VM_MARC_LEN_HI_3__MARC_LEN_HI_3_MASK__VI     0x000fffffL
#define MC_VM_MARC_LEN_LO_0__MARC_LEN_LO_0_MASK__VI     0xfffff000L
#define MC_VM_MARC_LEN_LO_1__MARC_LEN_LO_1_MASK__VI     0xfffff000L
#define MC_VM_MARC_LEN_LO_2__MARC_LEN_LO_2_MASK__VI     0xfffff000L
#define MC_VM_MARC_LEN_LO_3__MARC_LEN_LO_3_MASK__VI     0xfffff000L
#define MC_VM_MARC_RELOC_HI_0__MARC_RELOC_HI_0_MASK__VI 0x000fffffL
#define MC_VM_MARC_RELOC_HI_1__MARC_RELOC_HI_1_MASK__VI 0x000fffffL
#define MC_VM_MARC_RELOC_HI_2__MARC_RELOC_HI_2_MASK__VI 0x000fffffL
#define MC_VM_MARC_RELOC_HI_3__MARC_RELOC_HI_3_MASK__VI 0x000fffffL
#define MC_VM_MARC_RELOC_LO_0__MARC_ENABLE_0_MASK__VI   0x00000001L
#define MC_VM_MARC_RELOC_LO_0__MARC_READONLY_0_MASK__VI 0x00000002L
#define MC_VM_MARC_RELOC_LO_0__MARC_RELOC_LO_0_MASK__VI 0xfffff000L
#define MC_VM_MARC_RELOC_LO_1__MARC_ENABLE_1_MASK__VI   0x00000001L
#define MC_VM_MARC_RELOC_LO_1__MARC_READONLY_1_MASK__VI 0x00000002L
#define MC_VM_MARC_RELOC_LO_1__MARC_RELOC_LO_1_MASK__VI 0xfffff000L
#define MC_VM_MARC_RELOC_LO_2__MARC_ENABLE_2_MASK__VI   0x00000001L
#define MC_VM_MARC_RELOC_LO_2__MARC_READONLY_2_MASK__VI 0x00000002L
#define MC_VM_MARC_RELOC_LO_2__MARC_RELOC_LO_2_MASK__VI 0xfffff000L
#define MC_VM_MARC_RELOC_LO_3__MARC_ENABLE_3_MASK__VI   0x00000001L
#define MC_VM_MARC_RELOC_LO_3__MARC_READONLY_3_MASK__VI 0x00000002L
#define MC_VM_MARC_RELOC_LO_3__MARC_RELOC_LO_3_MASK__VI 0xfffff000L
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK__VI 0x00007000L
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK__VI 0x00000e00L
#define MC_VM_MB_L1_TLB1_DEBUG__INVALIDATE_L1_TLB_MASK__VI 0x00000001L
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_DEBUG_MASK__VI   0x00078000L
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS_MASK__VI 0x00080000L
#define MC_VM_MB_L1_TLB1_DEBUG__SEND_FREE_AT_RTN_MASK__VI 0x00000100L
#define MC_VM_MB_L1_TLS0_CNTL0__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL0__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL0__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL1__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL1__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL1__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL2__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL2__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL2__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL3__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL3__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL3__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL4__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL4__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL4__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL5__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL5__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL5__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL6__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL6__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL6__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL7__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL7__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL7__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_CNTL8__EN_MASK__VI             0x00001000L
#define MC_VM_MB_L1_TLS0_CNTL8__PREFETCH_DONE_MASK__VI  0x00002000L
#define MC_VM_MB_L1_TLS0_CNTL8__REQ_STREAM_ID_MASK__VI  0x000001ffL
#define MC_VM_MB_L1_TLS0_END_ADDR0__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR1__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR2__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR3__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR4__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR5__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR6__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR7__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_END_ADDR8__END_ADDR_MASK__VI   0x0fffffffL
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__ATOMIC_MASK__VI 0x20000000L
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__VI 0x001ff000L
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW_MASK__VI 0x01000000L
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__PROTECTIONS_MASK__VI 0x000000ffL
#define MC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__VMID_MASK__VI 0x1e000000L
#define MC_VM_MB_L1_TLS0_START_ADDR0__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR1__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR2__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR3__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR4__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR5__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR6__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR7__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_MB_L1_TLS0_START_ADDR8__START_ADDR_MASK__VI 0x0fffffffL
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK__VI    0x00000001L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK__VI 0xff800000L
#define MC_VM_NB_MMIOBASE__MMIOBASE_MASK__VI            0xffffffffL
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK__VI          0xffffffffL
#define MC_VM_NB_PCI_ARB__VGA_HOLE_MASK__VI             0x00000008L
#define MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK__VI          0x00800000L
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_ENABLE_MASK__VI     0x80000000L
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_LIMIT_MASK__VI      0x3fffffffL
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK__VI 0xff800000L
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK__VI 0x000000ffL
#define MC_WR_GRP_GFX__ISP_MASK__VI                     0x000f0000L
#define MC_WR_GRP_GFX__VIN0_MASK__VI                    0x0000000fL
#define MC_WR_GRP_GFX__VP8_MASK__VI                     0x00f00000L
#define MC_WR_GRP_GFX__XDMAM_MASK__VI                   0xf0000000L
#define MC_WR_GRP_GFX__XDMA_MASK__VI                    0x0f000000L
#define MC_WR_GRP_SYS__SAMMSP_MASK__VI                  0x0000f000L
#define MC_WR_GRP_SYS__VCE0_MASK__VI                    0x0f000000L
#define MC_WR_GRP_SYS__VCE1_MASK__VI                    0xf0000000L
#define MC_XBAR_ARB__ACP_RDRET_URG_MASK__VI             0x00000008L
#define MC_XBAR_ARB__BREAK_BURST_BY_URG_MASK__VI        0x00000020L
#define MC_XBAR_ARB__HDP_RDRET_URG_MASK__VI             0x00000010L
#define MC_XBAR_FIFO_MON_CNTL0__ALLOW_WRAP_MASK__VI     0x10000000L
#define MC_XBAR_FIFO_MON_CNTL0__START_MODE_MASK__VI     0x03000000L
#define MC_XBAR_FIFO_MON_CNTL0__START_THRESH_MASK__VI   0x00000fffL
#define MC_XBAR_FIFO_MON_CNTL0__STOP_MODE_MASK__VI      0x0c000000L
#define MC_XBAR_FIFO_MON_CNTL0__STOP_THRESH_MASK__VI    0x00fff000L
#define MC_XBAR_FIFO_MON_CNTL1__START_TRIG_ID_MASK__VI  0x0000ff00L
#define MC_XBAR_FIFO_MON_CNTL1__STOP_TRIG_ID_MASK__VI   0x00ff0000L
#define MC_XBAR_FIFO_MON_CNTL1__THRESH_CNTR_ID_MASK__VI 0x000000ffL
#define MC_XBAR_FIFO_MON_CNTL2__MON0_ID_MASK__VI        0x000000ffL
#define MC_XBAR_FIFO_MON_CNTL2__MON1_ID_MASK__VI        0x0000ff00L
#define MC_XBAR_FIFO_MON_CNTL2__MON2_ID_MASK__VI        0x00ff0000L
#define MC_XBAR_FIFO_MON_CNTL2__MON3_ID_MASK__VI        0xff000000L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON0_MASK__VI        0x000000ffL
#define MC_XBAR_FIFO_MON_MAX_THSH__MON1_MASK__VI        0x0000ff00L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON2_MASK__VI        0x00ff0000L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON3_MASK__VI        0xff000000L
#define MC_XBAR_FIFO_MON_RSLT0__COUNT_MASK__VI          0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT1__COUNT_MASK__VI          0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT2__COUNT_MASK__VI          0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT3__COUNT_MASK__VI          0xffffffffL
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_CLOCK_SOURCE_SEL_MASK__VI 0x00100000L
#define MILLISECOND_TIME_BASE_DIV__MILLISECOND_TIME_BASE_DIV_MASK__VI 0x0001ffffL
#define MP_FPS_CNT__FPS_CNT_MASK__VI                    0x000000ffL
#define MSI_MASK_64__MSI_MASK_64_MASK__VI               0xffffffffL
#define MSI_MASK__MSI_MASK_MASK__VI                     0xffffffffL
#define MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP_MASK__VI 0x00000100L
#define MSI_PENDING_64__MSI_PENDING_64_MASK__VI         0xffffffffL
#define MSI_PENDING__MSI_PENDING_MASK__VI               0xffffffffL
#define MVP_DEBUG__MVP_DEBUG_BITS_MASK__VI              0xffffff00L
#define MVP_DEBUG__MVP_DIS_FIX_AFR_AUTO_VSYNC_FLIP_MASK__VI 0x00000020L
#define MVP_DEBUG__MVP_DIS_FIX_AFR_MANUAL_HSYNC_FLIP_MASK__VI 0x00000010L
#define MVP_DEBUG__MVP_DIS_READ_POINTER_RESET_DELAY_MASK__VI 0x00000080L
#define MVP_DEBUG__MVP_EN_FIX_AFR_MANUAL_SWITCH_IN_SFR_MASK__VI 0x00000040L
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_EN_MASK__VI      0x00000002L
#define MVP_DEBUG__MVP_FLOW_CONTROL_IN_SEL_MASK__VI     0x00000008L
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_EN_MASK__VI         0x00000001L
#define MVP_DEBUG__MVP_SWAP_LOCK_IN_SEL_MASK__VI        0x00000004L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MASK__VI 0x007fff00L
#define OUTPUT_CSC_C11_C12_A__OUTPUT_CSC_C11_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C11_C12_A__OUTPUT_CSC_C12_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C11_C12_B__OUTPUT_CSC_C11_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C11_C12_B__OUTPUT_CSC_C12_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C11_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C11_C12__OUTPUT_CSC_C12_MASK__VI     0xffff0000L
#define OUTPUT_CSC_C13_C14_A__OUTPUT_CSC_C13_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C13_C14_A__OUTPUT_CSC_C14_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C13_C14_B__OUTPUT_CSC_C13_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C13_C14_B__OUTPUT_CSC_C14_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C13_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C13_C14__OUTPUT_CSC_C14_MASK__VI     0xffff0000L
#define OUTPUT_CSC_C21_C22_A__OUTPUT_CSC_C21_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C21_C22_A__OUTPUT_CSC_C22_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C21_C22_B__OUTPUT_CSC_C21_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C21_C22_B__OUTPUT_CSC_C22_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C21_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C21_C22__OUTPUT_CSC_C22_MASK__VI     0xffff0000L
#define OUTPUT_CSC_C23_C24_A__OUTPUT_CSC_C23_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C23_C24_A__OUTPUT_CSC_C24_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C23_C24_B__OUTPUT_CSC_C23_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C23_C24_B__OUTPUT_CSC_C24_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C23_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C23_C24__OUTPUT_CSC_C24_MASK__VI     0xffff0000L
#define OUTPUT_CSC_C31_C32_A__OUTPUT_CSC_C31_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C31_C32_A__OUTPUT_CSC_C32_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C31_C32_B__OUTPUT_CSC_C31_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C31_C32_B__OUTPUT_CSC_C32_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C31_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C31_C32__OUTPUT_CSC_C32_MASK__VI     0xffff0000L
#define OUTPUT_CSC_C33_C34_A__OUTPUT_CSC_C33_A_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C33_C34_A__OUTPUT_CSC_C34_A_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C33_C34_B__OUTPUT_CSC_C33_B_MASK__VI 0x0000ffffL
#define OUTPUT_CSC_C33_C34_B__OUTPUT_CSC_C34_B_MASK__VI 0xffff0000L
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C33_MASK__VI     0x0000ffffL
#define OUTPUT_CSC_C33_C34__OUTPUT_CSC_C34_MASK__VI     0xffff0000L
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_GRPH_MODE_MASK__VI 0x00000007L
#define OUTPUT_CSC_CONTROL__OUTPUT_CSC_OVL_MODE_MASK__VI 0x00000070L
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_MASK__VI 0xffffff80L
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS_MASK__VI 0x0000007fL
#define OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS_MASK__VI 0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__BUFFER_COMPLETION_INTERRUPT_STATUS_MASK__VI 0x04000000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__DESCRIPTOR_ERROR_INTERRUPT_ENABLE_MASK__VI 0x00000010L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__DESCRIPTOR_ERROR_MASK__VI 0x10000000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_ERROR_INTERRUPT_ENABLE_MASK__VI 0x00000008L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_ERROR_MASK__VI 0x08000000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__FIFO_READY_MASK__VI 0x20000000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__INTERRUPT_ON_COMPLETION_ENABLE_MASK__VI 0x00000004L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_NUMBER_MASK__VI 0x00f00000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_RESET_MASK__VI 0x00000001L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STREAM_RUN_MASK__VI 0x00000002L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__STRIPE_CONTROL_MASK__VI 0x00030000L
#define OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS__TRAFFIC_PRIORITY_MASK__VI 0x00040000L
#define OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH__CYCLIC_BUFFER_LENGTH_MASK__VI 0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE__FIFO_SIZE_MASK__VI 0x0000ffffL
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__BITS_PER_SAMPLE_MASK__VI 0x00000070L
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__NUMBER_OF_CHANNELS_MASK__VI 0x0000000fL
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_DIVISOR_MASK__VI 0x00000700L
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__VI 0x00003800L
#define OUTPUT_STREAM_DESCRIPTOR_FORMAT__SAMPLE_BASE_RATE_MASK__VI 0x00004000L
#define OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX__LAST_VALID_INDEX_MASK__VI 0x000000ffL
#define OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS__LINK_POSITION_IN_BUFFER_ALIAS_MASK__VI 0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER__LINK_POSITION_IN_BUFFER_MASK__VI 0xffffffffL
#define OUTPUT_STREAM_PAYLOAD_CAPABILITY__OUTSTRMPAY_MASK__VI 0x0000ffffL
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MAX_B_CB_MASK__VI 0x00003fffL
#define OUT_CLAMP_CONTROL_B_CB__OUT_CLAMP_MIN_B_CB_MASK__VI 0x3fff0000L
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MAX_G_Y_MASK__VI 0x00003fffL
#define OUT_CLAMP_CONTROL_G_Y__OUT_CLAMP_MIN_G_Y_MASK__VI 0x3fff0000L
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MAX_R_CR_MASK__VI 0x00003fffL
#define OUT_CLAMP_CONTROL_R_CR__OUT_CLAMP_MIN_R_CR_MASK__VI 0x3fff0000L
#define OUT_ROUND_CONTROL__OUT_ROUND_TRUNC_MODE_MASK__VI 0x0000000fL
#define OVL_CONTROL1__OVL_BANK_HEIGHT_MASK__VI          0x00001800L
#define OVL_CONTROL1__OVL_BANK_WIDTH_MASK__VI           0x000000c0L
#define OVL_CONTROL1__OVL_MACRO_TILE_ASPECT_MASK__VI    0x000c0000L
#define OVL_CONTROL1__OVL_MICRO_TILE_MODE_MASK__VI      0xc0000000L
#define OVL_CONTROL1__OVL_NUM_BANKS_MASK__VI            0x0000000cL
#define OVL_CONTROL1__OVL_PIPE_CONFIG_MASK__VI          0x3e000000L
#define OVL_CONTROL1__OVL_TILE_SPLIT_MASK__VI           0x0000e000L
#define OVL_DFQ_STATUS__OVL_SECONDARY_DFQ_NUM_ENTRIES_MASK__VI 0x000000f0L
#define OVL_END__OVL_X_END_MASK__VI                     0x7fff0000L
#define OVL_END__OVL_Y_END_MASK__VI                     0x00007fffL
#define OVL_PITCH__OVL_PITCH_MASK__VI                   0x00007fffL
#define OVL_SECONDARY_SURFACE_ADDRESS_HIGH__OVL_SECONDARY_SURFACE_ADDRESS_HIGH_MASK__VI 0x000000ffL
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_DFQ_ENABLE_MASK__VI 0x00000001L
#define OVL_SECONDARY_SURFACE_ADDRESS__OVL_SECONDARY_SURFACE_ADDRESS_MASK__VI 0xffffff00L
#define OVL_START__OVL_X_START_MASK__VI                 0x3fff0000L
#define OVL_START__OVL_Y_START_MASK__VI                 0x00003fffL
#define OVL_STEREOSYNC_FLIP__OVL_PRIMARY_SURFACE_PENDING_MASK__VI 0x00010000L
#define OVL_STEREOSYNC_FLIP__OVL_SECONDARY_SURFACE_PENDING_MASK__VI 0x00020000L
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_EN_MASK__VI 0x00000001L
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_FLIP_MODE_MASK__VI 0x00000300L
#define OVL_STEREOSYNC_FLIP__OVL_STEREOSYNC_SELECT_DISABLE_MASK__VI 0x10000000L
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X_MASK__VI 0x00003fffL
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y_MASK__VI 0x00003fffL
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK__VI  0x04000000L
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN_MASK__VI 0x00000004L
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL_MASK__VI 0x00000008L
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN_MASK__VI 0x00000010L
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL_MASK__VI 0x00000020L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT_MASK__VI 0x00000010L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15_MASK__VI 0x30000000L
#define PB0_HW_DEBUG__HW_00_DEBUG_MASK__VI              0x00000001L
#define PB0_HW_DEBUG__HW_01_DEBUG_MASK__VI              0x00000002L
#define PB0_HW_DEBUG__HW_02_DEBUG_MASK__VI              0x00000004L
#define PB0_HW_DEBUG__HW_03_DEBUG_MASK__VI              0x00000008L
#define PB0_HW_DEBUG__HW_04_DEBUG_MASK__VI              0x00000010L
#define PB0_HW_DEBUG__HW_05_DEBUG_MASK__VI              0x00000020L
#define PB0_HW_DEBUG__HW_06_DEBUG_MASK__VI              0x00000040L
#define PB0_HW_DEBUG__HW_07_DEBUG_MASK__VI              0x00000080L
#define PB0_HW_DEBUG__HW_08_DEBUG_MASK__VI              0x00000100L
#define PB0_HW_DEBUG__HW_09_DEBUG_MASK__VI              0x00000200L
#define PB0_HW_DEBUG__HW_10_DEBUG_MASK__VI              0x00000400L
#define PB0_HW_DEBUG__HW_11_DEBUG_MASK__VI              0x00000800L
#define PB0_HW_DEBUG__HW_12_DEBUG_MASK__VI              0x00001000L
#define PB0_HW_DEBUG__HW_13_DEBUG_MASK__VI              0x00002000L
#define PB0_HW_DEBUG__HW_14_DEBUG_MASK__VI              0x00004000L
#define PB0_HW_DEBUG__HW_15_DEBUG_MASK__VI              0x00008000L
#define PB0_HW_DEBUG__HW_16_DEBUG_MASK__VI              0x00010000L
#define PB0_HW_DEBUG__HW_17_DEBUG_MASK__VI              0x00020000L
#define PB0_HW_DEBUG__HW_18_DEBUG_MASK__VI              0x00040000L
#define PB0_HW_DEBUG__HW_19_DEBUG_MASK__VI              0x00080000L
#define PB0_HW_DEBUG__HW_20_DEBUG_MASK__VI              0x00100000L
#define PB0_HW_DEBUG__HW_21_DEBUG_MASK__VI              0x00200000L
#define PB0_HW_DEBUG__HW_22_DEBUG_MASK__VI              0x00400000L
#define PB0_HW_DEBUG__HW_23_DEBUG_MASK__VI              0x00800000L
#define PB0_HW_DEBUG__HW_24_DEBUG_MASK__VI              0x01000000L
#define PB0_HW_DEBUG__HW_25_DEBUG_MASK__VI              0x02000000L
#define PB0_HW_DEBUG__HW_26_DEBUG_MASK__VI              0x04000000L
#define PB0_HW_DEBUG__HW_27_DEBUG_MASK__VI              0x08000000L
#define PB0_HW_DEBUG__HW_28_DEBUG_MASK__VI              0x10000000L
#define PB0_HW_DEBUG__HW_29_DEBUG_MASK__VI              0x20000000L
#define PB0_HW_DEBUG__HW_30_DEBUG_MASK__VI              0x40000000L
#define PB0_HW_DEBUG__HW_31_DEBUG_MASK__VI              0x80000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0_MASK__VI  0x00010000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1_MASK__VI  0x00020000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2_MASK__VI  0x00040000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3_MASK__VI  0x00080000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4_MASK__VI  0x00100000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5_MASK__VI  0x00200000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6_MASK__VI  0x00400000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7_MASK__VI  0x00800000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0_MASK__VI  0x00000001L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1_MASK__VI  0x00000002L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2_MASK__VI  0x00000004L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3_MASK__VI  0x00000008L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4_MASK__VI  0x00000010L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5_MASK__VI  0x00000020L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6_MASK__VI  0x00000040L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7_MASK__VI  0x00000080L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR_MASK__VI 0x00000080L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE_MASK__VI 0x00000003L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE_MASK__VI 0x00000060L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS_MASK__VI 0x00000010L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE_MASK__VI 0x0000000cL
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0_MASK__VI 0x00010000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1_MASK__VI 0x00020000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2_MASK__VI 0x00040000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3_MASK__VI 0x00080000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4_MASK__VI 0x00100000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5_MASK__VI 0x00200000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6_MASK__VI 0x00400000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7_MASK__VI 0x00800000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_MASK__VI       0x00000040L
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN_MASK__VI 0x00000002L
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_MASK__VI      0x00000180L
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN_MASK__VI 0x00000004L
#define PB0_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD_MASK__VI 0x00000200L
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_MASK__VI       0x00000038L
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN_MASK__VI 0x00000001L
#define PB0_PIF_CTRL__DTM_FORCE_FREQDIV_X1_MASK__VI     0x00000002L
#define PB0_PIF_CTRL__PHY_RST_PWROK_VDD_MASK__VI        0x00000010L
#define PB0_PIF_CTRL__PIF_PLL_DEGRADE_OFF_VOTE_MASK__VI 0x00000100L
#define PB0_PIF_CTRL__PIF_PLL_DEGRADE_S2_VOTE_MASK__VI  0x00000400L
#define PB0_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT_MASK__VI 0x00000004L
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT_MASK__VI 0x00000008L
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EN_MASK__VI         0x00000001L
#define PB0_PIF_CTRL__PIF_PLL_STATUS_MASK__VI           0x000000c0L
#define PB0_PIF_CTRL__PIF_PLL_UNUSED_OFF_VOTE_MASK__VI  0x00000200L
#define PB0_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD_MASK__VI  0x00100000L
#define PB0_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD_MASK__VI  0x00000020L
#define PB0_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD_MASK__VI  0x00000040L
#define PB0_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD_MASK__VI  0x00000080L
#define PB0_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD_MASK__VI    0x00000001L
#define PB0_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD_MASK__VI    0x00000002L
#define PB0_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD_MASK__VI    0x00000004L
#define PB0_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD_MASK__VI    0x00000008L
#define PB0_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD_MASK__VI    0x00000010L
#define PB0_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD_MASK__VI   0x00000400L
#define PB0_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD_MASK__VI  0x00000800L
#define PB0_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD_MASK__VI    0x00000100L
#define PB0_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD_MASK__VI    0x00000200L
#define PB0_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD_MASK__VI   0x00020000L
#define PB0_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD_MASK__VI    0x00010000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN_MASK__VI 0x00010000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0_MASK__VI 0x00000001L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1_MASK__VI 0x00000002L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2_MASK__VI 0x00000004L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3_MASK__VI 0x00000008L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4_MASK__VI 0x00000010L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5_MASK__VI 0x00000020L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6_MASK__VI 0x00000040L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7_MASK__VI 0x00000080L
#define PB0_PIF_HW_DEBUG__HW_00_DEBUG_MASK__VI          0x00000001L
#define PB0_PIF_HW_DEBUG__HW_01_DEBUG_MASK__VI          0x00000002L
#define PB0_PIF_HW_DEBUG__HW_02_DEBUG_MASK__VI          0x00000004L
#define PB0_PIF_HW_DEBUG__HW_03_DEBUG_MASK__VI          0x00000008L
#define PB0_PIF_HW_DEBUG__HW_04_DEBUG_MASK__VI          0x00000010L
#define PB0_PIF_HW_DEBUG__HW_05_DEBUG_MASK__VI          0x00000020L
#define PB0_PIF_HW_DEBUG__HW_06_DEBUG_MASK__VI          0x00000040L
#define PB0_PIF_HW_DEBUG__HW_07_DEBUG_MASK__VI          0x00000080L
#define PB0_PIF_HW_DEBUG__HW_08_DEBUG_MASK__VI          0x00000100L
#define PB0_PIF_HW_DEBUG__HW_09_DEBUG_MASK__VI          0x00000200L
#define PB0_PIF_HW_DEBUG__HW_10_DEBUG_MASK__VI          0x00000400L
#define PB0_PIF_HW_DEBUG__HW_11_DEBUG_MASK__VI          0x00000800L
#define PB0_PIF_HW_DEBUG__HW_12_DEBUG_MASK__VI          0x00001000L
#define PB0_PIF_HW_DEBUG__HW_13_DEBUG_MASK__VI          0x00002000L
#define PB0_PIF_HW_DEBUG__HW_14_DEBUG_MASK__VI          0x00004000L
#define PB0_PIF_HW_DEBUG__HW_15_DEBUG_MASK__VI          0x00008000L
#define PB0_PIF_LANE0_OVRD2__COEFFICIENTID_0_MASK__VI   0x03000000L
#define PB0_PIF_LANE0_OVRD2__COEFFICIENT_0_MASK__VI     0xfc000000L
#define PB0_PIF_LANE0_OVRD2__ELECIDLEDETEN_0_MASK__VI   0x00040000L
#define PB0_PIF_LANE0_OVRD2__ENABLEFOM_0_MASK__VI       0x00080000L
#define PB0_PIF_LANE0_OVRD2__FREQDIV_0_MASK__VI         0x00000018L
#define PB0_PIF_LANE0_OVRD2__GANGMODE_0_MASK__VI        0x00000007L
#define PB0_PIF_LANE0_OVRD2__LINKSPEED_0_MASK__VI       0x00000060L
#define PB0_PIF_LANE0_OVRD2__REQUESTFOM_0_MASK__VI      0x00100000L
#define PB0_PIF_LANE0_OVRD2__REQUESTTRK_0_MASK__VI      0x00400000L
#define PB0_PIF_LANE0_OVRD2__REQUESTTRN_0_MASK__VI      0x00800000L
#define PB0_PIF_LANE0_OVRD2__RESPONSEMODE_0_MASK__VI    0x00200000L
#define PB0_PIF_LANE0_OVRD2__RXPGENABLE_0_MASK__VI      0x00030000L
#define PB0_PIF_LANE0_OVRD2__RXPWR_0_MASK__VI           0x0000e000L
#define PB0_PIF_LANE0_OVRD2__TWOSYMENABLE_0_MASK__VI    0x00000080L
#define PB0_PIF_LANE0_OVRD2__TXPGENABLE_0_MASK__VI      0x00001800L
#define PB0_PIF_LANE0_OVRD2__TXPWR_0_MASK__VI           0x00000700L
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_EN_0_MASK__VI    0x00010000L
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0_MASK__VI   0x00020000L
#define PB0_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0_MASK__VI 0x00004000L
#define PB0_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0_MASK__VI 0x00008000L
#define PB0_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0_MASK__VI 0x00000100L
#define PB0_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0_MASK__VI 0x00000200L
#define PB0_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0_MASK__VI  0x00000002L
#define PB0_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0_MASK__VI 0x00000001L
#define PB0_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0_MASK__VI 0x00000004L
#define PB0_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0_MASK__VI 0x00000400L
#define PB0_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0_MASK__VI 0x00001000L
#define PB0_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0_MASK__VI 0x00002000L
#define PB0_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0_MASK__VI 0x00000800L
#define PB0_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0_MASK__VI 0x00000080L
#define PB0_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0_MASK__VI    0x00000040L
#define PB0_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0_MASK__VI 0x00000008L
#define PB0_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0_MASK__VI 0x00000020L
#define PB0_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0_MASK__VI    0x00000010L
#define PB0_PIF_LANE1_OVRD2__COEFFICIENTID_1_MASK__VI   0x03000000L
#define PB0_PIF_LANE1_OVRD2__COEFFICIENT_1_MASK__VI     0xfc000000L
#define PB0_PIF_LANE1_OVRD2__ELECIDLEDETEN_1_MASK__VI   0x00040000L
#define PB0_PIF_LANE1_OVRD2__ENABLEFOM_1_MASK__VI       0x00080000L
#define PB0_PIF_LANE1_OVRD2__FREQDIV_1_MASK__VI         0x00000018L
#define PB0_PIF_LANE1_OVRD2__GANGMODE_1_MASK__VI        0x00000007L
#define PB0_PIF_LANE1_OVRD2__LINKSPEED_1_MASK__VI       0x00000060L
#define PB0_PIF_LANE1_OVRD2__REQUESTFOM_1_MASK__VI      0x00100000L
#define PB0_PIF_LANE1_OVRD2__REQUESTTRK_1_MASK__VI      0x00400000L
#define PB0_PIF_LANE1_OVRD2__REQUESTTRN_1_MASK__VI      0x00800000L
#define PB0_PIF_LANE1_OVRD2__RESPONSEMODE_1_MASK__VI    0x00200000L
#define PB0_PIF_LANE1_OVRD2__RXPGENABLE_1_MASK__VI      0x00030000L
#define PB0_PIF_LANE1_OVRD2__RXPWR_1_MASK__VI           0x0000e000L
#define PB0_PIF_LANE1_OVRD2__TWOSYMENABLE_1_MASK__VI    0x00000080L
#define PB0_PIF_LANE1_OVRD2__TXPGENABLE_1_MASK__VI      0x00001800L
#define PB0_PIF_LANE1_OVRD2__TXPWR_1_MASK__VI           0x00000700L
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_EN_1_MASK__VI    0x00010000L
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1_MASK__VI   0x00020000L
#define PB0_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1_MASK__VI 0x00004000L
#define PB0_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1_MASK__VI 0x00008000L
#define PB0_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1_MASK__VI 0x00000100L
#define PB0_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1_MASK__VI 0x00000200L
#define PB0_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1_MASK__VI  0x00000002L
#define PB0_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1_MASK__VI 0x00000001L
#define PB0_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1_MASK__VI 0x00000004L
#define PB0_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1_MASK__VI 0x00000400L
#define PB0_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1_MASK__VI 0x00001000L
#define PB0_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1_MASK__VI 0x00002000L
#define PB0_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1_MASK__VI 0x00000800L
#define PB0_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1_MASK__VI 0x00000080L
#define PB0_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1_MASK__VI    0x00000040L
#define PB0_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1_MASK__VI 0x00000008L
#define PB0_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1_MASK__VI 0x00000020L
#define PB0_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1_MASK__VI    0x00000010L
#define PB0_PIF_LANE2_OVRD2__COEFFICIENTID_2_MASK__VI   0x03000000L
#define PB0_PIF_LANE2_OVRD2__COEFFICIENT_2_MASK__VI     0xfc000000L
#define PB0_PIF_LANE2_OVRD2__ELECIDLEDETEN_2_MASK__VI   0x00040000L
#define PB0_PIF_LANE2_OVRD2__ENABLEFOM_2_MASK__VI       0x00080000L
#define PB0_PIF_LANE2_OVRD2__FREQDIV_2_MASK__VI         0x00000018L
#define PB0_PIF_LANE2_OVRD2__GANGMODE_2_MASK__VI        0x00000007L
#define PB0_PIF_LANE2_OVRD2__LINKSPEED_2_MASK__VI       0x00000060L
#define PB0_PIF_LANE2_OVRD2__REQUESTFOM_2_MASK__VI      0x00100000L
#define PB0_PIF_LANE2_OVRD2__REQUESTTRK_2_MASK__VI      0x00400000L
#define PB0_PIF_LANE2_OVRD2__REQUESTTRN_2_MASK__VI      0x00800000L
#define PB0_PIF_LANE2_OVRD2__RESPONSEMODE_2_MASK__VI    0x00200000L
#define PB0_PIF_LANE2_OVRD2__RXPGENABLE_2_MASK__VI      0x00030000L
#define PB0_PIF_LANE2_OVRD2__RXPWR_2_MASK__VI           0x0000e000L
#define PB0_PIF_LANE2_OVRD2__TWOSYMENABLE_2_MASK__VI    0x00000080L
#define PB0_PIF_LANE2_OVRD2__TXPGENABLE_2_MASK__VI      0x00001800L
#define PB0_PIF_LANE2_OVRD2__TXPWR_2_MASK__VI           0x00000700L
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_EN_2_MASK__VI    0x00010000L
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2_MASK__VI   0x00020000L
#define PB0_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2_MASK__VI 0x00004000L
#define PB0_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2_MASK__VI 0x00008000L
#define PB0_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2_MASK__VI 0x00000100L
#define PB0_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2_MASK__VI 0x00000200L
#define PB0_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2_MASK__VI  0x00000002L
#define PB0_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2_MASK__VI 0x00000001L
#define PB0_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2_MASK__VI 0x00000004L
#define PB0_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2_MASK__VI 0x00000400L
#define PB0_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2_MASK__VI 0x00001000L
#define PB0_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2_MASK__VI 0x00002000L
#define PB0_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2_MASK__VI 0x00000800L
#define PB0_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2_MASK__VI 0x00000080L
#define PB0_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2_MASK__VI    0x00000040L
#define PB0_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2_MASK__VI 0x00000008L
#define PB0_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2_MASK__VI 0x00000020L
#define PB0_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2_MASK__VI    0x00000010L
#define PB0_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK__VI   0x03000000L
#define PB0_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK__VI     0xfc000000L
#define PB0_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK__VI   0x00040000L
#define PB0_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK__VI       0x00080000L
#define PB0_PIF_LANE3_OVRD2__FREQDIV_3_MASK__VI         0x00000018L
#define PB0_PIF_LANE3_OVRD2__GANGMODE_3_MASK__VI        0x00000007L
#define PB0_PIF_LANE3_OVRD2__LINKSPEED_3_MASK__VI       0x00000060L
#define PB0_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK__VI      0x00100000L
#define PB0_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK__VI      0x00400000L
#define PB0_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK__VI      0x00800000L
#define PB0_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK__VI    0x00200000L
#define PB0_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK__VI      0x00030000L
#define PB0_PIF_LANE3_OVRD2__RXPWR_3_MASK__VI           0x0000e000L
#define PB0_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK__VI    0x00000080L
#define PB0_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK__VI      0x00001800L
#define PB0_PIF_LANE3_OVRD2__TXPWR_3_MASK__VI           0x00000700L
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK__VI    0x00010000L
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK__VI   0x00020000L
#define PB0_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK__VI 0x00004000L
#define PB0_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK__VI 0x00008000L
#define PB0_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3_MASK__VI 0x00000100L
#define PB0_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK__VI 0x00000200L
#define PB0_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3_MASK__VI  0x00000002L
#define PB0_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3_MASK__VI 0x00000001L
#define PB0_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3_MASK__VI 0x00000004L
#define PB0_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK__VI 0x00000400L
#define PB0_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK__VI 0x00001000L
#define PB0_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK__VI 0x00002000L
#define PB0_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK__VI 0x00000800L
#define PB0_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3_MASK__VI 0x00000080L
#define PB0_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3_MASK__VI    0x00000040L
#define PB0_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3_MASK__VI 0x00000008L
#define PB0_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3_MASK__VI 0x00000020L
#define PB0_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3_MASK__VI    0x00000010L
#define PB0_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK__VI   0x03000000L
#define PB0_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK__VI     0xfc000000L
#define PB0_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK__VI   0x00040000L
#define PB0_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK__VI       0x00080000L
#define PB0_PIF_LANE4_OVRD2__FREQDIV_4_MASK__VI         0x00000018L
#define PB0_PIF_LANE4_OVRD2__GANGMODE_4_MASK__VI        0x00000007L
#define PB0_PIF_LANE4_OVRD2__LINKSPEED_4_MASK__VI       0x00000060L
#define PB0_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK__VI      0x00100000L
#define PB0_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK__VI      0x00400000L
#define PB0_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK__VI      0x00800000L
#define PB0_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK__VI    0x00200000L
#define PB0_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK__VI      0x00030000L
#define PB0_PIF_LANE4_OVRD2__RXPWR_4_MASK__VI           0x0000e000L
#define PB0_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK__VI    0x00000080L
#define PB0_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK__VI      0x00001800L
#define PB0_PIF_LANE4_OVRD2__TXPWR_4_MASK__VI           0x00000700L
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK__VI    0x00010000L
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK__VI   0x00020000L
#define PB0_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK__VI 0x00004000L
#define PB0_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK__VI 0x00008000L
#define PB0_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK__VI 0x00000100L
#define PB0_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK__VI 0x00000200L
#define PB0_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK__VI  0x00000002L
#define PB0_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK__VI 0x00000001L
#define PB0_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK__VI 0x00000004L
#define PB0_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK__VI 0x00000400L
#define PB0_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK__VI 0x00001000L
#define PB0_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK__VI 0x00002000L
#define PB0_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK__VI 0x00000800L
#define PB0_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK__VI 0x00000080L
#define PB0_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK__VI    0x00000040L
#define PB0_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK__VI 0x00000008L
#define PB0_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK__VI 0x00000020L
#define PB0_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK__VI    0x00000010L
#define PB0_PIF_LANE5_OVRD2__COEFFICIENTID_5_MASK__VI   0x03000000L
#define PB0_PIF_LANE5_OVRD2__COEFFICIENT_5_MASK__VI     0xfc000000L
#define PB0_PIF_LANE5_OVRD2__ELECIDLEDETEN_5_MASK__VI   0x00040000L
#define PB0_PIF_LANE5_OVRD2__ENABLEFOM_5_MASK__VI       0x00080000L
#define PB0_PIF_LANE5_OVRD2__FREQDIV_5_MASK__VI         0x00000018L
#define PB0_PIF_LANE5_OVRD2__GANGMODE_5_MASK__VI        0x00000007L
#define PB0_PIF_LANE5_OVRD2__LINKSPEED_5_MASK__VI       0x00000060L
#define PB0_PIF_LANE5_OVRD2__REQUESTFOM_5_MASK__VI      0x00100000L
#define PB0_PIF_LANE5_OVRD2__REQUESTTRK_5_MASK__VI      0x00400000L
#define PB0_PIF_LANE5_OVRD2__REQUESTTRN_5_MASK__VI      0x00800000L
#define PB0_PIF_LANE5_OVRD2__RESPONSEMODE_5_MASK__VI    0x00200000L
#define PB0_PIF_LANE5_OVRD2__RXPGENABLE_5_MASK__VI      0x00030000L
#define PB0_PIF_LANE5_OVRD2__RXPWR_5_MASK__VI           0x0000e000L
#define PB0_PIF_LANE5_OVRD2__TWOSYMENABLE_5_MASK__VI    0x00000080L
#define PB0_PIF_LANE5_OVRD2__TXPGENABLE_5_MASK__VI      0x00001800L
#define PB0_PIF_LANE5_OVRD2__TXPWR_5_MASK__VI           0x00000700L
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_EN_5_MASK__VI    0x00010000L
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5_MASK__VI   0x00020000L
#define PB0_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5_MASK__VI 0x00004000L
#define PB0_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5_MASK__VI 0x00008000L
#define PB0_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK__VI 0x00000100L
#define PB0_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK__VI 0x00000200L
#define PB0_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK__VI  0x00000002L
#define PB0_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK__VI 0x00000001L
#define PB0_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK__VI 0x00000004L
#define PB0_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK__VI 0x00000400L
#define PB0_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5_MASK__VI 0x00001000L
#define PB0_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5_MASK__VI 0x00002000L
#define PB0_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK__VI 0x00000800L
#define PB0_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK__VI 0x00000080L
#define PB0_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK__VI    0x00000040L
#define PB0_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK__VI 0x00000008L
#define PB0_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK__VI 0x00000020L
#define PB0_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK__VI    0x00000010L
#define PB0_PIF_LANE6_OVRD2__COEFFICIENTID_6_MASK__VI   0x03000000L
#define PB0_PIF_LANE6_OVRD2__COEFFICIENT_6_MASK__VI     0xfc000000L
#define PB0_PIF_LANE6_OVRD2__ELECIDLEDETEN_6_MASK__VI   0x00040000L
#define PB0_PIF_LANE6_OVRD2__ENABLEFOM_6_MASK__VI       0x00080000L
#define PB0_PIF_LANE6_OVRD2__FREQDIV_6_MASK__VI         0x00000018L
#define PB0_PIF_LANE6_OVRD2__GANGMODE_6_MASK__VI        0x00000007L
#define PB0_PIF_LANE6_OVRD2__LINKSPEED_6_MASK__VI       0x00000060L
#define PB0_PIF_LANE6_OVRD2__REQUESTFOM_6_MASK__VI      0x00100000L
#define PB0_PIF_LANE6_OVRD2__REQUESTTRK_6_MASK__VI      0x00400000L
#define PB0_PIF_LANE6_OVRD2__REQUESTTRN_6_MASK__VI      0x00800000L
#define PB0_PIF_LANE6_OVRD2__RESPONSEMODE_6_MASK__VI    0x00200000L
#define PB0_PIF_LANE6_OVRD2__RXPGENABLE_6_MASK__VI      0x00030000L
#define PB0_PIF_LANE6_OVRD2__RXPWR_6_MASK__VI           0x0000e000L
#define PB0_PIF_LANE6_OVRD2__TWOSYMENABLE_6_MASK__VI    0x00000080L
#define PB0_PIF_LANE6_OVRD2__TXPGENABLE_6_MASK__VI      0x00001800L
#define PB0_PIF_LANE6_OVRD2__TXPWR_6_MASK__VI           0x00000700L
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_EN_6_MASK__VI    0x00010000L
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK__VI   0x00020000L
#define PB0_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6_MASK__VI 0x00004000L
#define PB0_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6_MASK__VI 0x00008000L
#define PB0_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6_MASK__VI 0x00000100L
#define PB0_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6_MASK__VI 0x00000200L
#define PB0_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6_MASK__VI  0x00000002L
#define PB0_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6_MASK__VI 0x00000001L
#define PB0_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6_MASK__VI 0x00000004L
#define PB0_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6_MASK__VI 0x00000400L
#define PB0_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6_MASK__VI 0x00001000L
#define PB0_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6_MASK__VI 0x00002000L
#define PB0_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6_MASK__VI 0x00000800L
#define PB0_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6_MASK__VI 0x00000080L
#define PB0_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6_MASK__VI    0x00000040L
#define PB0_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6_MASK__VI 0x00000008L
#define PB0_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6_MASK__VI 0x00000020L
#define PB0_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6_MASK__VI    0x00000010L
#define PB0_PIF_LANE7_OVRD2__COEFFICIENTID_7_MASK__VI   0x03000000L
#define PB0_PIF_LANE7_OVRD2__COEFFICIENT_7_MASK__VI     0xfc000000L
#define PB0_PIF_LANE7_OVRD2__ELECIDLEDETEN_7_MASK__VI   0x00040000L
#define PB0_PIF_LANE7_OVRD2__ENABLEFOM_7_MASK__VI       0x00080000L
#define PB0_PIF_LANE7_OVRD2__FREQDIV_7_MASK__VI         0x00000018L
#define PB0_PIF_LANE7_OVRD2__GANGMODE_7_MASK__VI        0x00000007L
#define PB0_PIF_LANE7_OVRD2__LINKSPEED_7_MASK__VI       0x00000060L
#define PB0_PIF_LANE7_OVRD2__REQUESTFOM_7_MASK__VI      0x00100000L
#define PB0_PIF_LANE7_OVRD2__REQUESTTRK_7_MASK__VI      0x00400000L
#define PB0_PIF_LANE7_OVRD2__REQUESTTRN_7_MASK__VI      0x00800000L
#define PB0_PIF_LANE7_OVRD2__RESPONSEMODE_7_MASK__VI    0x00200000L
#define PB0_PIF_LANE7_OVRD2__RXPGENABLE_7_MASK__VI      0x00030000L
#define PB0_PIF_LANE7_OVRD2__RXPWR_7_MASK__VI           0x0000e000L
#define PB0_PIF_LANE7_OVRD2__TWOSYMENABLE_7_MASK__VI    0x00000080L
#define PB0_PIF_LANE7_OVRD2__TXPGENABLE_7_MASK__VI      0x00001800L
#define PB0_PIF_LANE7_OVRD2__TXPWR_7_MASK__VI           0x00000700L
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_EN_7_MASK__VI    0x00010000L
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7_MASK__VI   0x00020000L
#define PB0_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7_MASK__VI 0x00004000L
#define PB0_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7_MASK__VI 0x00008000L
#define PB0_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK__VI 0x00000100L
#define PB0_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK__VI 0x00000200L
#define PB0_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK__VI  0x00000002L
#define PB0_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK__VI 0x00000001L
#define PB0_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK__VI 0x00000004L
#define PB0_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK__VI 0x00000400L
#define PB0_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK__VI 0x00001000L
#define PB0_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK__VI 0x00002000L
#define PB0_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK__VI 0x00000800L
#define PB0_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK__VI 0x00000080L
#define PB0_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK__VI    0x00000040L
#define PB0_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK__VI 0x00000008L
#define PB0_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK__VI 0x00000020L
#define PB0_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK__VI    0x00000010L
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1_MASK__VI 0x01000000L
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_MODE_MASK__VI    0x00060000L
#define PB0_PIF_RX_CTRL2__EI_DET_OFF_TIME_MASK__VI      0x00e00000L
#define PB0_PIF_RX_CTRL2__EI_DET_ON_TIME_MASK__VI       0x00180000L
#define PB0_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S_MASK__VI   0x00010000L
#define PB0_PIF_RX_CTRL2__RXPHYSTATUS_DELAY_MASK__VI    0x000001c0L
#define PB0_PIF_RX_CTRL2__RX_CDR_XTND_MODE_MASK__VI     0x06000000L
#define PB0_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI_MASK__VI 0x08000000L
#define PB0_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT_MASK__VI   0x00000007L
#define PB0_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_L1_MASK__VI    0x00800000L
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MASK__VI      0x00000e00L
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_INIT_MASK__VI         0x00038000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_OFF_MASK__VI          0x000001c0L
#define PB0_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK__VI      0x001c0000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_S2_MASK__VI           0x00000007L
#define PB0_PIF_RX_CTRL__RXPWR_IN_SPDCHNG_MASK__VI      0x00000038L
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED_MASK__VI       0x00007000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE_MASK__VI  0x00400000L
#define PB0_PIF_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE_MASK__VI 0x04000000L
#define PB0_PIF_RX_CTRL__RX_HLD_EIE_COUNT_MASK__VI      0x02000000L
#define PB0_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR_MASK__VI  0x00000020L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_12_MASK__VI      0x00001000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_13_MASK__VI      0x00002000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_14_MASK__VI      0x00004000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_15_MASK__VI      0x00008000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_16_MASK__VI      0x00010000L
#define PB0_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE_MASK__VI 0x000000c0L
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1_MASK__VI 0x00000400L
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2_MASK__VI 0x00000800L
#define PB0_PIF_STRAP_0__STRAP_RX_EI_FILTER_MASK__VI    0x00000300L
#define PB0_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS_MASK__VI 0x00000004L
#define PB0_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS_MASK__VI 0x00000010L
#define PB0_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS_MASK__VI 0x00000002L
#define PB0_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS_MASK__VI 0x00000008L
#define PB0_PIF_TX_CTRL2__TXPHYSTATUS_DELAY_MASK__VI    0x000001c0L
#define PB0_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG_MASK__VI 0x02000000L
#define PB0_PIF_TX_CTRL2__TX_FORCE_DATA_VALID_MASK__VI  0x00200000L
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE_MASK__VI 0x00060000L
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP_MASK__VI  0x00010000L
#define PB0_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY_MASK__VI     0x1c000000L
#define PB0_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY_MASK__VI     0x01c00000L
#define PB0_PIF_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2_MASK__VI 0x20000000L
#define PB0_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT_MASK__VI   0x00000007L
#define PB0_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB0_PIF_TX_CTRL__TXPWR_GATING_IN_L1_MASK__VI    0x00800000L
#define PB0_PIF_TX_CTRL__TXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MASK__VI      0x00000e00L
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_INIT_MASK__VI         0x00038000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_OFF_MASK__VI          0x000001c0L
#define PB0_PIF_TX_CTRL__TXPWR_IN_PLL_OFF_MASK__VI      0x001c0000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_S2_MASK__VI           0x00000007L
#define PB0_PIF_TX_CTRL__TXPWR_IN_SPDCHNG_MASK__VI      0x00000038L
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED_MASK__VI       0x00007000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE_MASK__VI  0x00400000L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00020000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00040000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00008000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1_MASK__VI 0x00000018L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2_MASK__VI 0x00000060L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3_MASK__VI 0x00000180L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE_MASK__VI 0x00000e00L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1_MASK__VI 0x00003000L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2_MASK__VI 0x0000c000L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3_MASK__VI 0x00030000L
#define PB0_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE_MASK__VI 0x80000000L
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS_MASK__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF_MASK__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK_MASK__VI 0x00004000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2_MASK__VI 0x00020000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3_MASK__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME_MASK__VI 0x00000003L
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_PWRON_IN_RAMPDOWN_MASK__VI 0x00000010L
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME_MASK__VI 0x0000000cL
#define PB0_RX_GLB_CTRL_REG8__RX_FSM_L0S_IF_RX_RDY_MASK__VI 0x00000020L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3_MASK__VI 0x00000010L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15_MASK__VI 0x00000080L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7_MASK__VI 0x00000020L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11_MASK__VI 0x00000040L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3_MASK__VI 0x00010000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15_MASK__VI 0x00080000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7_MASK__VI 0x00020000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11_MASK__VI 0x00040000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3_MASK__VI 0x00100000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15_MASK__VI 0x00800000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7_MASK__VI 0x00200000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11_MASK__VI 0x00400000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_RX_LANE0_CTRL_REG0__RX_TERM_EN_0_MASK__VI   0x00004000L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0_MASK__VI 0x00000040L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0_MASK__VI 0x0003fc00L
#define PB0_RX_LANE10_CTRL_REG0__RX_TERM_EN_10_MASK__VI 0x00004000L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10_MASK__VI 0x00000040L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10_MASK__VI 0x0003fc00L
#define PB0_RX_LANE11_CTRL_REG0__RX_TERM_EN_11_MASK__VI 0x00004000L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11_MASK__VI 0x00000040L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11_MASK__VI 0x0003fc00L
#define PB0_RX_LANE12_CTRL_REG0__RX_TERM_EN_12_MASK__VI 0x00004000L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12_MASK__VI 0x00000040L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12_MASK__VI 0x0003fc00L
#define PB0_RX_LANE13_CTRL_REG0__RX_TERM_EN_13_MASK__VI 0x00004000L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13_MASK__VI 0x00000040L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13_MASK__VI 0x0003fc00L
#define PB0_RX_LANE14_CTRL_REG0__RX_TERM_EN_14_MASK__VI 0x00004000L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14_MASK__VI 0x00000040L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14_MASK__VI 0x0003fc00L
#define PB0_RX_LANE15_CTRL_REG0__RX_TERM_EN_15_MASK__VI 0x00004000L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15_MASK__VI 0x00000040L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15_MASK__VI 0x0003fc00L
#define PB0_RX_LANE1_CTRL_REG0__RX_TERM_EN_1_MASK__VI   0x00004000L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1_MASK__VI 0x00000040L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1_MASK__VI 0x0003fc00L
#define PB0_RX_LANE2_CTRL_REG0__RX_TERM_EN_2_MASK__VI   0x00004000L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2_MASK__VI 0x00000040L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2_MASK__VI 0x0003fc00L
#define PB0_RX_LANE3_CTRL_REG0__RX_TERM_EN_3_MASK__VI   0x00004000L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3_MASK__VI 0x00000040L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3_MASK__VI 0x0003fc00L
#define PB0_RX_LANE4_CTRL_REG0__RX_TERM_EN_4_MASK__VI   0x00004000L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4_MASK__VI 0x00000040L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4_MASK__VI 0x0003fc00L
#define PB0_RX_LANE5_CTRL_REG0__RX_TERM_EN_5_MASK__VI   0x00004000L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5_MASK__VI 0x00000040L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5_MASK__VI 0x0003fc00L
#define PB0_RX_LANE6_CTRL_REG0__RX_TERM_EN_6_MASK__VI   0x00004000L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6_MASK__VI 0x00000040L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6_MASK__VI 0x0003fc00L
#define PB0_RX_LANE7_CTRL_REG0__RX_TERM_EN_7_MASK__VI   0x00004000L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7_MASK__VI 0x00000040L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7_MASK__VI 0x0003fc00L
#define PB0_RX_LANE8_CTRL_REG0__RX_TERM_EN_8_MASK__VI   0x00004000L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8_MASK__VI 0x00000040L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8_MASK__VI 0x0003fc00L
#define PB0_RX_LANE9_CTRL_REG0__RX_TERM_EN_9_MASK__VI   0x00004000L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9_MASK__VI 0x00000040L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9_MASK__VI 0x0003fc00L
#define PB0_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON_MASK__VI 0x00000010L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE_MASK__VI 0x00000006L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY_MASK__VI 0x00000080L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT_MASK__VI 0x00001800L
#define PB0_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG_MASK__VI 0x00000400L
#define PB0_STRAP_GLB_REG1__STRAP_RX_EI_FILTER_MASK__VI 0x00000060L
#define PB0_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE_MASK__VI 0x00000018L
#define PB0_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE_MASK__VI 0x00000300L
#define PB0_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME_MASK__VI 0x00000180L
#define PB0_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME_MASK__VI 0x0000001cL
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS0_MASK__VI   0x10000000L
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS1_MASK__VI   0x20000000L
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR_MASK__VI 0xc0000000L
#define PB0_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME_MASK__VI 0x00000060L
#define PB0_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME_MASK__VI 0x00000600L
#define PB0_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME_MASK__VI 0x00001800L
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4_MASK__VI 0x01000000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN_MASK__VI 0x00000004L
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL_MASK__VI 0x00000008L
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN_MASK__VI 0x00000010L
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL_MASK__VI 0x00000020L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT_MASK__VI 0x00000010L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15_MASK__VI 0x30000000L
#define PB1_HW_DEBUG__HW_00_DEBUG_MASK__VI              0x00000001L
#define PB1_HW_DEBUG__HW_01_DEBUG_MASK__VI              0x00000002L
#define PB1_HW_DEBUG__HW_02_DEBUG_MASK__VI              0x00000004L
#define PB1_HW_DEBUG__HW_03_DEBUG_MASK__VI              0x00000008L
#define PB1_HW_DEBUG__HW_04_DEBUG_MASK__VI              0x00000010L
#define PB1_HW_DEBUG__HW_05_DEBUG_MASK__VI              0x00000020L
#define PB1_HW_DEBUG__HW_06_DEBUG_MASK__VI              0x00000040L
#define PB1_HW_DEBUG__HW_07_DEBUG_MASK__VI              0x00000080L
#define PB1_HW_DEBUG__HW_08_DEBUG_MASK__VI              0x00000100L
#define PB1_HW_DEBUG__HW_09_DEBUG_MASK__VI              0x00000200L
#define PB1_HW_DEBUG__HW_10_DEBUG_MASK__VI              0x00000400L
#define PB1_HW_DEBUG__HW_11_DEBUG_MASK__VI              0x00000800L
#define PB1_HW_DEBUG__HW_12_DEBUG_MASK__VI              0x00001000L
#define PB1_HW_DEBUG__HW_13_DEBUG_MASK__VI              0x00002000L
#define PB1_HW_DEBUG__HW_14_DEBUG_MASK__VI              0x00004000L
#define PB1_HW_DEBUG__HW_15_DEBUG_MASK__VI              0x00008000L
#define PB1_HW_DEBUG__HW_16_DEBUG_MASK__VI              0x00010000L
#define PB1_HW_DEBUG__HW_17_DEBUG_MASK__VI              0x00020000L
#define PB1_HW_DEBUG__HW_18_DEBUG_MASK__VI              0x00040000L
#define PB1_HW_DEBUG__HW_19_DEBUG_MASK__VI              0x00080000L
#define PB1_HW_DEBUG__HW_20_DEBUG_MASK__VI              0x00100000L
#define PB1_HW_DEBUG__HW_21_DEBUG_MASK__VI              0x00200000L
#define PB1_HW_DEBUG__HW_22_DEBUG_MASK__VI              0x00400000L
#define PB1_HW_DEBUG__HW_23_DEBUG_MASK__VI              0x00800000L
#define PB1_HW_DEBUG__HW_24_DEBUG_MASK__VI              0x01000000L
#define PB1_HW_DEBUG__HW_25_DEBUG_MASK__VI              0x02000000L
#define PB1_HW_DEBUG__HW_26_DEBUG_MASK__VI              0x04000000L
#define PB1_HW_DEBUG__HW_27_DEBUG_MASK__VI              0x08000000L
#define PB1_HW_DEBUG__HW_28_DEBUG_MASK__VI              0x10000000L
#define PB1_HW_DEBUG__HW_29_DEBUG_MASK__VI              0x20000000L
#define PB1_HW_DEBUG__HW_30_DEBUG_MASK__VI              0x40000000L
#define PB1_HW_DEBUG__HW_31_DEBUG_MASK__VI              0x80000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0_MASK__VI  0x00010000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1_MASK__VI  0x00020000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2_MASK__VI  0x00040000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3_MASK__VI  0x00080000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4_MASK__VI  0x00100000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5_MASK__VI  0x00200000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6_MASK__VI  0x00400000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7_MASK__VI  0x00800000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0_MASK__VI  0x00000001L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1_MASK__VI  0x00000002L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2_MASK__VI  0x00000004L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3_MASK__VI  0x00000008L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4_MASK__VI  0x00000010L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5_MASK__VI  0x00000020L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6_MASK__VI  0x00000040L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7_MASK__VI  0x00000080L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_IGNR_PEND_PWR_MASK__VI 0x00000080L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE_MASK__VI 0x00000003L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE_MASK__VI 0x00000060L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS_MASK__VI 0x00000010L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE_MASK__VI 0x0000000cL
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0_MASK__VI 0x00010000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1_MASK__VI 0x00020000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2_MASK__VI 0x00040000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3_MASK__VI 0x00080000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4_MASK__VI 0x00100000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5_MASK__VI 0x00200000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6_MASK__VI 0x00400000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7_MASK__VI 0x00800000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH_MASK__VI       0x00000040L
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN_MASK__VI 0x00000002L
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_MASK__VI      0x00000180L
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN_MASK__VI 0x00000004L
#define PB1_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD_MASK__VI 0x00000200L
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG_MASK__VI       0x00000038L
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN_MASK__VI 0x00000001L
#define PB1_PIF_CTRL__DTM_FORCE_FREQDIV_X1_MASK__VI     0x00000002L
#define PB1_PIF_CTRL__PHY_RST_PWROK_VDD_MASK__VI        0x00000010L
#define PB1_PIF_CTRL__PIF_PLL_DEGRADE_OFF_VOTE_MASK__VI 0x00000100L
#define PB1_PIF_CTRL__PIF_PLL_DEGRADE_S2_VOTE_MASK__VI  0x00000400L
#define PB1_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT_MASK__VI 0x00000004L
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT_MASK__VI 0x00000008L
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EN_MASK__VI         0x00000001L
#define PB1_PIF_CTRL__PIF_PLL_STATUS_MASK__VI           0x000000c0L
#define PB1_PIF_CTRL__PIF_PLL_UNUSED_OFF_VOTE_MASK__VI  0x00000200L
#define PB1_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD_MASK__VI  0x00100000L
#define PB1_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD_MASK__VI  0x00000020L
#define PB1_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD_MASK__VI  0x00000040L
#define PB1_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD_MASK__VI  0x00000080L
#define PB1_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD_MASK__VI    0x00000001L
#define PB1_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD_MASK__VI    0x00000002L
#define PB1_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD_MASK__VI    0x00000004L
#define PB1_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD_MASK__VI    0x00000008L
#define PB1_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD_MASK__VI    0x00000010L
#define PB1_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD_MASK__VI   0x00000400L
#define PB1_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD_MASK__VI  0x00000800L
#define PB1_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD_MASK__VI    0x00000100L
#define PB1_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD_MASK__VI    0x00000200L
#define PB1_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD_MASK__VI   0x00020000L
#define PB1_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD_MASK__VI    0x00010000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN_MASK__VI 0x00010000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0_MASK__VI 0x00000001L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1_MASK__VI 0x00000002L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2_MASK__VI 0x00000004L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3_MASK__VI 0x00000008L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4_MASK__VI 0x00000010L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5_MASK__VI 0x00000020L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6_MASK__VI 0x00000040L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7_MASK__VI 0x00000080L
#define PB1_PIF_HW_DEBUG__HW_00_DEBUG_MASK__VI          0x00000001L
#define PB1_PIF_HW_DEBUG__HW_01_DEBUG_MASK__VI          0x00000002L
#define PB1_PIF_HW_DEBUG__HW_02_DEBUG_MASK__VI          0x00000004L
#define PB1_PIF_HW_DEBUG__HW_03_DEBUG_MASK__VI          0x00000008L
#define PB1_PIF_HW_DEBUG__HW_04_DEBUG_MASK__VI          0x00000010L
#define PB1_PIF_HW_DEBUG__HW_05_DEBUG_MASK__VI          0x00000020L
#define PB1_PIF_HW_DEBUG__HW_06_DEBUG_MASK__VI          0x00000040L
#define PB1_PIF_HW_DEBUG__HW_07_DEBUG_MASK__VI          0x00000080L
#define PB1_PIF_HW_DEBUG__HW_08_DEBUG_MASK__VI          0x00000100L
#define PB1_PIF_HW_DEBUG__HW_09_DEBUG_MASK__VI          0x00000200L
#define PB1_PIF_HW_DEBUG__HW_10_DEBUG_MASK__VI          0x00000400L
#define PB1_PIF_HW_DEBUG__HW_11_DEBUG_MASK__VI          0x00000800L
#define PB1_PIF_HW_DEBUG__HW_12_DEBUG_MASK__VI          0x00001000L
#define PB1_PIF_HW_DEBUG__HW_13_DEBUG_MASK__VI          0x00002000L
#define PB1_PIF_HW_DEBUG__HW_14_DEBUG_MASK__VI          0x00004000L
#define PB1_PIF_HW_DEBUG__HW_15_DEBUG_MASK__VI          0x00008000L
#define PB1_PIF_LANE0_OVRD2__COEFFICIENTID_0_MASK__VI   0x03000000L
#define PB1_PIF_LANE0_OVRD2__COEFFICIENT_0_MASK__VI     0xfc000000L
#define PB1_PIF_LANE0_OVRD2__ELECIDLEDETEN_0_MASK__VI   0x00040000L
#define PB1_PIF_LANE0_OVRD2__ENABLEFOM_0_MASK__VI       0x00080000L
#define PB1_PIF_LANE0_OVRD2__FREQDIV_0_MASK__VI         0x00000018L
#define PB1_PIF_LANE0_OVRD2__GANGMODE_0_MASK__VI        0x00000007L
#define PB1_PIF_LANE0_OVRD2__LINKSPEED_0_MASK__VI       0x00000060L
#define PB1_PIF_LANE0_OVRD2__REQUESTFOM_0_MASK__VI      0x00100000L
#define PB1_PIF_LANE0_OVRD2__REQUESTTRK_0_MASK__VI      0x00400000L
#define PB1_PIF_LANE0_OVRD2__REQUESTTRN_0_MASK__VI      0x00800000L
#define PB1_PIF_LANE0_OVRD2__RESPONSEMODE_0_MASK__VI    0x00200000L
#define PB1_PIF_LANE0_OVRD2__RXPGENABLE_0_MASK__VI      0x00030000L
#define PB1_PIF_LANE0_OVRD2__RXPWR_0_MASK__VI           0x0000e000L
#define PB1_PIF_LANE0_OVRD2__TWOSYMENABLE_0_MASK__VI    0x00000080L
#define PB1_PIF_LANE0_OVRD2__TXPGENABLE_0_MASK__VI      0x00001800L
#define PB1_PIF_LANE0_OVRD2__TXPWR_0_MASK__VI           0x00000700L
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_EN_0_MASK__VI    0x00010000L
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0_MASK__VI   0x00020000L
#define PB1_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0_MASK__VI 0x00004000L
#define PB1_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0_MASK__VI 0x00008000L
#define PB1_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0_MASK__VI 0x00000100L
#define PB1_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0_MASK__VI 0x00000200L
#define PB1_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0_MASK__VI  0x00000002L
#define PB1_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0_MASK__VI 0x00000001L
#define PB1_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0_MASK__VI 0x00000004L
#define PB1_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0_MASK__VI 0x00000400L
#define PB1_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0_MASK__VI 0x00001000L
#define PB1_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0_MASK__VI 0x00002000L
#define PB1_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0_MASK__VI 0x00000800L
#define PB1_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0_MASK__VI 0x00000080L
#define PB1_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0_MASK__VI    0x00000040L
#define PB1_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0_MASK__VI 0x00000008L
#define PB1_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0_MASK__VI 0x00000020L
#define PB1_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0_MASK__VI    0x00000010L
#define PB1_PIF_LANE1_OVRD2__COEFFICIENTID_1_MASK__VI   0x03000000L
#define PB1_PIF_LANE1_OVRD2__COEFFICIENT_1_MASK__VI     0xfc000000L
#define PB1_PIF_LANE1_OVRD2__ELECIDLEDETEN_1_MASK__VI   0x00040000L
#define PB1_PIF_LANE1_OVRD2__ENABLEFOM_1_MASK__VI       0x00080000L
#define PB1_PIF_LANE1_OVRD2__FREQDIV_1_MASK__VI         0x00000018L
#define PB1_PIF_LANE1_OVRD2__GANGMODE_1_MASK__VI        0x00000007L
#define PB1_PIF_LANE1_OVRD2__LINKSPEED_1_MASK__VI       0x00000060L
#define PB1_PIF_LANE1_OVRD2__REQUESTFOM_1_MASK__VI      0x00100000L
#define PB1_PIF_LANE1_OVRD2__REQUESTTRK_1_MASK__VI      0x00400000L
#define PB1_PIF_LANE1_OVRD2__REQUESTTRN_1_MASK__VI      0x00800000L
#define PB1_PIF_LANE1_OVRD2__RESPONSEMODE_1_MASK__VI    0x00200000L
#define PB1_PIF_LANE1_OVRD2__RXPGENABLE_1_MASK__VI      0x00030000L
#define PB1_PIF_LANE1_OVRD2__RXPWR_1_MASK__VI           0x0000e000L
#define PB1_PIF_LANE1_OVRD2__TWOSYMENABLE_1_MASK__VI    0x00000080L
#define PB1_PIF_LANE1_OVRD2__TXPGENABLE_1_MASK__VI      0x00001800L
#define PB1_PIF_LANE1_OVRD2__TXPWR_1_MASK__VI           0x00000700L
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_EN_1_MASK__VI    0x00010000L
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1_MASK__VI   0x00020000L
#define PB1_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1_MASK__VI 0x00004000L
#define PB1_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1_MASK__VI 0x00008000L
#define PB1_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1_MASK__VI 0x00000100L
#define PB1_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1_MASK__VI 0x00000200L
#define PB1_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1_MASK__VI  0x00000002L
#define PB1_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1_MASK__VI 0x00000001L
#define PB1_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1_MASK__VI 0x00000004L
#define PB1_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1_MASK__VI 0x00000400L
#define PB1_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1_MASK__VI 0x00001000L
#define PB1_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1_MASK__VI 0x00002000L
#define PB1_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1_MASK__VI 0x00000800L
#define PB1_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1_MASK__VI 0x00000080L
#define PB1_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1_MASK__VI    0x00000040L
#define PB1_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1_MASK__VI 0x00000008L
#define PB1_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1_MASK__VI 0x00000020L
#define PB1_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1_MASK__VI    0x00000010L
#define PB1_PIF_LANE2_OVRD2__COEFFICIENTID_2_MASK__VI   0x03000000L
#define PB1_PIF_LANE2_OVRD2__COEFFICIENT_2_MASK__VI     0xfc000000L
#define PB1_PIF_LANE2_OVRD2__ELECIDLEDETEN_2_MASK__VI   0x00040000L
#define PB1_PIF_LANE2_OVRD2__ENABLEFOM_2_MASK__VI       0x00080000L
#define PB1_PIF_LANE2_OVRD2__FREQDIV_2_MASK__VI         0x00000018L
#define PB1_PIF_LANE2_OVRD2__GANGMODE_2_MASK__VI        0x00000007L
#define PB1_PIF_LANE2_OVRD2__LINKSPEED_2_MASK__VI       0x00000060L
#define PB1_PIF_LANE2_OVRD2__REQUESTFOM_2_MASK__VI      0x00100000L
#define PB1_PIF_LANE2_OVRD2__REQUESTTRK_2_MASK__VI      0x00400000L
#define PB1_PIF_LANE2_OVRD2__REQUESTTRN_2_MASK__VI      0x00800000L
#define PB1_PIF_LANE2_OVRD2__RESPONSEMODE_2_MASK__VI    0x00200000L
#define PB1_PIF_LANE2_OVRD2__RXPGENABLE_2_MASK__VI      0x00030000L
#define PB1_PIF_LANE2_OVRD2__RXPWR_2_MASK__VI           0x0000e000L
#define PB1_PIF_LANE2_OVRD2__TWOSYMENABLE_2_MASK__VI    0x00000080L
#define PB1_PIF_LANE2_OVRD2__TXPGENABLE_2_MASK__VI      0x00001800L
#define PB1_PIF_LANE2_OVRD2__TXPWR_2_MASK__VI           0x00000700L
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_EN_2_MASK__VI    0x00010000L
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2_MASK__VI   0x00020000L
#define PB1_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2_MASK__VI 0x00004000L
#define PB1_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2_MASK__VI 0x00008000L
#define PB1_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2_MASK__VI 0x00000100L
#define PB1_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2_MASK__VI 0x00000200L
#define PB1_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2_MASK__VI  0x00000002L
#define PB1_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2_MASK__VI 0x00000001L
#define PB1_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2_MASK__VI 0x00000004L
#define PB1_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2_MASK__VI 0x00000400L
#define PB1_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2_MASK__VI 0x00001000L
#define PB1_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2_MASK__VI 0x00002000L
#define PB1_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2_MASK__VI 0x00000800L
#define PB1_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2_MASK__VI 0x00000080L
#define PB1_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2_MASK__VI    0x00000040L
#define PB1_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2_MASK__VI 0x00000008L
#define PB1_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2_MASK__VI 0x00000020L
#define PB1_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2_MASK__VI    0x00000010L
#define PB1_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK__VI   0x03000000L
#define PB1_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK__VI     0xfc000000L
#define PB1_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK__VI   0x00040000L
#define PB1_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK__VI       0x00080000L
#define PB1_PIF_LANE3_OVRD2__FREQDIV_3_MASK__VI         0x00000018L
#define PB1_PIF_LANE3_OVRD2__GANGMODE_3_MASK__VI        0x00000007L
#define PB1_PIF_LANE3_OVRD2__LINKSPEED_3_MASK__VI       0x00000060L
#define PB1_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK__VI      0x00100000L
#define PB1_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK__VI      0x00400000L
#define PB1_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK__VI      0x00800000L
#define PB1_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK__VI    0x00200000L
#define PB1_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK__VI      0x00030000L
#define PB1_PIF_LANE3_OVRD2__RXPWR_3_MASK__VI           0x0000e000L
#define PB1_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK__VI    0x00000080L
#define PB1_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK__VI      0x00001800L
#define PB1_PIF_LANE3_OVRD2__TXPWR_3_MASK__VI           0x00000700L
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK__VI    0x00010000L
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK__VI   0x00020000L
#define PB1_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK__VI 0x00004000L
#define PB1_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK__VI 0x00008000L
#define PB1_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3_MASK__VI 0x00000100L
#define PB1_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK__VI 0x00000200L
#define PB1_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3_MASK__VI  0x00000002L
#define PB1_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3_MASK__VI 0x00000001L
#define PB1_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3_MASK__VI 0x00000004L
#define PB1_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK__VI 0x00000400L
#define PB1_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK__VI 0x00001000L
#define PB1_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK__VI 0x00002000L
#define PB1_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK__VI 0x00000800L
#define PB1_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3_MASK__VI 0x00000080L
#define PB1_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3_MASK__VI    0x00000040L
#define PB1_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3_MASK__VI 0x00000008L
#define PB1_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3_MASK__VI 0x00000020L
#define PB1_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3_MASK__VI    0x00000010L
#define PB1_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK__VI   0x03000000L
#define PB1_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK__VI     0xfc000000L
#define PB1_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK__VI   0x00040000L
#define PB1_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK__VI       0x00080000L
#define PB1_PIF_LANE4_OVRD2__FREQDIV_4_MASK__VI         0x00000018L
#define PB1_PIF_LANE4_OVRD2__GANGMODE_4_MASK__VI        0x00000007L
#define PB1_PIF_LANE4_OVRD2__LINKSPEED_4_MASK__VI       0x00000060L
#define PB1_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK__VI      0x00100000L
#define PB1_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK__VI      0x00400000L
#define PB1_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK__VI      0x00800000L
#define PB1_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK__VI    0x00200000L
#define PB1_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK__VI      0x00030000L
#define PB1_PIF_LANE4_OVRD2__RXPWR_4_MASK__VI           0x0000e000L
#define PB1_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK__VI    0x00000080L
#define PB1_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK__VI      0x00001800L
#define PB1_PIF_LANE4_OVRD2__TXPWR_4_MASK__VI           0x00000700L
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK__VI    0x00010000L
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK__VI   0x00020000L
#define PB1_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK__VI 0x00004000L
#define PB1_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK__VI 0x00008000L
#define PB1_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK__VI 0x00000100L
#define PB1_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK__VI 0x00000200L
#define PB1_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK__VI  0x00000002L
#define PB1_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK__VI 0x00000001L
#define PB1_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK__VI 0x00000004L
#define PB1_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK__VI 0x00000400L
#define PB1_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK__VI 0x00001000L
#define PB1_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK__VI 0x00002000L
#define PB1_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK__VI 0x00000800L
#define PB1_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK__VI 0x00000080L
#define PB1_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK__VI    0x00000040L
#define PB1_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK__VI 0x00000008L
#define PB1_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK__VI 0x00000020L
#define PB1_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK__VI    0x00000010L
#define PB1_PIF_LANE5_OVRD2__COEFFICIENTID_5_MASK__VI   0x03000000L
#define PB1_PIF_LANE5_OVRD2__COEFFICIENT_5_MASK__VI     0xfc000000L
#define PB1_PIF_LANE5_OVRD2__ELECIDLEDETEN_5_MASK__VI   0x00040000L
#define PB1_PIF_LANE5_OVRD2__ENABLEFOM_5_MASK__VI       0x00080000L
#define PB1_PIF_LANE5_OVRD2__FREQDIV_5_MASK__VI         0x00000018L
#define PB1_PIF_LANE5_OVRD2__GANGMODE_5_MASK__VI        0x00000007L
#define PB1_PIF_LANE5_OVRD2__LINKSPEED_5_MASK__VI       0x00000060L
#define PB1_PIF_LANE5_OVRD2__REQUESTFOM_5_MASK__VI      0x00100000L
#define PB1_PIF_LANE5_OVRD2__REQUESTTRK_5_MASK__VI      0x00400000L
#define PB1_PIF_LANE5_OVRD2__REQUESTTRN_5_MASK__VI      0x00800000L
#define PB1_PIF_LANE5_OVRD2__RESPONSEMODE_5_MASK__VI    0x00200000L
#define PB1_PIF_LANE5_OVRD2__RXPGENABLE_5_MASK__VI      0x00030000L
#define PB1_PIF_LANE5_OVRD2__RXPWR_5_MASK__VI           0x0000e000L
#define PB1_PIF_LANE5_OVRD2__TWOSYMENABLE_5_MASK__VI    0x00000080L
#define PB1_PIF_LANE5_OVRD2__TXPGENABLE_5_MASK__VI      0x00001800L
#define PB1_PIF_LANE5_OVRD2__TXPWR_5_MASK__VI           0x00000700L
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_EN_5_MASK__VI    0x00010000L
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5_MASK__VI   0x00020000L
#define PB1_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5_MASK__VI 0x00004000L
#define PB1_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5_MASK__VI 0x00008000L
#define PB1_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK__VI 0x00000100L
#define PB1_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK__VI 0x00000200L
#define PB1_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK__VI  0x00000002L
#define PB1_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK__VI 0x00000001L
#define PB1_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK__VI 0x00000004L
#define PB1_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK__VI 0x00000400L
#define PB1_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5_MASK__VI 0x00001000L
#define PB1_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5_MASK__VI 0x00002000L
#define PB1_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK__VI 0x00000800L
#define PB1_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK__VI 0x00000080L
#define PB1_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK__VI    0x00000040L
#define PB1_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK__VI 0x00000008L
#define PB1_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK__VI 0x00000020L
#define PB1_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK__VI    0x00000010L
#define PB1_PIF_LANE6_OVRD2__COEFFICIENTID_6_MASK__VI   0x03000000L
#define PB1_PIF_LANE6_OVRD2__COEFFICIENT_6_MASK__VI     0xfc000000L
#define PB1_PIF_LANE6_OVRD2__ELECIDLEDETEN_6_MASK__VI   0x00040000L
#define PB1_PIF_LANE6_OVRD2__ENABLEFOM_6_MASK__VI       0x00080000L
#define PB1_PIF_LANE6_OVRD2__FREQDIV_6_MASK__VI         0x00000018L
#define PB1_PIF_LANE6_OVRD2__GANGMODE_6_MASK__VI        0x00000007L
#define PB1_PIF_LANE6_OVRD2__LINKSPEED_6_MASK__VI       0x00000060L
#define PB1_PIF_LANE6_OVRD2__REQUESTFOM_6_MASK__VI      0x00100000L
#define PB1_PIF_LANE6_OVRD2__REQUESTTRK_6_MASK__VI      0x00400000L
#define PB1_PIF_LANE6_OVRD2__REQUESTTRN_6_MASK__VI      0x00800000L
#define PB1_PIF_LANE6_OVRD2__RESPONSEMODE_6_MASK__VI    0x00200000L
#define PB1_PIF_LANE6_OVRD2__RXPGENABLE_6_MASK__VI      0x00030000L
#define PB1_PIF_LANE6_OVRD2__RXPWR_6_MASK__VI           0x0000e000L
#define PB1_PIF_LANE6_OVRD2__TWOSYMENABLE_6_MASK__VI    0x00000080L
#define PB1_PIF_LANE6_OVRD2__TXPGENABLE_6_MASK__VI      0x00001800L
#define PB1_PIF_LANE6_OVRD2__TXPWR_6_MASK__VI           0x00000700L
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_EN_6_MASK__VI    0x00010000L
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK__VI   0x00020000L
#define PB1_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6_MASK__VI 0x00004000L
#define PB1_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6_MASK__VI 0x00008000L
#define PB1_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6_MASK__VI 0x00000100L
#define PB1_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6_MASK__VI 0x00000200L
#define PB1_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6_MASK__VI  0x00000002L
#define PB1_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6_MASK__VI 0x00000001L
#define PB1_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6_MASK__VI 0x00000004L
#define PB1_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6_MASK__VI 0x00000400L
#define PB1_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6_MASK__VI 0x00001000L
#define PB1_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6_MASK__VI 0x00002000L
#define PB1_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6_MASK__VI 0x00000800L
#define PB1_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6_MASK__VI 0x00000080L
#define PB1_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6_MASK__VI    0x00000040L
#define PB1_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6_MASK__VI 0x00000008L
#define PB1_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6_MASK__VI 0x00000020L
#define PB1_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6_MASK__VI    0x00000010L
#define PB1_PIF_LANE7_OVRD2__COEFFICIENTID_7_MASK__VI   0x03000000L
#define PB1_PIF_LANE7_OVRD2__COEFFICIENT_7_MASK__VI     0xfc000000L
#define PB1_PIF_LANE7_OVRD2__ELECIDLEDETEN_7_MASK__VI   0x00040000L
#define PB1_PIF_LANE7_OVRD2__ENABLEFOM_7_MASK__VI       0x00080000L
#define PB1_PIF_LANE7_OVRD2__FREQDIV_7_MASK__VI         0x00000018L
#define PB1_PIF_LANE7_OVRD2__GANGMODE_7_MASK__VI        0x00000007L
#define PB1_PIF_LANE7_OVRD2__LINKSPEED_7_MASK__VI       0x00000060L
#define PB1_PIF_LANE7_OVRD2__REQUESTFOM_7_MASK__VI      0x00100000L
#define PB1_PIF_LANE7_OVRD2__REQUESTTRK_7_MASK__VI      0x00400000L
#define PB1_PIF_LANE7_OVRD2__REQUESTTRN_7_MASK__VI      0x00800000L
#define PB1_PIF_LANE7_OVRD2__RESPONSEMODE_7_MASK__VI    0x00200000L
#define PB1_PIF_LANE7_OVRD2__RXPGENABLE_7_MASK__VI      0x00030000L
#define PB1_PIF_LANE7_OVRD2__RXPWR_7_MASK__VI           0x0000e000L
#define PB1_PIF_LANE7_OVRD2__TWOSYMENABLE_7_MASK__VI    0x00000080L
#define PB1_PIF_LANE7_OVRD2__TXPGENABLE_7_MASK__VI      0x00001800L
#define PB1_PIF_LANE7_OVRD2__TXPWR_7_MASK__VI           0x00000700L
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_EN_7_MASK__VI    0x00010000L
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7_MASK__VI   0x00020000L
#define PB1_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7_MASK__VI 0x00004000L
#define PB1_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7_MASK__VI 0x00008000L
#define PB1_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK__VI 0x00000100L
#define PB1_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK__VI 0x00000200L
#define PB1_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK__VI  0x00000002L
#define PB1_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK__VI 0x00000001L
#define PB1_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK__VI 0x00000004L
#define PB1_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK__VI 0x00000400L
#define PB1_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK__VI 0x00001000L
#define PB1_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK__VI 0x00002000L
#define PB1_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK__VI 0x00000800L
#define PB1_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK__VI 0x00000080L
#define PB1_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK__VI    0x00000040L
#define PB1_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK__VI 0x00000008L
#define PB1_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK__VI 0x00000020L
#define PB1_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK__VI    0x00000010L
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1_MASK__VI 0x01000000L
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_MODE_MASK__VI    0x00060000L
#define PB1_PIF_RX_CTRL2__EI_DET_OFF_TIME_MASK__VI      0x00e00000L
#define PB1_PIF_RX_CTRL2__EI_DET_ON_TIME_MASK__VI       0x00180000L
#define PB1_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S_MASK__VI   0x00010000L
#define PB1_PIF_RX_CTRL2__RXPHYSTATUS_DELAY_MASK__VI    0x000001c0L
#define PB1_PIF_RX_CTRL2__RX_CDR_XTND_MODE_MASK__VI     0x06000000L
#define PB1_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI_MASK__VI 0x08000000L
#define PB1_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT_MASK__VI   0x00000007L
#define PB1_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_L1_MASK__VI    0x00800000L
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MASK__VI      0x00000e00L
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_INIT_MASK__VI         0x00038000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_OFF_MASK__VI          0x000001c0L
#define PB1_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK__VI      0x001c0000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_S2_MASK__VI           0x00000007L
#define PB1_PIF_RX_CTRL__RXPWR_IN_SPDCHNG_MASK__VI      0x00000038L
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED_MASK__VI       0x00007000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE_MASK__VI  0x00400000L
#define PB1_PIF_RX_CTRL__RX_EI_DET_IN_PS2_DEGRADE_MASK__VI 0x04000000L
#define PB1_PIF_RX_CTRL__RX_HLD_EIE_COUNT_MASK__VI      0x02000000L
#define PB1_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR_MASK__VI  0x00000020L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_12_MASK__VI      0x00001000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_13_MASK__VI      0x00002000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_14_MASK__VI      0x00004000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_15_MASK__VI      0x00008000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_16_MASK__VI      0x00010000L
#define PB1_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE_MASK__VI 0x000000c0L
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1_MASK__VI 0x00000400L
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2_MASK__VI 0x00000800L
#define PB1_PIF_STRAP_0__STRAP_RX_EI_FILTER_MASK__VI    0x00000300L
#define PB1_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS_MASK__VI 0x00000004L
#define PB1_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS_MASK__VI 0x00000010L
#define PB1_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS_MASK__VI 0x00000002L
#define PB1_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS_MASK__VI 0x00000008L
#define PB1_PIF_TX_CTRL2__TXPHYSTATUS_DELAY_MASK__VI    0x000001c0L
#define PB1_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG_MASK__VI 0x02000000L
#define PB1_PIF_TX_CTRL2__TX_FORCE_DATA_VALID_MASK__VI  0x00200000L
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE_MASK__VI 0x00060000L
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP_MASK__VI  0x00010000L
#define PB1_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY_MASK__VI     0x1c000000L
#define PB1_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY_MASK__VI     0x01c00000L
#define PB1_PIF_TX_CTRL2__TX_LINKSPEED_ACK_IN_S2_MASK__VI 0x20000000L
#define PB1_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT_MASK__VI   0x00000007L
#define PB1_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB1_PIF_TX_CTRL__TXPWR_GATING_IN_L1_MASK__VI    0x00800000L
#define PB1_PIF_TX_CTRL__TXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MASK__VI      0x00000e00L
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_INIT_MASK__VI         0x00038000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_OFF_MASK__VI          0x000001c0L
#define PB1_PIF_TX_CTRL__TXPWR_IN_PLL_OFF_MASK__VI      0x001c0000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_S2_MASK__VI           0x00000007L
#define PB1_PIF_TX_CTRL__TXPWR_IN_SPDCHNG_MASK__VI      0x00000038L
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED_MASK__VI       0x00007000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE_MASK__VI  0x00400000L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00020000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00040000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00008000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1_MASK__VI 0x00000018L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2_MASK__VI 0x00000060L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3_MASK__VI 0x00000180L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE_MASK__VI 0x00000e00L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1_MASK__VI 0x00003000L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2_MASK__VI 0x0000c000L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3_MASK__VI 0x00030000L
#define PB1_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE_MASK__VI 0x80000000L
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS_MASK__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF_MASK__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK_MASK__VI 0x00004000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2_MASK__VI 0x00020000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3_MASK__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME_MASK__VI 0x00000003L
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_PWRON_IN_RAMPDOWN_MASK__VI 0x00000010L
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME_MASK__VI 0x0000000cL
#define PB1_RX_GLB_CTRL_REG8__RX_FSM_L0S_IF_RX_RDY_MASK__VI 0x00000020L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3_MASK__VI 0x00000010L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15_MASK__VI 0x00000080L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7_MASK__VI 0x00000020L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11_MASK__VI 0x00000040L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3_MASK__VI 0x00010000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15_MASK__VI 0x00080000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7_MASK__VI 0x00020000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11_MASK__VI 0x00040000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3_MASK__VI 0x00100000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15_MASK__VI 0x00800000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7_MASK__VI 0x00200000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11_MASK__VI 0x00400000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_RX_LANE0_CTRL_REG0__RX_TERM_EN_0_MASK__VI   0x00004000L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0_MASK__VI 0x00000040L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0_MASK__VI 0x0003fc00L
#define PB1_RX_LANE10_CTRL_REG0__RX_TERM_EN_10_MASK__VI 0x00004000L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10_MASK__VI 0x00000040L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10_MASK__VI 0x0003fc00L
#define PB1_RX_LANE11_CTRL_REG0__RX_TERM_EN_11_MASK__VI 0x00004000L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11_MASK__VI 0x00000040L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11_MASK__VI 0x0003fc00L
#define PB1_RX_LANE12_CTRL_REG0__RX_TERM_EN_12_MASK__VI 0x00004000L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12_MASK__VI 0x00000040L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12_MASK__VI 0x0003fc00L
#define PB1_RX_LANE13_CTRL_REG0__RX_TERM_EN_13_MASK__VI 0x00004000L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13_MASK__VI 0x00000040L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13_MASK__VI 0x0003fc00L
#define PB1_RX_LANE14_CTRL_REG0__RX_TERM_EN_14_MASK__VI 0x00004000L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14_MASK__VI 0x00000040L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14_MASK__VI 0x0003fc00L
#define PB1_RX_LANE15_CTRL_REG0__RX_TERM_EN_15_MASK__VI 0x00004000L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15_MASK__VI 0x00000040L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15_MASK__VI 0x0003fc00L
#define PB1_RX_LANE1_CTRL_REG0__RX_TERM_EN_1_MASK__VI   0x00004000L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1_MASK__VI 0x00000040L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1_MASK__VI 0x0003fc00L
#define PB1_RX_LANE2_CTRL_REG0__RX_TERM_EN_2_MASK__VI   0x00004000L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2_MASK__VI 0x00000040L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2_MASK__VI 0x0003fc00L
#define PB1_RX_LANE3_CTRL_REG0__RX_TERM_EN_3_MASK__VI   0x00004000L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3_MASK__VI 0x00000040L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3_MASK__VI 0x0003fc00L
#define PB1_RX_LANE4_CTRL_REG0__RX_TERM_EN_4_MASK__VI   0x00004000L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4_MASK__VI 0x00000040L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4_MASK__VI 0x0003fc00L
#define PB1_RX_LANE5_CTRL_REG0__RX_TERM_EN_5_MASK__VI   0x00004000L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5_MASK__VI 0x00000040L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5_MASK__VI 0x0003fc00L
#define PB1_RX_LANE6_CTRL_REG0__RX_TERM_EN_6_MASK__VI   0x00004000L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6_MASK__VI 0x00000040L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6_MASK__VI 0x0003fc00L
#define PB1_RX_LANE7_CTRL_REG0__RX_TERM_EN_7_MASK__VI   0x00004000L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7_MASK__VI 0x00000040L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7_MASK__VI 0x0003fc00L
#define PB1_RX_LANE8_CTRL_REG0__RX_TERM_EN_8_MASK__VI   0x00004000L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8_MASK__VI 0x00000040L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8_MASK__VI 0x0003fc00L
#define PB1_RX_LANE9_CTRL_REG0__RX_TERM_EN_9_MASK__VI   0x00004000L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9_MASK__VI 0x00000040L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9_MASK__VI 0x0003fc00L
#define PB1_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON_MASK__VI 0x00000010L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE_MASK__VI 0x00000006L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY_MASK__VI 0x00000080L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT_MASK__VI 0x00001800L
#define PB1_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG_MASK__VI 0x00000400L
#define PB1_STRAP_GLB_REG1__STRAP_RX_EI_FILTER_MASK__VI 0x00000060L
#define PB1_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE_MASK__VI 0x00000018L
#define PB1_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE_MASK__VI 0x00000300L
#define PB1_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME_MASK__VI 0x00000180L
#define PB1_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME_MASK__VI 0x0000001cL
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS0_MASK__VI   0x10000000L
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS1_MASK__VI   0x20000000L
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR_MASK__VI 0xc0000000L
#define PB1_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME_MASK__VI 0x00000060L
#define PB1_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME_MASK__VI 0x00000600L
#define PB1_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME_MASK__VI 0x00001800L
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4_MASK__VI 0x01000000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DECODE_ERR_MASK__VI 0x00030000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DISPARITY_ERR_MASK__VI 0x0000c000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_LFSR_IN_SKP_MASK__VI 0x000000c0L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_PARITY_IN_SKP_MASK__VI 0x00000030L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_SYNC_HEADER_MASK__VI 0x00c00000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_DESKEW_ERR_MASK__VI 0x00003000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_FRAMING_ERR_MASK__VI 0x0000000cL
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_INV_OS_IDENTIFIER_MASK__VI 0x00300000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LANE_ERR_MASK__VI 0x00000003L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_OFLOW_MASK__VI 0x00000c00L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_UFLOW_MASK__VI 0x00000300L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_SKP_OS_ERROR_MASK__VI 0x000c0000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_DLLP_MASK__VI 0x00000030L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_TLP_MASK__VI 0x000000c0L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETER_ABORT_MASK__VI 0x00030000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETION_TIMEOUT_MASK__VI 0x000c0000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_ECRC_ERROR_MASK__VI 0x00000c00L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_FLOW_CTL_ERR_MASK__VI 0x00000003L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_MALFORMED_TLP_MASK__VI 0x00003000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_REPLAY_NUM_ROLLOVER_MASK__VI 0x0000000cL
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNEXPECTED_CMPLT_MASK__VI 0x0000c000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNSUPPORTED_REQ_MASK__VI 0x00000300L
#define PCIEP_SRIOV_PRIV_CTRL__RX_SRIOV_VF_MAPPING_MODE_MASK__VI 0x00000003L
#define PCIEP_SRIOV_PRIV_CTRL__SRIOV_SAVE_VFS_ON_VFENABLE_CLR_MASK__VI 0x0000000cL
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT_MASK__VI 0x00000800L
#define PCIE_ARI_CAP__ARI_ACS_FUNC_GROUPS_CAP_MASK__VI  0x00000002L
#define PCIE_ARI_CAP__ARI_MFVC_FUNC_GROUPS_CAP_MASK__VI 0x00000001L
#define PCIE_ARI_CAP__ARI_NEXT_FUNC_NUM_MASK__VI        0x0000ff00L
#define PCIE_ARI_CNTL__ARI_ACS_FUNC_GROUPS_EN_MASK__VI  0x00000002L
#define PCIE_ARI_CNTL__ARI_FUNCTION_GROUP_MASK__VI      0x00000070L
#define PCIE_ARI_CNTL__ARI_MFVC_FUNC_GROUPS_EN_MASK__VI 0x00000001L
#define PCIE_ARI_ENH_CAP_LIST__CAP_ID_MASK__VI          0x0000ffffL
#define PCIE_ARI_ENH_CAP_LIST__CAP_VER_MASK__VI         0x000f0000L
#define PCIE_ARI_ENH_CAP_LIST__NEXT_PTR_MASK__VI        0xfff00000L
#define PCIE_ATS_CAP__GLOBAL_INVALIDATE_SUPPORTED_MASK__VI 0x00000040L
#define PCIE_CNTL2__MST_MEM_DS_EN_MASK__VI              0x40000000L
#define PCIE_CNTL2__REPLAY_MEM_DS_EN_MASK__VI           0x80000000L
#define PCIE_CNTL2__SLV_MEM_DS_EN_MASK__VI              0x20000000L
#define PCIE_CNTL2__TX_ATOMIC_OPS_DISABLE_MASK__VI      0x00002000L
#define PCIE_CNTL2__TX_ATOMIC_ORDERING_DIS_MASK__VI     0x00004000L
#define PCIE_CNTL2__TX_BLOCK_TLP_ON_PM_DIS_MASK__VI     0x00000800L
#define PCIE_CNTL2__TX_NP_MEM_WRITE_SWP_ENCODING_MASK__VI 0x00001000L
#define PCIE_CNTL__RX_RCB_WRONG_PREFIX_DIS_MASK__VI     0x00100000L
#define PCIE_EFUSE2__SPARE_31_1_EFUSE2_MASK__VI         0xfffffffeL
#define PCIE_EFUSE3__SPARE_14_PCIEFUSE3_MASK__VI        0xfffc0000L
#define PCIE_EFUSE3__STRAP_BIF_KILL_GEN3_MASK__VI       0x00020000L
#define PCIE_EFUSE3__STRAP_CEC_ID_MASK__VI              0x0001fffeL
#define PCIE_EFUSE4__CC_WRITE_DISABLE_MASK__VI          0x00000001L
#define PCIE_EFUSE4__SPARE_3_PCIEFUSE4_MASK__VI         0x0000000eL
#define PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID_MASK__VI      0xf0000000L
#define PCIE_EFUSE4__STRAP_BIF_F0_DEVICE_ID_MASK__VI    0x000ffff0L
#define PCIE_EFUSE4__STRAP_BIF_F0_MAJOR_REV_ID_MASK__VI 0x00f00000L
#define PCIE_EFUSE4__STRAP_BIF_F0_MINOR_REV_ID_MASK__VI 0x0f000000L
#define PCIE_EFUSE5__SPARE_16_PCIEFUSE5_MASK__VI        0xfffe0000L
#define PCIE_EFUSE5__STRAP_AZALIA_DID_MASK__VI          0x0001fffeL
#define PCIE_EFUSE6__SPARE_15_PCIEFUSE6_MASK__VI        0xfffe0000L
#define PCIE_EFUSE6__STRAP_BIF_F0_SUPPORTED_PAGE_SIZES_MASK__VI 0x0001fffeL
#define PCIE_EFUSE7__SPARE_15_PCIEFUSE7_MASK__VI        0xfffe0000L
#define PCIE_EFUSE7__STRAP_BIF_F0_SRIOV_VF_DEVICE_ID_MASK__VI 0x0001fffeL
#define PCIE_EFUSE__CHIP_BIF_MODE_MASK__VI              0x08000000L
#define PCIE_EFUSE__ISTRAP_ARBEN0_MASK__VI              0x00000040L
#define PCIE_EFUSE__PCIE_EFUSE_VALID_MASK__VI           0x00000002L
#define PCIE_EFUSE__PPHY_EFUSE_VALID_MASK__VI           0x00000004L
#define PCIE_EFUSE__SPARE_26_7_EFUSE0_MASK__VI          0x07ffff80L
#define PCIE_EFUSE__SPARE_31_28_EFUSE0_MASK__VI         0xf0000000L
#define PCIE_EFUSE__SPARE_5_3_EFUSE0_MASK__VI           0x00000038L
#define PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY_MASK__VI 0x00020000L
#define PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00040000L
#define PCIE_F0_DPA_CNTL__DPA_COMPLIANCE_MODE_MASK__VI  0x00000100L
#define PCIE_HOLD_TRAINING_A__HOLD_TRAINING_A_MASK__VI  0x00000001L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR_MASK__VI 0x0000fc00L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM_MASK__VI  0x3fc00000L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR_MASK__VI 0x003f0000L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR_MASK__VI 0x000003f0L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET_MASK__VI 0x0000000fL
#define PCIE_LC_CNTL4__LC_8GT_SKIP_ORDER_EN_MASK__VI    0x02000000L
#define PCIE_LC_CNTL4__LC_DIS_ASPM_L1_IN_SPEED_CHANGE_MASK__VI 0x00000008L
#define PCIE_LC_CNTL4__LC_DIS_CONTIG_END_SET_CHECK_MASK__VI 0x00000004L
#define PCIE_LC_CNTL4__LC_DSC_CHECK_COEFFS_IN_RLOCK_MASK__VI 0x00000400L
#define PCIE_LC_CNTL4__LC_WAIT_FOR_MORE_TS_IN_RLOCK_MASK__VI 0xfc000000L
#define PCIE_LC_CNTL5__LC_DSC_EQ_FS_LF_INVALID_TO_PRESETS_MASK__VI 0x01000000L
#define PCIE_LC_CNTL6__LC_SPC_MODE_2P5GT_MASK__VI       0x00000001L
#define PCIE_LC_CNTL6__LC_SPC_MODE_5GT_MASK__VI         0x00000004L
#define PCIE_LC_CNTL6__LC_SPC_MODE_8GT_MASK__VI         0x00000010L
#define PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN_MASK__VI 0x00080000L
#define PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN_MASK__VI   0x00100000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE_MASK__VI 0x00000001L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ_MASK__VI 0x00001f80L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ_MASK__VI 0x0007e000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ_MASK__VI 0x0000007eL
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END_MASK__VI 0x01f80000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK__VI 0x7e000000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_MULT_REVERSE_ATTEMP_EN_MASK__VI 0x01000000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RESET_TSX_CNT_IN_RCONFIG_EN_MASK__VI 0x02000000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_WAIT_FOR_L_IDLE_IN_R_IDLE_MASK__VI 0x04000000L
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME_MASK__VI 0xc0000000L
#define PCIE_LC_TRAINING_CNTL__LC_HOT_RESET_QUICK_EXIT_EN_MASK__VI 0x00008000L
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK_MASK__VI 0x20000000L
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_SETS_IN_RCFG_MASK__VI 0x00004000L
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_SCALE_MASK__VI 0x1c000000L
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_VALUE_MASK__VI 0x03ff0000L
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_SCALE_MASK__VI  0x00001c00L
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE_MASK__VI  0x000003ffL
#define PCIE_LTR_ENH_CAP_LIST__CAP_ID_MASK__VI          0x0000ffffL
#define PCIE_LTR_ENH_CAP_LIST__CAP_VER_MASK__VI         0x000f0000L
#define PCIE_LTR_ENH_CAP_LIST__NEXT_PTR_MASK__VI        0xfff00000L
#define PCIE_MC_ADDR0__MC_BASE_ADDR_0_MASK__VI          0xfffff000L
#define PCIE_MC_ADDR0__MC_INDEX_POS_MASK__VI            0x0000003fL
#define PCIE_MC_ADDR1__MC_BASE_ADDR_1_MASK__VI          0xffffffffL
#define PCIE_MC_BLOCK_ALL0__MC_BLOCK_ALL_0_MASK__VI     0xffffffffL
#define PCIE_MC_BLOCK_ALL1__MC_BLOCK_ALL_1_MASK__VI     0xffffffffL
#define PCIE_MC_BLOCK_UNTRANSLATED_0__MC_BLOCK_UNTRANSLATED_0_MASK__VI 0xffffffffL
#define PCIE_MC_BLOCK_UNTRANSLATED_1__MC_BLOCK_UNTRANSLATED_1_MASK__VI 0xffffffffL
#define PCIE_MC_CAP__MC_ECRC_REGEN_SUPP_MASK__VI        0x00008000L
#define PCIE_MC_CAP__MC_MAX_GROUP_MASK__VI              0x0000003fL
#define PCIE_MC_CAP__MC_WIN_SIZE_REQ_MASK__VI           0x00003f00L
#define PCIE_MC_CNTL__MC_ENABLE_MASK__VI                0x00008000L
#define PCIE_MC_CNTL__MC_NUM_GROUP_MASK__VI             0x0000003fL
#define PCIE_MC_ENH_CAP_LIST__CAP_ID_MASK__VI           0x0000ffffL
#define PCIE_MC_ENH_CAP_LIST__CAP_VER_MASK__VI          0x000f0000L
#define PCIE_MC_ENH_CAP_LIST__NEXT_PTR_MASK__VI         0xfff00000L
#define PCIE_MC_RCV0__MC_RECEIVE_0_MASK__VI             0xffffffffL
#define PCIE_MC_RCV1__MC_RECEIVE_1_MASK__VI             0xffffffffL
#define PCIE_OBFF_CNTL__TX_OBFF_ACCEPT_IN_NOND0_MASK__VI 0x00080000L
#define PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE_MASK__VI 0x00040000L
#define PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE_MASK__VI  0x00020000L
#define PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE_MASK__VI 0x00000004L
#define PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE_MASK__VI 0x00010000L
#define PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE_MASK__VI 0x00f00000L
#define PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE_MASK__VI   0x00000001L
#define PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE_MASK__VI 0x00000008L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH_MASK__VI 0x000000f0L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH_MASK__VI 0x00000f00L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD_MASK__VI 0x0000f000L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN_MASK__VI 0x00000002L
#define PCIE_PAGE_REQ_STATUS__PRG_RESPONSE_PASID_REQUIRED_MASK__VI 0x00008000L
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL_MASK__SI__CI      0x00000010L
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL_MASK__VI          0x00000020L
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM_MASK__SI__CI     0x00000060L
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM_MASK__VI         0x000000c0L
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT_MASK__SI__CI      0x00000f80L
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT_MASK__VI          0x00001f00L
#define PCIE_PRBS_MISC__PRBS_TEST_MODE_MASK__SI__CI     0x00000006L
#define PCIE_PRBS_MISC__PRBS_TEST_MODE_MASK__VI         0x0000000eL
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE_MASK__SI__CI 0x00000008L
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE_MASK__VI 0x00000010L
#define PCIE_RXDET_OVERRIDE__RxDetOvrEn_MASK__VI        0x00010000L
#define PCIE_RXDET_OVERRIDE__RxDetOvrVal_MASK__VI       0x0000ffffL
#define PCIE_RX_CNTL2__FLR_EXTEND_MODE_MASK__VI         0x70000000L
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_EN_MASK__VI       0x00000100L
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_MAX_COUNT_MASK__VI 0x03ff0000L
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_SCALE_MASK__VI    0x00000e00L
#define PCIE_RX_CNTL__RX_RCB_FLR_TIMEOUT_DIS_MASK__VI   0x08000000L
#define PCIE_RX_CNTL__RX_TPH_DIS_MASK__VI               0x04000000L
#define PCIE_SRIOV_CAP__SRIOV_ARI_CAP_HIERARCHY_PRESERVED_MASK__VI 0x00000002L
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_CAP_MASK__VI 0x00000001L
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_INTR_MSG_NUM_MASK__VI 0xffe00000L
#define PCIE_SRIOV_CONTROL__SRIOV_ARI_CAP_HIERARCHY_MASK__VI 0x00000010L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_ENABLE_MASK__VI    0x00000001L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_ENABLE_MASK__VI 0x00000002L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_INTR_ENABLE_MASK__VI 0x00000004L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MSE_MASK__VI       0x00000008L
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_ID_MASK__VI        0x0000ffffL
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_VER_MASK__VI       0x000f0000L
#define PCIE_SRIOV_ENH_CAP_LIST__NEXT_PTR_MASK__VI      0xfff00000L
#define PCIE_SRIOV_FIRST_VF_OFFSET__SRIOV_FIRST_VF_OFFSET_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_FUNC_DEP_LINK__SRIOV_FUNC_DEP_LINK_MASK__VI 0x000000ffL
#define PCIE_SRIOV_INITIAL_VFS__SRIOV_INITIAL_VFS_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_NUM_VFS__SRIOV_NUM_VFS_MASK__VI      0x0000ffffL
#define PCIE_SRIOV_STATUS__SRIOV_VF_MIGRATION_STATUS_MASK__VI 0x00000001L
#define PCIE_SRIOV_SUPPORTED_PAGE_SIZE__SRIOV_SUPPORTED_PAGE_SIZE_MASK__VI 0xffffffffL
#define PCIE_SRIOV_SYSTEM_PAGE_SIZE__SRIOV_SYSTEM_PAGE_SIZE_MASK__VI 0xffffffffL
#define PCIE_SRIOV_TOTAL_VFS__SRIOV_TOTAL_VFS_MASK__VI  0x0000ffffL
#define PCIE_SRIOV_VF_BASE_ADDR_0__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_1__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_2__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_3__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_4__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_5__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_DEVICE_ID__SRIOV_VF_DEVICE_ID_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_STRIDE__SRIOV_VF_STRIDE_MASK__VI  0x0000ffffL
#define PCIE_STRAP_F0__STRAP_F0_ARI_EN_MASK__VI         0x20000000L
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_EN_MASK__VI      0x00040000L
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F0__STRAP_F0_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F0__STRAP_F0_ECRC_CHECK_EN_MASK__VI  0x00002000L
#define PCIE_STRAP_F0__STRAP_F0_ECRC_GEN_EN_MASK__VI    0x00004000L
#define PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK__VI          0x00020000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_MULTI_CAP_MASK__VI  0x00e00000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F0__STRAP_F0_NO_RO_ENABLED_P2P_PASSING_MASK__VI 0x10000000L
#define PCIE_STRAP_F0__STRAP_F0_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_F0__STRAP_F0_SRIOV_EN_MASK__VI       0x40000000L
#define PCIE_STRAP_F0__STRAP_F0_VFn_MSI_MULTI_CAP_MASK__VI 0x07000000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_EN_MASK__VI      0x00040000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F1__STRAP_F1_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F1__STRAP_F1_ECRC_CHECK_EN_MASK__VI  0x00002000L
#define PCIE_STRAP_F1__STRAP_F1_ECRC_GEN_EN_MASK__VI    0x00004000L
#define PCIE_STRAP_F1__STRAP_F1_MSI_MULTI_CAP_MASK__VI  0x00e00000L
#define PCIE_STRAP_F1__STRAP_F1_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F1__STRAP_F1_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_EN_MASK__VI      0x00040000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F2__STRAP_F2_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F2__STRAP_F2_ECRC_CHECK_EN_MASK__VI  0x00002000L
#define PCIE_STRAP_F2__STRAP_F2_ECRC_GEN_EN_MASK__VI    0x00004000L
#define PCIE_STRAP_F2__STRAP_F2_MSI_MULTI_CAP_MASK__VI  0x00e00000L
#define PCIE_STRAP_F2__STRAP_F2_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F2__STRAP_F2_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_MISC__STRAP_INTERNAL_ERR_EN_MASK__VI 0x80000000L
#define PCIE_TPH_REQR_CAP__TPH_REQR_DEV_SPC_MODE_SUPPORTED_MASK__VI 0x00000004L
#define PCIE_TPH_REQR_CAP__TPH_REQR_EXTND_TPH_REQR_SUPPORED_MASK__VI 0x00000100L
#define PCIE_TPH_REQR_CAP__TPH_REQR_INT_VEC_MODE_SUPPORTED_MASK__VI 0x00000002L
#define PCIE_TPH_REQR_CAP__TPH_REQR_NO_ST_MODE_SUPPORTED_MASK__VI 0x00000001L
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_LOCATION_MASK__VI 0x00000600L
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_SIZE_MASK__VI 0x07ff0000L
#define PCIE_TPH_REQR_CNTL__TPH_REQR_EN_MASK__VI        0x00000300L
#define PCIE_TPH_REQR_CNTL__TPH_REQR_ST_MODE_SEL_MASK__VI 0x00000007L
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_ID_MASK__VI     0x0000ffffL
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_VER_MASK__VI    0x000f0000L
#define PCIE_TPH_REQR_ENH_CAP_LIST__NEXT_PTR_MASK__VI   0xfff00000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK__VI 0x00004000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE_MASK__VI 0x00001c00L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT_MASK__VI 0x00002000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE_MASK__VI 0x00000380L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN_MASK__VI 0x00008000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE_MASK__VI 0x00000038L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT_MASK__VI 0x00000040L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE_MASK__VI 0x00000007L
#define PCIE_TX_LTR_CNTL__TX_CHK_FC_FOR_L1_MASK__VI     0x00010000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__SOFT_PF_FLR_MASK__VI 0x00000001L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_ID_MASK__VI 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_LENGTH_MASK__VI 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_REV_MASK__VI 0x000f0000L
#define PCIE_WRAP_DTM_MISC__DTM_BULKPHY_FREQDIV_OVERRIDE_MASK__VI 0x00000001L
#define PCIE_WRAP_MISC__STRAP_BIF_HOLD_TRAINING_STICKY_MASK__VI 0x00000002L
#define PCIE_WRAP_MISC__STRAP_BIF_QUICKSIM_START_MASK__VI 0x00000004L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_DI_MASK__VI   0x00000100L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_FI_MASK__VI   0x00000080L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_DI_MASK__VI   0x00000070L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_FI_MASK__VI   0x00000007L
#define PCIE_WRAP_REG_TARG_MISC__CLKEN_MASK_MASK__VI    0x00000001L
#define PCIE_WRAP_SCRATCH1__PCIE_WRAP_SCRATCH1_MASK__VI 0xffffffffL
#define PCIE_WRAP_SCRATCH2__PCIE_WRAP_SCRATCH2_MASK__VI 0xffffffffL
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_BIFCORE_REGISTER_DAISYCHAIN_MASK__VI 0x00000001L
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_WRAPPER_REGISTER_DAISYCHAIN_MASK__VI 0x00000002L
#define PERFCOUNTER_CNTL__PERFCOUNTER_ACTIVE_MASK__VI   0x02000000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTL_SEL_MASK__VI 0xe0000000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_SEL_MASK__VI 0x001f0000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_CNTOFF_START_DIS_MASK__VI 0x00200000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_COUNTED_VALUE_TYPE_MASK__VI 0x08000000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_CVALUE_SEL_MASK__VI 0x00000e00L
#define PERFCOUNTER_CNTL__PERFCOUNTER_EVENT_SEL_MASK__VI 0x000001ffL
#define PERFCOUNTER_CNTL__PERFCOUNTER_HW_CNTL_SEL_MASK__VI 0x00004000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_INC_MODE_MASK__VI 0x00003000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_EN_MASK__VI   0x00800000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_INT_TYPE_MASK__VI 0x04000000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_OFF_MASK_MASK__VI 0x01000000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_RESTART_EN_MASK__VI 0x00400000L
#define PERFCOUNTER_CNTL__PERFCOUNTER_RUNEN_MODE_MASK__VI 0x00008000L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT0_STATE_MASK__VI 0x00000003L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT1_STATE_MASK__VI 0x00000030L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT2_STATE_MASK__VI 0x00000300L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT3_STATE_MASK__VI 0x00003000L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT4_STATE_MASK__VI 0x00030000L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT5_STATE_MASK__VI 0x00300000L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT6_STATE_MASK__VI 0x03000000L
#define PERFCOUNTER_STATE__PERFCOUNTER_CNT7_STATE_MASK__VI 0x30000000L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL0_MASK__VI 0x00000004L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL1_MASK__VI 0x00000040L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL2_MASK__VI 0x00000400L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL3_MASK__VI 0x00004000L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL4_MASK__VI 0x00040000L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL5_MASK__VI 0x00400000L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL6_MASK__VI 0x04000000L
#define PERFCOUNTER_STATE__PERFCOUNTER_STATE_SEL7_MASK__VI 0x40000000L
#define PERFMON_CNTL2__PERFMON_CNTOFF_INT_TYPE_MASK__VI 0x00000001L
#define PERFMON_CNTL__PERFMON_CNTOFF_AND_OR_MASK__VI    0x10000000L
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_ACK_MASK__VI   0x80000000L
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_EN_MASK__VI    0x20000000L
#define PERFMON_CNTL__PERFMON_CNTOFF_INT_STATUS_MASK__VI 0x40000000L
#define PERFMON_CNTL__PERFMON_RPT_COUNT_MASK__VI        0x0fffff00L
#define PERFMON_CNTL__PERFMON_RUN_ENABLE_SEL_MASK__VI   0x000000fcL
#define PERFMON_CNTL__PERFMON_STATE_MASK__VI            0x00000003L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_ACK_MASK__VI 0x00000100L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT0_STATUS_MASK__VI 0x00000001L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_ACK_MASK__VI 0x00000200L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT1_STATUS_MASK__VI 0x00000002L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_ACK_MASK__VI 0x00000400L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT2_STATUS_MASK__VI 0x00000004L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_ACK_MASK__VI 0x00000800L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT3_STATUS_MASK__VI 0x00000008L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_ACK_MASK__VI 0x00001000L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT4_STATUS_MASK__VI 0x00000010L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_ACK_MASK__VI 0x00002000L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS_MASK__VI 0x00000020L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_ACK_MASK__VI 0x00004000L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT6_STATUS_MASK__VI 0x00000040L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_ACK_MASK__VI 0x00008000L
#define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT7_STATUS_MASK__VI 0x00000080L
#define PERFMON_CVALUE_INT_MISC__PERFMON_CVALUE_HI_MASK__VI 0xffff0000L
#define PERFMON_CVALUE_LOW__PERFMON_CVALUE_LOW_MASK__VI 0xffffffffL
#define PERFMON_HI__PERFMON_HI_MASK__VI                 0x0000ffffL
#define PERFMON_HI__PERFMON_READ_SEL_MASK__VI           0xe0000000L
#define PERFMON_LOW__PERFMON_LOW_MASK__VI               0xffffffffL
#define PERFMON_TEST_DEBUG_DATA__PERFMON_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define PERFMON_TEST_DEBUG_INDEX__PERFMON_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define PHY_AUX_CNTL__AUXSLAVE_CLK_PD_EN_MASK__VI       0x00002000L
#define PHY_AUX_CNTL__AUXSLAVE_PAD_MODE_MASK__VI        0x00000008L
#define PHY_AUX_CNTL__AUXSLAVE_PAD_RXSEL_MASK__VI       0x00000004L
#define PHY_AUX_CNTL__AUXSLAVE_PAD_SLEWN_MASK__VI       0x00000001L
#define PHY_AUX_CNTL__AUXSLAVE_PAD_WAKE_MASK__VI        0x00000002L
#define PHY_AUX_CNTL__DDCSLAVE_CLK_EN_MASK__VI          0x00000080L
#define PHY_AUX_CNTL__DDCSLAVE_CLK_PD_EN_MASK__VI       0x00000040L
#define PHY_AUX_CNTL__DDCSLAVE_DATA_EN_MASK__VI         0x00000020L
#define PHY_AUX_CNTL__DDCSLAVE_DATA_PD_EN_MASK__VI      0x00000010L
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE0_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE0_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE0_PG_CONFIG__PIPE0_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE0_PG_ENABLE__PIPE0_POWER_GATE_MASK__VI      0x00000001L
#define PIPE0_PG_STATUS__PIPE0_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE0_PG_STATUS__PIPE0_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE0_PG_STATUS__PIPE0_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE0_PG_STATUS__PIPE0_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE0_PG_STATUS__PIPE0_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE1_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE1_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE1_PG_CONFIG__PIPE1_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE1_PG_ENABLE__PIPE1_POWER_GATE_MASK__VI      0x00000001L
#define PIPE1_PG_STATUS__PIPE1_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE1_PG_STATUS__PIPE1_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE1_PG_STATUS__PIPE1_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE1_PG_STATUS__PIPE1_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE1_PG_STATUS__PIPE1_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE2_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE2_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE2_PG_CONFIG__PIPE2_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE2_PG_ENABLE__PIPE2_POWER_GATE_MASK__VI      0x00000001L
#define PIPE2_PG_STATUS__PIPE2_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE2_PG_STATUS__PIPE2_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE2_PG_STATUS__PIPE2_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE2_PG_STATUS__PIPE2_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE2_PG_STATUS__PIPE2_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE3_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE3_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE3_PG_CONFIG__PIPE3_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE3_PG_ENABLE__PIPE3_POWER_GATE_MASK__VI      0x00000001L
#define PIPE3_PG_STATUS__PIPE3_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE3_PG_STATUS__PIPE3_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE3_PG_STATUS__PIPE3_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE3_PG_STATUS__PIPE3_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE3_PG_STATUS__PIPE3_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE4_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE4_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE4_PG_CONFIG__PIPE4_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE4_PG_ENABLE__PIPE4_POWER_GATE_MASK__VI      0x00000001L
#define PIPE4_PG_STATUS__PIPE4_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE4_PG_STATUS__PIPE4_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE4_PG_STATUS__PIPE4_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE4_PG_STATUS__PIPE4_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE4_PG_STATUS__PIPE4_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATED_MASK__VI 0x00000007L
#define PIPE5_DMIF_BUFFER_CONTROL__DMIF_BUFFERS_ALLOCATION_COMPLETED_MASK__VI 0x00000010L
#define PIPE5_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE5_PG_CONFIG__PIPE5_POWER_FORCEON_MASK__VI   0x00000001L
#define PIPE5_PG_ENABLE__PIPE5_POWER_GATE_MASK__VI      0x00000001L
#define PIPE5_PG_STATUS__PIPE5_DEBUG_PWR_STATUS_MASK__VI 0x03000000L
#define PIPE5_PG_STATUS__PIPE5_DESIRED_PWR_STATE_MASK__VI 0x10000000L
#define PIPE5_PG_STATUS__PIPE5_PGFSM_PWR_STATUS_MASK__VI 0xc0000000L
#define PIPE5_PG_STATUS__PIPE5_PGFSM_READ_DATA_MASK__VI 0x00ffffffL
#define PIPE5_PG_STATUS__PIPE5_REQUESTED_PWR_STATE_MASK__VI 0x20000000L
#define PIPE6_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__VI 0x0000ffffL
#define PIPE6_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIPE7_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__VI 0x0000ffffL
#define PIPE7_MAX_REQUESTS__MAX_REQUESTS_MASK__VI       0x000003ffL
#define PIXCLK0_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL0_MASK__VI 0x00000030L
#define PIXCLK0_RESYNC_CNTL__PIXCLK0_RESYNC_ENABLE_MASK__VI 0x00000001L
#define PLL_ANALOG_CNTL__PLL_ANALOGOUT_MUX_CNTL_MASK__VI 0x000001e0L
#define PLL_ANALOG_CNTL__PLL_ANALOG_MUX_CNTL_MASK__VI   0x0000001eL
#define PLL_ANALOG_CNTL__PLL_ANALOG_TEST_EN_MASK__VI    0x00000001L
#define PLL_ANALOG_CNTL__PLL_CALIB_FASTCAL_MASK__VI     0x00020000L
#define PLL_ANALOG_CNTL__PLL_CALIB_FBDIV_MASK__VI       0x0001c000L
#define PLL_ANALOG_CNTL__PLL_REGREF_TRIM_MASK__VI       0x00003e00L
#define PLL_ANALOG_CNTL__PLL_TEST_SSAMP_EN_MASK__VI     0x00040000L
#define PLL_ANALOG__PLL_CAL_MODE_MASK__VI               0x0000001fL
#define PLL_ANALOG__PLL_CP_MASK__VI                     0x00000f00L
#define PLL_ANALOG__PLL_IBIAS_MASK__VI                  0xff000000L
#define PLL_ANALOG__PLL_LF_MODE_MASK__VI                0x001ff000L
#define PLL_ANALOG__PLL_PFD_PULSE_SEL_MASK__VI          0x00000060L
#define PLL_ANALOG__PLL_VREG_FB_TRIM_MASK__VI           0x00e00000L
#define PLL_CNTL__PLL_ANTIGLITCH_RESETB_MASK__VI        0x00000080L
#define PLL_CNTL__PLL_ANTI_GLITCH_RESET_MASK__VI        0x00002000L
#define PLL_CNTL__PLL_BYPASS_CAL_MASK__VI               0x00000004L
#define PLL_CNTL__PLL_CALIB_DONE_MASK__VI               0x00100000L
#define PLL_CNTL__PLL_CALREF_MASK__VI                   0x00000300L
#define PLL_CNTL__PLL_CAL_BYPASS_REFDIV_MASK__VI        0x00000400L
#define PLL_CNTL__PLL_DIG_SPARE_MASK__VI                0xfc000000L
#define PLL_CNTL__PLL_LOCKED_MASK__VI                   0x00200000L
#define PLL_CNTL__PLL_LOCK_FREQ_SEL_MASK__VI            0x00080000L
#define PLL_CNTL__PLL_PCIE_REFCLK_SEL_MASK__VI          0x00000040L
#define PLL_CNTL__PLL_POST_DIV_SRC_MASK__VI             0x00000008L
#define PLL_CNTL__PLL_POWER_DOWN_MASK__VI               0x00000002L
#define PLL_CNTL__PLL_REFCLK_RECV_EN_MASK__VI           0x00400000L
#define PLL_CNTL__PLL_REFCLK_RECV_SEL_MASK__VI          0x00800000L
#define PLL_CNTL__PLL_REFCLK_SEL_MASK__VI               0x00001800L
#define PLL_CNTL__PLL_REF_DIV_SRC_MASK__VI              0x00070000L
#define PLL_CNTL__PLL_RESET_MASK__VI                    0x00000001L
#define PLL_CNTL__PLL_TIMING_MODE_STATUS_MASK__VI       0x03000000L
#define PLL_CNTL__PLL_VCOREF_MASK__VI                   0x00000030L
#define PLL_CNTL__PLL_XOCLK_DRV_R_EN_MASK__VI           0x00004000L
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_CNTL_MASK__VI     0x00ff0000L
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_EN_MASK__VI       0x08000000L
#define PLL_DEBUG_CNTL__PLL_DEBUG_ADC_READBACK_MASK__VI 0x07000000L
#define PLL_DEBUG_CNTL__PLL_DEBUG_CLK_SEL_MASK__VI      0x00001f00L
#define PLL_DEBUG_CNTL__PLL_DEBUG_MUXOUT_SEL_MASK__VI   0x000000f0L
#define PLL_DEBUG_CNTL__PLL_DEBUG_SIGNALS_ENABLE_MASK__VI 0x00000001L
#define PLL_DS_CNTL__PLL_DS_FRAC_MASK__VI               0x0000ffffL
#define PLL_DS_CNTL__PLL_DS_MODE_MASK__VI               0x00040000L
#define PLL_DS_CNTL__PLL_DS_ORDER_MASK__VI              0x00030000L
#define PLL_DS_CNTL__PLL_DS_PRBS_EN_MASK__VI            0x00080000L
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_CNTL_MASK__VI   0x00000030L
#define PLL_FB_DIV__PLL_FB_DIV_FRACTION_MASK__VI        0x0000000fL
#define PLL_FB_DIV__PLL_FB_DIV_MASK__VI                 0x0fff0000L
#define PLL_IDCLK_CNTL__PLL_CML_A_DRVSTR_MASK__VI       0x0c000000L
#define PLL_IDCLK_CNTL__PLL_CML_B_DRVSTR_MASK__VI       0x30000000L
#define PLL_IDCLK_CNTL__PLL_CUR_LTDP_MASK__VI           0x00300000L
#define PLL_IDCLK_CNTL__PLL_CUR_PREDRV_MASK__VI         0x00c00000L
#define PLL_IDCLK_CNTL__PLL_CUR_TMDP_MASK__VI           0x03000000L
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_MASK__VI      0x000f0000L
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_RESET_MASK__VI 0x00000100L
#define PLL_IDCLK_CNTL__PLL_DIFF_POST_DIV_SELECT_MASK__VI 0x00001000L
#define PLL_IDCLK_CNTL__PLL_IDCLK_EN_MASK__VI           0x00000010L
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_DIFF_EN_MASK__VI 0x00000002L
#define PLL_IDCLK_CNTL__PLL_LTDP_IDCLK_EN_MASK__VI      0x00000001L
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_DIFF_EN_MASK__VI 0x00000008L
#define PLL_IDCLK_CNTL__PLL_TMDP_IDCLK_EN_MASK__VI      0x00000004L
#define PLL_MACRO_CNTL_RESERVED0__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED10__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED11__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED12__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED13__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED14__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED15__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED16__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED17__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED18__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED19__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED1__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED20__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED21__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED22__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED23__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED24__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED25__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED26__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED27__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED28__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED29__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED2__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED30__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED31__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED32__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED33__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED34__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED35__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED36__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED37__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED38__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED39__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED3__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED40__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED41__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED4__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED5__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED6__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED7__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED8__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_MACRO_CNTL_RESERVED9__PLL_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define PLL_POST_DIV__PLL_POST_DIV1P5_DISPCLK_MASK__VI  0x00000080L
#define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK_MASK__VI 0x00008000L
#define PLL_POST_DIV__PLL_POST_DIV_DVOCLK_MASK__VI      0x00007f00L
#define PLL_POST_DIV__PLL_POST_DIV_IDCLK_MASK__VI       0x007f0000L
#define PLL_POST_DIV__PLL_POST_DIV_PIXCLK_MASK__VI      0x0000007fL
#define PLL_REF_DIV__PLL_CALIBRATION_REF_DIV_MASK__VI   0x0000f000L
#define PLL_REF_DIV__PLL_REF_DIV_MASK__VI               0x000003ffL
#define PLL_SS_AMOUNT_DSFRAC__PLL_SS_AMOUNT_DSFRAC_MASK__VI 0x0000ffffL
#define PLL_SS_CNTL__PLL_SS_AMOUNT_FBDIV_MASK__VI       0x000000ffL
#define PLL_SS_CNTL__PLL_SS_AMOUNT_NFRAC_SLIP_MASK__VI  0x00000f00L
#define PLL_SS_CNTL__PLL_SS_EN_MASK__VI                 0x00001000L
#define PLL_SS_CNTL__PLL_SS_MODE_MASK__VI               0x00002000L
#define PLL_SS_CNTL__PLL_SS_STEP_SIZE_DSFRAC_MASK__VI   0xffff0000L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_RST_TEST_MASK__VI 0x00000080L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCKED_STICKY_TEST_READBACK_MASK__VI 0x00000100L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DETECT_ENABLE_MASK__VI 0x00000001L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_COUNT_MASK__VI 0x00000070L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_DET_RES100_SELECT_MASK__VI 0x00000002L
#define PLL_UNLOCK_DETECT_CNTL__PLL_UNLOCK_STICKY_STATUS_MASK__VI 0x00000004L
#define PLL_UPDATE_CNTL__PLL_AUTO_RESET_DISABLE_MASK__VI 0x00010000L
#define PLL_UPDATE_CNTL__PLL_UPDATE_PENDING_MASK__VI    0x00000001L
#define PLL_UPDATE_CNTL__PLL_UPDATE_POINT_MASK__VI      0x00000100L
#define PLL_UPDATE_LOCK__PLL_UPDATE_LOCK_MASK__VI       0x00000001L
#define PLL_VREG_CNTL__PLL_BG_VREG_BIAS_MASK__VI        0x00300000L
#define PLL_VREG_CNTL__PLL_VREF_SEL_MASK__VI            0x04000000L
#define PLL_VREG_CNTL__PLL_VREG_BIAS_MASK__VI           0xf0000000L
#define PLL_VREG_CNTL__PLL_VREG_CNTL_MASK__VI           0x000fffffL
#define PLL_XOR_LOCK__PLL_FAST_LOCK_MODE_EN_MASK__VI    0x10000000L
#define PLL_XOR_LOCK__PLL_LOCK_COUNT_SEL_MASK__VI       0x000f0000L
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_OPAMP_BIAS_MASK__VI 0x0c000000L
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_RESOLUTION_FFB_MASK__VI 0x03800000L
#define PLL_XOR_LOCK__PLL_LOCK_DETECTOR_RESOLUTION_FREF_MASK__VI 0x00700000L
#define PLL_XOR_LOCK__PLL_SPARE_MASK__VI                0x00003f00L
#define PLL_XOR_LOCK__PLL_XOR_LOCK_MASK__VI             0x00000001L
#define PLL_XOR_LOCK__PLL_XOR_LOCK_READBACK_MASK__VI    0x00000002L
#define PM_FUSES_10__GnbLPML_0_MASK__VI                 0xff000000L
#define PM_FUSES_10__GnbLPML_1_MASK__VI                 0x00ff0000L
#define PM_FUSES_10__GnbLPML_2_MASK__VI                 0x0000ff00L
#define PM_FUSES_10__GnbLPML_3_MASK__VI                 0x000000ffL
#define PM_FUSES_11__GnbLPML_4_MASK__VI                 0xff000000L
#define PM_FUSES_11__GnbLPML_5_MASK__VI                 0x00ff0000L
#define PM_FUSES_11__GnbLPML_6_MASK__VI                 0x0000ff00L
#define PM_FUSES_11__GnbLPML_7_MASK__VI                 0x000000ffL
#define PM_FUSES_12__GnbLPML_10_MASK__VI                0x0000ff00L
#define PM_FUSES_12__GnbLPML_11_MASK__VI                0x000000ffL
#define PM_FUSES_12__GnbLPML_8_MASK__VI                 0xff000000L
#define PM_FUSES_12__GnbLPML_9_MASK__VI                 0x00ff0000L
#define PM_FUSES_13__GnbLPML_12_MASK__VI                0xff000000L
#define PM_FUSES_13__GnbLPML_13_MASK__VI                0x00ff0000L
#define PM_FUSES_13__GnbLPML_14_MASK__VI                0x0000ff00L
#define PM_FUSES_13__GnbLPML_15_MASK__VI                0x000000ffL
#define PM_FUSES_14__GnbLPMLMaxVid_MASK__VI             0xff000000L
#define PM_FUSES_14__GnbLPMLMinVid_MASK__VI             0x00ff0000L
#define PM_FUSES_14__Reserved1_0_MASK__VI               0x0000ff00L
#define PM_FUSES_14__Reserved1_1_MASK__VI               0x000000ffL
#define PM_FUSES_15__BapmVddCBaseLeakageHiSidd_MASK__VI 0xffff0000L
#define PM_FUSES_15__BapmVddCBaseLeakageLoSidd_MASK__VI 0x0000ffffL
#define PM_FUSES_1__SviLoadLineEn_MASK__VI              0xff000000L
#define PM_FUSES_1__SviLoadLineOffsetVddC_MASK__VI      0x000000ffL
#define PM_FUSES_1__SviLoadLineTrimVddC_MASK__VI        0x0000ff00L
#define PM_FUSES_1__SviLoadLineVddC_MASK__VI            0x00ff0000L
#define PM_FUSES_2__TDC_MAWt_MASK__VI                   0x000000ffL
#define PM_FUSES_2__TDC_VDDC_PkgLimit_MASK__VI          0xffff0000L
#define PM_FUSES_2__TDC_VDDC_ThrottleReleaseLimitPerc_MASK__VI 0x0000ff00L
#define PM_FUSES_3__LPMLTemperatureMax_MASK__VI         0x0000ff00L
#define PM_FUSES_3__LPMLTemperatureMin_MASK__VI         0x00ff0000L
#define PM_FUSES_3__Reserved_MASK__VI                   0x000000ffL
#define PM_FUSES_3__TdcWaterfallCtl_MASK__VI            0xff000000L
#define PM_FUSES_4__LPMLTemperatureScaler_0_MASK__VI    0xff000000L
#define PM_FUSES_4__LPMLTemperatureScaler_1_MASK__VI    0x00ff0000L
#define PM_FUSES_4__LPMLTemperatureScaler_2_MASK__VI    0x0000ff00L
#define PM_FUSES_4__LPMLTemperatureScaler_3_MASK__VI    0x000000ffL
#define PM_FUSES_5__LPMLTemperatureScaler_4_MASK__VI    0xff000000L
#define PM_FUSES_5__LPMLTemperatureScaler_5_MASK__VI    0x00ff0000L
#define PM_FUSES_5__LPMLTemperatureScaler_6_MASK__VI    0x0000ff00L
#define PM_FUSES_5__LPMLTemperatureScaler_7_MASK__VI    0x000000ffL
#define PM_FUSES_6__LPMLTemperatureScaler_10_MASK__VI   0x0000ff00L
#define PM_FUSES_6__LPMLTemperatureScaler_11_MASK__VI   0x000000ffL
#define PM_FUSES_6__LPMLTemperatureScaler_8_MASK__VI    0xff000000L
#define PM_FUSES_6__LPMLTemperatureScaler_9_MASK__VI    0x00ff0000L
#define PM_FUSES_7__LPMLTemperatureScaler_12_MASK__VI   0xff000000L
#define PM_FUSES_7__LPMLTemperatureScaler_13_MASK__VI   0x00ff0000L
#define PM_FUSES_7__LPMLTemperatureScaler_14_MASK__VI   0x0000ff00L
#define PM_FUSES_7__LPMLTemperatureScaler_15_MASK__VI   0x000000ffL
#define PM_FUSES_8__FuzzyFan_ErrorRateSetDelta_MASK__VI 0x0000ffffL
#define PM_FUSES_8__FuzzyFan_ErrorSetDelta_MASK__VI     0xffff0000L
#define PM_FUSES_9__FuzzyFan_PwmSetDelta_MASK__VI       0xffff0000L
#define PM_FUSES_9__Reserved6_MASK__VI                  0x0000ffffL
#define PPLL_DEBUG_MUX_CNTL__DEBUG_BUS_MUX_SEL_MASK__VI 0x0000001fL
#define PPLL_DIV_UPDATE_DEBUG__PLL_FB_DIV_CHANGED_MASK__VI 0x00000002L
#define PPLL_DIV_UPDATE_DEBUG__PLL_REF_DIV_CHANGED_MASK__VI 0x00000001L
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_ACK_MASK__VI  0x00000080L
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_CURRENT_STATE_MASK__VI 0x00000018L
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_ENABLE_MASK__VI 0x00000020L
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_PENDING_MASK__VI 0x00000004L
#define PPLL_DIV_UPDATE_DEBUG__PLL_UPDATE_REQ_MASK__VI  0x00000040L
#define PPLL_SPARE0__PLL_SPARE0_MASK__VI                0xffffffffL
#define PPLL_SPARE1__PLL_SPARE1_MASK__VI                0xffffffffL
#define PPLL_STATUS_DEBUG__PLL_CAL_RESULT_MASK__VI      0x001e0000L
#define PPLL_STATUS_DEBUG__PLL_DEBUG_BUS_MASK__VI       0x0000ffffL
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_ISO_ENB_MASK__VI 0x01000000L
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_S_MASK__VI     0x02000000L
#define PPLL_STATUS_DEBUG__PLL_POWERGOOD_V_MASK__VI     0x04000000L
#define PPLL_STATUS_DEBUG__PLL_UNLOCK_MASK__VI          0x00010000L
#define PRESCALE_CONTROL__PRESCALE_MODE_MASK__VI        0x00000003L
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_BYPASS_MASK__VI 0x00000010L
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_B_SIGN_MASK__VI 0x00000008L
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_G_SIGN_MASK__VI 0x00000004L
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_R_SIGN_MASK__VI 0x00000002L
#define PRESCALE_GRPH_CONTROL__GRPH_PRESCALE_SELECT_MASK__VI 0x00000001L
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_BYPASS_MASK__VI 0x00000010L
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CB_SIGN_MASK__VI 0x00000002L
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_CR_SIGN_MASK__VI 0x00000008L
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_SELECT_MASK__VI 0x00000001L
#define PRESCALE_OVL_CONTROL__OVL_PRESCALE_Y_SIGN_MASK__VI 0x00000004L
#define PRESCALE_VALUES_B__PRESCALE_BIAS_B_MASK__VI     0x0000ffffL
#define PRESCALE_VALUES_B__PRESCALE_SCALE_B_MASK__VI    0xffff0000L
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_BIAS_B_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_GRPH_B__GRPH_PRESCALE_SCALE_B_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_BIAS_G_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_GRPH_G__GRPH_PRESCALE_SCALE_G_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_BIAS_R_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_GRPH_R__GRPH_PRESCALE_SCALE_R_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_G__PRESCALE_BIAS_G_MASK__VI     0x0000ffffL
#define PRESCALE_VALUES_G__PRESCALE_SCALE_G_MASK__VI    0xffff0000L
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_BIAS_CB_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_OVL_CB__OVL_PRESCALE_SCALE_CB_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_BIAS_CR_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_OVL_CR__OVL_PRESCALE_SCALE_CR_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_BIAS_Y_MASK__VI 0x0000ffffL
#define PRESCALE_VALUES_OVL_Y__OVL_PRESCALE_SCALE_Y_MASK__VI 0xffff0000L
#define PRESCALE_VALUES_R__PRESCALE_BIAS_R_MASK__VI     0x0000ffffL
#define PRESCALE_VALUES_R__PRESCALE_SCALE_R_MASK__VI    0xffff0000L
#define PWR_AVFS0_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS0_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS0_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS10_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS10_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS10_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS11_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS11_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS11_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS12_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS12_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS12_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS13_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS13_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS13_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS14_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS14_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS14_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS15_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS15_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS15_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS16_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS16_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS16_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS17_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS17_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS17_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS18_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS18_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS18_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS19_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS19_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS19_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS1_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS1_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS1_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS20_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS20_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS20_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS21_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS21_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS21_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS22_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS22_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS22_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS23_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS23_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS23_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS24_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS24_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS24_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS25_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS25_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS25_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS26_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS26_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS26_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS27_CNTL_STATUS__AlarmFlag_MASK__VI      0x00000200L
#define PWR_AVFS27_CNTL_STATUS__MmDatOut_MASK__VI       0x000000ffL
#define PWR_AVFS27_CNTL_STATUS__PsmTdo_MASK__VI         0x00000100L
#define PWR_AVFS2_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS2_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS2_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS3_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS3_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS3_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS4_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS4_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS4_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS5_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS5_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS5_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS6_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS6_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS6_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS7_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS7_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS7_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS8_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS8_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS8_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS9_CNTL_STATUS__AlarmFlag_MASK__VI       0x00000200L
#define PWR_AVFS9_CNTL_STATUS__MmDatOut_MASK__VI        0x000000ffL
#define PWR_AVFS9_CNTL_STATUS__PsmTdo_MASK__VI          0x00000100L
#define PWR_AVFS_CNTL__AvfsRst_MASK__VI                 0x01000000L
#define PWR_AVFS_CNTL__DeepSleepIsolateEn_MASK__VI      0x04000000L
#define PWR_AVFS_CNTL__Isolate_MASK__VI                 0x00800000L
#define PWR_AVFS_CNTL__MmBusIn_MASK__VI                 0x000000ffL
#define PWR_AVFS_CNTL__MmLclRdEn_MASK__VI               0x00000100L
#define PWR_AVFS_CNTL__MmLclSz_MASK__VI                 0x00000c00L
#define PWR_AVFS_CNTL__MmLclWrEn_MASK__VI               0x00000200L
#define PWR_AVFS_CNTL__MmState_MASK__VI                 0x0003f000L
#define PWR_AVFS_CNTL__PccIsolateEn_MASK__VI            0x02000000L
#define PWR_AVFS_CNTL__PsmEn_MASK__VI                   0x00200000L
#define PWR_AVFS_CNTL__PsmGater_MASK__VI                0x00080000L
#define PWR_AVFS_CNTL__PsmScanMode_MASK__VI             0x00040000L
#define PWR_AVFS_CNTL__PsmTrst_MASK__VI                 0x00100000L
#define PWR_AVFS_CNTL__SkipPhaseEn_MASK__VI             0x00400000L
#define PWR_AVFS_SEL__AvfsSel_MASK__VI                  0x0fffffffL
#define PWR_CKS_CNTL__CKS_BYPASS_MASK__VI               0x00000001L
#define PWR_CKS_CNTL__CKS_FSM_WAIT_CYCLES_MASK__VI      0x0000f000L
#define PWR_CKS_CNTL__CKS_LDO_READY_COUNT_VAL_MASK__VI  0x7f800000L
#define PWR_CKS_CNTL__CKS_LDO_REFSEL_MASK__VI           0x003c0000L
#define PWR_CKS_CNTL__CKS_NO_EXTRA_COARSE_STEP_MASK__VI 0x00020000L
#define PWR_CKS_CNTL__CKS_PCCEnable_MASK__VI            0x00000002L
#define PWR_CKS_CNTL__CKS_SAMPLE_SIZE_MASK__VI          0x00000f00L
#define PWR_CKS_CNTL__CKS_SKIP_PHASE_BYPASS_MASK__VI    0x00000080L
#define PWR_CKS_CNTL__CKS_STRETCH_AMOUNT_MASK__VI       0x00000078L
#define PWR_CKS_CNTL__CKS_TEMP_COMP_MASK__VI            0x00000004L
#define PWR_CKS_CNTL__CKS_USE_FOR_LOW_FREQ_MASK__VI     0x00010000L
#define PWR_CKS_CNTL__DDT_DEBUS_SEL_MASK__VI            0x00400000L
#define PWR_CKS_ENABLE__DS_HAND_SHAKE_EN_MASK__VI       0x00000080L
#define PWR_CKS_ENABLE__IGNORE_DROOP_DETECT_MASK__VI    0x00000008L
#define PWR_CKS_ENABLE__MET_CTRL_SEL_MASK__VI           0x00000060L
#define PWR_CKS_ENABLE__PCC_HAND_SHAKE_EN_MASK__VI      0x00000010L
#define PWR_CKS_ENABLE__STRETCH_ENABLE_MASK__VI         0x00000001L
#define PWR_CKS_ENABLE__masterReset_MASK__VI            0x00000002L
#define PWR_CKS_ENABLE__staticEnable_MASK__VI           0x00000004L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK__VI 0x01ffffffL
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_DISABLE_MASK__VI 0x04000000L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK__VI 0x02000000L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK_MASK__VI 0x08000000L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MODE_MASK__VI 0x40000000L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_STAT_AK_MASK__VI 0x10000000L
#define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_TYPE_MASK__VI 0x20000000L
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_MASK__VI  0x00000004L
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_RUNNING_MASK__VI 0x00000001L
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_INT_STAT_MASK__VI 0x00000002L
#define PWR_DISP_TIMER2_DEBUG__DISP_TIMER_RUN_VAL_MASK__VI 0xffffff80L
#define PWR_DISP_TIMER_CONTROL2__DISP_TIMER_PULSE_WIDTH_MASK__VI 0x000003ffL
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK__VI 0x01ffffffL
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_DISABLE_MASK__VI 0x04000000L
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK__VI 0x02000000L
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK_MASK__VI 0x08000000L
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_MODE_MASK__VI 0x40000000L
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK__VI 0x10000000L
#define PWR_DISP_TIMER_CONTROL__DISP_TIMER_INT_TYPE_MASK__VI 0x20000000L
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_MASK__VI   0x00000004L
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_RUNNING_MASK__VI 0x00000001L
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_INT_STAT_MASK__VI 0x00000002L
#define PWR_DISP_TIMER_DEBUG__DISP_TIMER_RUN_VAL_MASK__VI 0xffffff80L
#define PWR_PCC_CONTROL__PCC_POLARITY_MASK__VI          0x00000001L
#define PWR_PCC_GPIO_SELECT__GPIO_MASK__VI              0xffffffffL
#define RAS_TA_SIGNATURE1__SIGNATURE_MASK__VI           0xffffffffL
#define RBBMIF_STATUS_FLAG__RBBMIF_ACK_TIMEOUT_MASK__VI 0x00000008L
#define RBBMIF_STATUS_FLAG__RBBMIF_FIFO_EMPTY_MASK__VI  0x00000020L
#define RBBMIF_STATUS_FLAG__RBBMIF_FIFO_FULL_MASK__VI   0x00000040L
#define RBBMIF_STATUS_FLAG__RBBMIF_READ_TIMEOUT_MASK__VI 0x00000010L
#define RBBMIF_STATUS_FLAG__RBBMIF_STATE_MASK__VI       0x00000007L
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_ACK_MASK__VI      0x40000000L
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_CLIENTS_DEC_MASK__VI 0x00007fffL
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_MASK_MASK__VI     0x80000000L
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_OP_MASK__VI       0x10000000L
#define RBBMIF_STATUS__RBBMIF_TIMEOUT_RDWR_STATUS_MASK__VI 0x20000000L
#define RBBMIF_TIMEOUT_DIS__CLIENT0_TIMEOUT_DIS_MASK__VI 0x00000001L
#define RBBMIF_TIMEOUT_DIS__CLIENT10_TIMEOUT_DIS_MASK__VI 0x00000400L
#define RBBMIF_TIMEOUT_DIS__CLIENT11_TIMEOUT_DIS_MASK__VI 0x00000800L
#define RBBMIF_TIMEOUT_DIS__CLIENT12_TIMEOUT_DIS_MASK__VI 0x00001000L
#define RBBMIF_TIMEOUT_DIS__CLIENT13_TIMEOUT_DIS_MASK__VI 0x00002000L
#define RBBMIF_TIMEOUT_DIS__CLIENT14_TIMEOUT_DIS_MASK__VI 0x00004000L
#define RBBMIF_TIMEOUT_DIS__CLIENT1_TIMEOUT_DIS_MASK__VI 0x00000002L
#define RBBMIF_TIMEOUT_DIS__CLIENT2_TIMEOUT_DIS_MASK__VI 0x00000004L
#define RBBMIF_TIMEOUT_DIS__CLIENT3_TIMEOUT_DIS_MASK__VI 0x00000008L
#define RBBMIF_TIMEOUT_DIS__CLIENT4_TIMEOUT_DIS_MASK__VI 0x00000010L
#define RBBMIF_TIMEOUT_DIS__CLIENT5_TIMEOUT_DIS_MASK__VI 0x00000020L
#define RBBMIF_TIMEOUT_DIS__CLIENT6_TIMEOUT_DIS_MASK__VI 0x00000040L
#define RBBMIF_TIMEOUT_DIS__CLIENT7_TIMEOUT_DIS_MASK__VI 0x00000080L
#define RBBMIF_TIMEOUT_DIS__CLIENT8_TIMEOUT_DIS_MASK__VI 0x00000100L
#define RBBMIF_TIMEOUT_DIS__CLIENT9_TIMEOUT_DIS_MASK__VI 0x00000200L
#define RBBMIF_TIMEOUT__RBBMIF_ACK_HOLD_MASK__VI        0xfff00000L
#define RBBMIF_TIMEOUT__RBBMIF_TIMEOUT_DELAY_MASK__VI   0x000fffffL
#define RCU_VIRT_RESET_REQ__PF_MASK__VI                 0x80000000L
#define RCU_VIRT_RESET_REQ__VF_MASK__VI                 0x0000ffffL
#define REFCLK_CGTT_BLK_CTRL_REG__REFCLK_TURN_OFF_DELAY_MASK__VI 0x00000ff0L
#define REFCLK_CGTT_BLK_CTRL_REG__REFCLK_TURN_ON_DELAY_MASK__VI 0x0000000fL
#define REFCLK_CNTL__REFCLK_CLOCK_EN_MASK__VI           0x00000001L
#define REFCLK_CNTL__REFCLK_SRC_SEL_MASK__VI            0x00000002L
#define REGAMMA_CNTLA_END_CNTL1__REGAMMA_CNTLA_EXP_REGION_END_MASK__VI 0x0000ffffL
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_BASE_MASK__VI 0xffff0000L
#define REGAMMA_CNTLA_END_CNTL2__REGAMMA_CNTLA_EXP_REGION_END_SLOPE_MASK__VI 0x0000ffffL
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_0_1__REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION10_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_10_11__REGAMMA_CNTLA_EXP_REGION11_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION12_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_12_13__REGAMMA_CNTLA_EXP_REGION13_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION14_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_14_15__REGAMMA_CNTLA_EXP_REGION15_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION2_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_2_3__REGAMMA_CNTLA_EXP_REGION3_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION4_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_4_5__REGAMMA_CNTLA_EXP_REGION5_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION6_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_6_7__REGAMMA_CNTLA_EXP_REGION7_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION8_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLA_REGION_8_9__REGAMMA_CNTLA_EXP_REGION9_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLA_SLOPE_CNTL__REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE_MASK__VI 0x0003ffffL
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_MASK__VI 0x0003ffffL
#define REGAMMA_CNTLA_START_CNTL__REGAMMA_CNTLA_EXP_REGION_START_SEGMENT_MASK__VI 0x07f00000L
#define REGAMMA_CNTLB_END_CNTL1__REGAMMA_CNTLB_EXP_REGION_END_MASK__VI 0x0000ffffL
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_BASE_MASK__VI 0xffff0000L
#define REGAMMA_CNTLB_END_CNTL2__REGAMMA_CNTLB_EXP_REGION_END_SLOPE_MASK__VI 0x0000ffffL
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION0_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_0_1__REGAMMA_CNTLB_EXP_REGION1_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION10_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_10_11__REGAMMA_CNTLB_EXP_REGION11_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION12_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_12_13__REGAMMA_CNTLB_EXP_REGION13_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION14_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_14_15__REGAMMA_CNTLB_EXP_REGION15_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION2_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_2_3__REGAMMA_CNTLB_EXP_REGION3_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION4_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_4_5__REGAMMA_CNTLB_EXP_REGION5_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION6_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_6_7__REGAMMA_CNTLB_EXP_REGION7_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_LUT_OFFSET_MASK__VI 0x000001ffL
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION8_NUM_SEGMENTS_MASK__VI 0x00007000L
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_LUT_OFFSET_MASK__VI 0x01ff0000L
#define REGAMMA_CNTLB_REGION_8_9__REGAMMA_CNTLB_EXP_REGION9_NUM_SEGMENTS_MASK__VI 0x70000000L
#define REGAMMA_CNTLB_SLOPE_CNTL__REGAMMA_CNTLB_EXP_REGION_LINEAR_SLOPE_MASK__VI 0x0003ffffL
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_MASK__VI 0x0003ffffL
#define REGAMMA_CNTLB_START_CNTL__REGAMMA_CNTLB_EXP_REGION_START_SEGMENT_MASK__VI 0x07f00000L
#define REGAMMA_CONTROL__GRPH_REGAMMA_MODE_MASK__VI     0x00000007L
#define REGAMMA_CONTROL__OVL_REGAMMA_MODE_MASK__VI      0x00000070L
#define REGAMMA_LUT_DATA__REGAMMA_LUT_DATA_MASK__VI     0x0007ffffL
#define REGAMMA_LUT_INDEX__REGAMMA_LUT_INDEX_MASK__VI   0x000001ffL
#define REGAMMA_LUT_WRITE_EN_MASK__REGAMMA_LUT_WRITE_EN_MASK_MASK__VI 0x00000007L
#define REG_ADAPT_pciecore0_CONTROL__ACCESS_MODE_pciecore0_MASK__VI 0x00000001L
#define REG_ADAPT_pif0_CONTROL__ACCESS_MODE_pif0_MASK__VI 0x00000001L
#define REG_ADAPT_pwregr_CONTROL__ACCESS_MODE_pwregr_MASK__VI 0x00000001L
#define REG_ADAPT_pwregt_CONTROL__ACCESS_MODE_pwregt_MASK__VI 0x00000001L
#define REMAP_HDP_MEM_FLUSH_CNTL__ADDRESS_MASK__VI      0x0007fffcL
#define REMAP_HDP_REG_FLUSH_CNTL__ADDRESS_MASK__VI      0x0007fffcL
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK__VI     0x80000000L
#define RLC_CP_RESPONSE0__RESPONSE_MASK__VI             0xffffffffL
#define RLC_CP_RESPONSE1__RESPONSE_MASK__VI             0xffffffffL
#define RLC_CP_RESPONSE2__RESPONSE_MASK__VI             0xffffffffL
#define RLC_CP_RESPONSE3__RESPONSE_MASK__VI             0xffffffffL
#define RLC_CP_SCHEDULERS__scheduler0_MASK__VI          0x000000ffL
#define RLC_CP_SCHEDULERS__scheduler1_MASK__VI          0x0000ff00L
#define RLC_CP_SCHEDULERS__scheduler2_MASK__VI          0x00ff0000L
#define RLC_CP_SCHEDULERS__scheduler3_MASK__VI          0xff000000L
#define RLC_CSIB_ADDR_HI__ADDRESS_MASK__VI              0x0000ffffL
#define RLC_CSIB_ADDR_LO__ADDRESS_MASK__VI              0xffffffffL
#define RLC_CSIB_LENGTH__LENGTH_MASK__VI                0xffffffffL
#define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT_MASK__VI 0x00000300L
#define RLC_GPM_DEBUG_SELECT__RESERVED_MASK__VI         0xfffffc00L
#define RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK__VI       0xffffffffL
#define RLC_GPM_INT_DISABLE_TH1__DISABLE_MASK__VI       0xffffffffL
#define RLC_GPM_INT_FORCE_TH0__FORCE_MASK__VI           0xffffffffL
#define RLC_GPM_INT_FORCE_TH1__FORCE_MASK__VI           0xffffffffL
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK__VI      0x00020000L
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK__VI 0x00001000L
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK__VI 0x00000100L
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK__VI 0x00000040L
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK__VI 0x00000020L
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK__VI     0x00010000L
#define RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK__VI       0x00008000L
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK__VI 0x00000800L
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK__VI 0x00000080L
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK__VI 0x00000010L
#define RLC_GPM_STAT__PG_ERROR_STATUS_MASK__VI          0xff000000L
#define RLC_GPM_STAT__RESERVED_MASK__VI                 0x00fc0000L
#define RLC_GPM_STAT__RESTORING_REGISTERS_MASK__VI      0x00000400L
#define RLC_GPM_STAT__SAVING_REGISTERS_MASK__VI         0x00000200L
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK__VI  0x00004000L
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK__VI    0x00002000L
#define RLC_GPM_THREAD_RESET__RESERVED_MASK__VI         0xfffffff0L
#define RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK__VI    0x00000001L
#define RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK__VI    0x00000002L
#define RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK__VI    0x00000004L
#define RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK__VI    0x00000008L
#define RLC_GPM_VMID_THREAD0__RESERVED0_MASK__VI        0x000000f0L
#define RLC_GPM_VMID_THREAD0__RESERVED1_MASK__VI        0xfffff800L
#define RLC_GPM_VMID_THREAD0__RLC_QUEUEID_MASK__VI      0x00000700L
#define RLC_GPM_VMID_THREAD1__RESERVED0_MASK__VI        0x000000f0L
#define RLC_GPM_VMID_THREAD1__RESERVED1_MASK__VI        0xfffff800L
#define RLC_GPM_VMID_THREAD1__RLC_QUEUEID_MASK__VI      0x00000700L
#define RLC_GPM_VMID_THREAD2__RESERVED0_MASK__VI        0x000000f0L
#define RLC_GPM_VMID_THREAD2__RESERVED1_MASK__VI        0xfffff800L
#define RLC_GPM_VMID_THREAD2__RLC_QUEUEID_MASK__VI      0x00000700L
#define RLC_GPM_VMID_THREAD2__RLC_VMID_MASK__VI         0x0000000fL
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK__VI       0x80000000L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK__VI    0x7ffffff0L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK__VI       0x0000000fL
#define RLC_GPU_IOV_CFG_REG10__RESERVED_MASK__VI        0xffff0000L
#define RLC_GPU_IOV_CFG_REG10__TIME_QUANTA_PF_MASK__VI  0x0000ffffL
#define RLC_GPU_IOV_CFG_REG11__YIELD_MASK__VI           0xffffffffL
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF0_MASK__VI 0x000000ffL
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF1_MASK__VI 0x0000ff00L
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF2_MASK__VI 0x00ff0000L
#define RLC_GPU_IOV_CFG_REG12__TIME_QUANTA_VF3_MASK__VI 0xff000000L
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF4_MASK__VI 0x000000ffL
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF5_MASK__VI 0x0000ff00L
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF6_MASK__VI 0x00ff0000L
#define RLC_GPU_IOV_CFG_REG13__TIME_QUANTA_VF7_MASK__VI 0xff000000L
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF10_MASK__VI 0x00ff0000L
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF11_MASK__VI 0xff000000L
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF8_MASK__VI 0x000000ffL
#define RLC_GPU_IOV_CFG_REG14__TIME_QUANTA_VF9_MASK__VI 0x0000ff00L
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF12_MASK__VI 0x000000ffL
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF13_MASK__VI 0x0000ff00L
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF14_MASK__VI 0x00ff0000L
#define RLC_GPU_IOV_CFG_REG15__TIME_QUANTA_VF15_MASK__VI 0xff000000L
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_INTR_EN_MASK__VI 0x00000020L
#define RLC_GPU_IOV_CFG_REG1__CMD_EXECUTE_MASK__VI      0x00000010L
#define RLC_GPU_IOV_CFG_REG1__CMD_TYPE_MASK__VI         0x0000000fL
#define RLC_GPU_IOV_CFG_REG1__FCN_ID_MASK__VI           0x0000ff00L
#define RLC_GPU_IOV_CFG_REG1__NEXT_FCN_ID_MASK__VI      0x00ff0000L
#define RLC_GPU_IOV_CFG_REG1__RESERVED1_MASK__VI        0xff000000L
#define RLC_GPU_IOV_CFG_REG1__RESERVED_MASK__VI         0x000000c0L
#define RLC_GPU_IOV_CFG_REG2__CMD_STATUS_MASK__VI       0x0000000fL
#define RLC_GPU_IOV_CFG_REG2__RESERVED_MASK__VI         0xfffffff0L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_LOCATION_MASK__VI   0x00000080L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_OFFSET_MASK__VI     0xfffffc00L
#define RLC_GPU_IOV_CFG_REG6__CNTXT_SIZE_MASK__VI       0x0000007fL
#define RLC_GPU_IOV_CFG_REG6__RESERVED_MASK__VI         0x00000300L
#define RLC_GPU_IOV_CFG_REG8__VM_BUSY_STATUS_MASK__VI   0xffffffffL
#define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_MASK__VI    0x000000ffL
#define RLC_GPU_IOV_CFG_REG9__ACTIVE_FCN_ID_STATUS_MASK__VI 0x00000f00L
#define RLC_GPU_IOV_CFG_REG9__RESERVED_MASK__VI         0xfffff000L
#define RLC_GPU_IOV_F32_CNTL__ENABLE_MASK__VI           0x00000001L
#define RLC_GPU_IOV_F32_CNTL__RESERVED_MASK__VI         0xfffffffeL
#define RLC_GPU_IOV_F32_RESET__RESERVED_MASK__VI        0xfffffffeL
#define RLC_GPU_IOV_F32_RESET__RESET_MASK__VI           0x00000001L
#define RLC_GPU_IOV_INT_DISABLE__DISABLE_MASK__VI       0xffffffffL
#define RLC_GPU_IOV_INT_FORCE__FORCE_MASK__VI           0xffffffffL
#define RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK__VI         0xffffffffL
#define RLC_GPU_IOV_SCH_0__DATA_MASK__VI                0xffffffffL
#define RLC_GPU_IOV_SCH_1__DATA_MASK__VI                0xffffffffL
#define RLC_GPU_IOV_SCH_2__DATA_MASK__VI                0xffffffffL
#define RLC_GPU_IOV_SCH_3__DATA_MASK__VI                0xffffffffL
#define RLC_GPU_IOV_SCH_INT__interrupt_MASK__VI         0xffffffffL
#define RLC_GPU_IOV_SCRATCH_ADDR__ADDR_MASK__VI         0x000001ffL
#define RLC_GPU_IOV_SCRATCH_ADDR__RESERVED_MASK__VI     0xfffffe00L
#define RLC_GPU_IOV_SCRATCH_DATA__DATA_MASK__VI         0xffffffffL
#define RLC_GPU_IOV_SDMA0_BUSY_STATUS__VM_BUSY_STATUS_MASK__VI 0xffffffffL
#define RLC_GPU_IOV_SDMA0_STATUS__PREEMPTED_MASK__VI    0x00000001L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED1_MASK__VI    0x00000e00L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED2_MASK__VI    0xffffe000L
#define RLC_GPU_IOV_SDMA0_STATUS__RESERVED_MASK__VI     0x000000feL
#define RLC_GPU_IOV_SDMA0_STATUS__RESTORED_MASK__VI     0x00001000L
#define RLC_GPU_IOV_SDMA0_STATUS__SAVED_MASK__VI        0x00000100L
#define RLC_GPU_IOV_SDMA1_BUSY_STATUS__VM_BUSY_STATUS_MASK__VI 0xffffffffL
#define RLC_GPU_IOV_SDMA1_STATUS__PREEMPTED_MASK__VI    0x00000001L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED1_MASK__VI    0x00000e00L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED2_MASK__VI    0xffffe000L
#define RLC_GPU_IOV_SDMA1_STATUS__RESERVED_MASK__VI     0x000000feL
#define RLC_GPU_IOV_SDMA1_STATUS__RESTORED_MASK__VI     0x00001000L
#define RLC_GPU_IOV_SDMA1_STATUS__SAVED_MASK__VI        0x00000100L
#define RLC_GPU_IOV_SMU_RESPONSE__RESP_MASK__VI         0xffffffffL
#define RLC_GPU_IOV_UCODE_ADDR__RESERVED_MASK__VI       0xfffff000L
#define RLC_GPU_IOV_UCODE_ADDR__UCODE_ADDR_MASK__VI     0x00000fffL
#define RLC_GPU_IOV_UCODE_DATA__UCODE_DATA_MASK__VI     0xffffffffL
#define RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK__VI        0x0000fffeL
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK__VI       0x00000001L
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK__VI          0xffff0000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__RESERVED_MASK__VI   0x7fff0000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__SOFT_PF_FLR_MASK__VI 0x80000000L
#define RLC_GPU_IOV_VIRT_RESET_REQ__VF_FLR_MASK__VI     0x0000ffffL
#define RLC_HYP_GPM_UCODE_ADDR__RESERVED_MASK__VI       0xfffff000L
#define RLC_HYP_GPM_UCODE_ADDR__UCODE_ADDR_MASK__VI     0x00000fffL
#define RLC_HYP_GPM_UCODE_DATA__UCODE_DATA_MASK__VI     0xffffffffL
#define RLC_MEM_SLP_CNTL__RESERVED_MASK__SI__CI         0x000000fcL
#define RLC_MEM_SLP_CNTL__RESERVED_MASK__VI             0x0000007cL
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK__VI 0x00000080L
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK__VI    0x00008000L
#define RLC_MGCG_CTRL__MGCG_EN_MASK__VI                 0x00000001L
#define RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK__VI          0x00007f80L
#define RLC_MGCG_CTRL__ON_DELAY_MASK__VI                0x00000078L
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK__VI    0x00010000L
#define RLC_MGCG_CTRL__SILICON_EN_MASK__VI              0x00000002L
#define RLC_MGCG_CTRL__SIMULATION_EN_MASK__VI           0x00000004L
#define RLC_MGCG_CTRL__SPARE_MASK__VI                   0xfffe0000L
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE_MASK__VI 0x00000001L
#define RLC_PG_CNTL__CP_PG_DISABLE_MASK__VI             0x00008000L
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK__VI    0x00000010L
#define RLC_PG_CNTL__PG_OVERRIDE_MASK__VI               0x00004000L
#define RLC_PG_CNTL__RESERVED1_MASK__VI                 0x00f00000L
#define RLC_PG_CNTL__RESERVED_MASK__VI                  0x00003fe0L
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE_MASK__VI      0x00080000L
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK__VI 0x000000ffL
#define RLC_PG_DELAY_3__RESERVED_MASK__VI               0xffffff00L
#define RLC_RLCV_COMMAND__CMD_MASK__VI                  0x0000000fL
#define RLC_RLCV_COMMAND__RESERVED_MASK__VI             0xfffffff0L
#define RLC_RLCV_SAFE_MODE__CMD_MASK__VI                0x00000001L
#define RLC_RLCV_SAFE_MODE__MESSAGE_MASK__VI            0x0000001eL
#define RLC_RLCV_SAFE_MODE__RESERVED1_MASK__VI          0x000000e0L
#define RLC_RLCV_SAFE_MODE__RESERVED_MASK__VI           0xfffff000L
#define RLC_RLCV_SAFE_MODE__RESPONSE_MASK__VI           0x00000f00L
#define RLC_ROM_CNTL__CU_HARVEST_EN_MASK__VI            0x00000010L
#define RLC_ROM_CNTL__EFUSE_DISTRIB_EN_MASK__VI         0x00000004L
#define RLC_ROM_CNTL__HELLOWORLD_EN_MASK__VI            0x00000008L
#define RLC_ROM_CNTL__RESERVED_MASK__VI                 0xffffffe0L
#define RLC_ROM_CNTL__SLP_MODE_EN_MASK__VI              0x00000002L
#define RLC_ROM_CNTL__USE_ROM_MASK__VI                  0x00000001L
#define RLC_SAFE_MODE__CMD_MASK__VI                     0x00000001L
#define RLC_SAFE_MODE__RESERVED1_MASK__VI               0x000000e0L
#define RLC_SAFE_MODE__RESERVED_MASK__VI                0xfffff000L
#define RLC_SAFE_MODE__RESPONSE_MASK__VI                0x00000f00L
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK__VI 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK__VI 0xff000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK__VI 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK__VI 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK__VI 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK__VI 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK__VI 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK__VI 0x00080000L
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK__VI 0x00018000L
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK__VI     0x00007800L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__VI      0xfffe0000L
#define RLC_SERDES_WR_CTRL__BPM_DATA_MASK__VI           0x03ff0000L
#define RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK__VI       0x00004000L
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK__VI      0x08000000L
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK__VI       0x00008000L
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK__VI      0x04000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK__VI 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK__VI 0xff000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK__VI 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK__VI 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK__VI 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK__VI 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK__VI 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK__VI 0x00080000L
#define RLC_SMU_COMMAND__CMD_MASK__VI                   0xffffffffL
#define RLC_SMU_MESSAGE__CMD_MASK__VI                   0xffffffffL
#define RLC_SMU_SAFE_MODE__CMD_MASK__VI                 0x00000001L
#define RLC_SMU_SAFE_MODE__MESSAGE_MASK__VI             0x0000001eL
#define RLC_SMU_SAFE_MODE__RESERVED1_MASK__VI           0x000000e0L
#define RLC_SMU_SAFE_MODE__RESERVED_MASK__VI            0xfffff000L
#define RLC_SMU_SAFE_MODE__RESPONSE_MASK__VI            0x00000f00L
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__VI 0x000000ffL
#define RLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK__VI 0xffffff00L
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__VI 0x000000ffL
#define RLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK__VI 0xffffff00L
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__VI 0x000000ffL
#define RLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__RESERVED_MASK__VI 0xffffff00L
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__VI 0x000000ffL
#define RLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__RESERVED_MASK__VI 0xffffff00L
#define RLC_SRM_ARAM_ADDR__ADDR_MASK__VI                0x000003ffL
#define RLC_SRM_ARAM_ADDR__RESERVED_MASK__VI            0xfffffc00L
#define RLC_SRM_ARAM_DATA__DATA_MASK__VI                0xffffffffL
#define RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK__VI           0x00000002L
#define RLC_SRM_CNTL__RESERVED_MASK__VI                 0xfffffffcL
#define RLC_SRM_CNTL__SRM_ENABLE_MASK__VI               0x00000001L
#define RLC_SRM_DEBUG_SELECT__RESERVED_MASK__VI         0xffffff00L
#define RLC_SRM_DEBUG_SELECT__SELECT_MASK__VI           0x000000ffL
#define RLC_SRM_DEBUG__DATA_MASK__VI                    0xffffffffL
#define RLC_SRM_DRAM_ADDR__ADDR_MASK__VI                0x000003ffL
#define RLC_SRM_DRAM_ADDR__RESERVED_MASK__VI            0xfffffc00L
#define RLC_SRM_DRAM_DATA__DATA_MASK__VI                0xffffffffL
#define RLC_SRM_GPM_ABORT__ABORT_MASK__VI               0x00000001L
#define RLC_SRM_GPM_ABORT__RESERVED_MASK__VI            0xfffffffeL
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK__VI 0x00000001L
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK__VI  0x00000002L
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK__VI   0xfffffffcL
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK__VI       0x80000000L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK__VI        0x00000002L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK__VI    0x0000001cL
#define RLC_SRM_GPM_COMMAND__OP_MASK__VI                0x00000001L
#define RLC_SRM_GPM_COMMAND__RESERVED1_MASK__VI         0x60000000L
#define RLC_SRM_GPM_COMMAND__SIZE_MASK__VI              0x0001ffe0L
#define RLC_SRM_GPM_COMMAND__START_OFFSET_MASK__VI      0x1ffe0000L
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK__VI     0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK__VI    0xffff0000L
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK__VI        0xffffffffL
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK__VI 0x00000001L
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK__VI 0x00000002L
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK__VI  0xfffffffcL
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK__VI      0x80000000L
#define RLC_SRM_RLCV_COMMAND__OP_MASK__VI               0x00000001L
#define RLC_SRM_RLCV_COMMAND__RESERVED1_MASK__VI        0x70000000L
#define RLC_SRM_RLCV_COMMAND__RESERVED_MASK__VI         0x0000000eL
#define RLC_SRM_RLCV_COMMAND__SIZE_MASK__VI             0x0000fff0L
#define RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK__VI     0x0fff0000L
#define RLC_SRM_STAT__RESERVED_MASK__VI                 0xfffffffeL
#define RLC_SRM_STAT__SRM_STATUS_MASK__VI               0x00000001L
#define RLC_STAT__RLC_SRM_BUSY_MASK__VI                 0x00000008L
#define SAM_IH_EXT_ERR_INTR_STATUS__ISP_MASK__VI        0x00000004L
#define SAM_IH_EXT_ERR_INTR_STATUS__UVD_MASK__VI        0x00000001L
#define SAM_IH_EXT_ERR_INTR_STATUS__VCE_MASK__VI        0x00000002L
#define SAM_IH_EXT_ERR_INTR__ISP_MASK__VI               0x00000004L
#define SAM_IH_EXT_ERR_INTR__UVD_MASK__VI               0x00000001L
#define SAM_IH_EXT_ERR_INTR__VCE_MASK__VI               0x00000002L
#define SCLK_CGTT_BLK_CTRL_REG__CGTT_SCLK_OVERRIDE_MASK__VI 0x00001000L
#define SCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK_MASK__VI 0x00004000L
#define SCLV_ALU_CONTROL__SCL_ALU_DISABLE_MASK__VI      0x00000001L
#define SCLV_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN_MASK__VI 0x00010000L
#define SCLV_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN_MASK__VI 0x00000001L
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE_MASK__VI 0x00030000L
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_PHASE_MASK__VI  0x00007f00L
#define SCLV_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX_MASK__VI 0x00000003L
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN_MASK__VI 0x00008000L
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_MASK__VI 0x00003fffL
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN_MASK__VI 0x80000000L
#define SCLV_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_MASK__VI 0x3fff0000L
#define SCLV_CONTROL__SCL_BOUNDARY_MODE_MASK__VI        0x00000001L
#define SCLV_CONTROL__SCL_EARLY_EOL_MODE_MASK__VI       0x00000010L
#define SCLV_CONTROL__SCL_TOTAL_PHASE_MASK__VI          0x00000100L
#define SCLV_DEBUG2__SCL_DEBUG2_MASK__VI                0xfffffff8L
#define SCLV_DEBUG2__SCL_DEBUG_EOF_MODE_MASK__VI        0x00000006L
#define SCLV_DEBUG2__SCL_DEBUG_REQ_MODE_MASK__VI        0x00000001L
#define SCLV_DEBUG__SCL_DEBUG_MASK__VI                  0xffffffffL
#define SCLV_EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT_MASK__VI 0x1fff0000L
#define SCLV_EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT_MASK__VI 0x00001fffL
#define SCLV_EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM_MASK__VI 0x00001fffL
#define SCLV_EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP_MASK__VI 0x1fff0000L
#define SCLV_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN_MASK__VI 0x00000100L
#define SCLV_HORZ_FILTER_INIT_C__SCL_H_INIT_FRAC_C_MASK__VI 0x00ffffffL
#define SCLV_HORZ_FILTER_INIT_C__SCL_H_INIT_INT_C_MASK__VI 0x0f000000L
#define SCLV_HORZ_FILTER_INIT__SCL_H_INIT_FRAC_MASK__VI 0x00ffffffL
#define SCLV_HORZ_FILTER_INIT__SCL_H_INIT_INT_MASK__VI  0x0f000000L
#define SCLV_HORZ_FILTER_SCALE_RATIO_C__SCL_H_SCALE_RATIO_C_MASK__VI 0x03ffffffL
#define SCLV_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO_MASK__VI 0x03ffffffL
#define SCLV_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR_MASK__VI 0x00000f00L
#define SCLV_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR_MASK__VI 0x0000000fL
#define SCLV_MODE_CHANGE_DET1__SCL_ALU_H_SCALE_RATIO_MASK__VI 0x0fffff80L
#define SCLV_MODE_CHANGE_DET1__SCL_MODE_CHANGE_ACK_MASK__VI 0x00000010L
#define SCLV_MODE_CHANGE_DET1__SCL_MODE_CHANGE_MASK__VI 0x00000001L
#define SCLV_MODE_CHANGE_DET2__SCL_ALU_V_SCALE_RATIO_MASK__VI 0x001fffffL
#define SCLV_MODE_CHANGE_DET3__SCL_ALU_SOURCE_HEIGHT_MASK__VI 0x00003fffL
#define SCLV_MODE_CHANGE_DET3__SCL_ALU_SOURCE_WIDTH_MASK__VI 0x3fff0000L
#define SCLV_MODE_CHANGE_MASK__SCL_MODE_CHANGE_MASK_MASK__VI 0x00000001L
#define SCLV_MODE__SCL_INTERLACE_SOURCE_MASK__VI        0x00000300L
#define SCLV_MODE__SCL_MODE_MASK__VI                    0x00000001L
#define SCLV_MODE__SCL_PSCL_EN_MASK__VI                 0x00000010L
#define SCLV_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR_MASK__VI 0xffff0000L
#define SCLV_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y_MASK__VI 0x0000ffffL
#define SCLV_TAP_CONTROL__SCL_H_NUM_OF_TAPS_C_MASK__VI  0x00007000L
#define SCLV_TAP_CONTROL__SCL_H_NUM_OF_TAPS_MASK__VI    0x00000070L
#define SCLV_TAP_CONTROL__SCL_V_NUM_OF_TAPS_C_MASK__VI  0x00000700L
#define SCLV_TAP_CONTROL__SCL_V_NUM_OF_TAPS_MASK__VI    0x00000007L
#define SCLV_TEST_DEBUG_DATA__SCL_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define SCLV_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define SCLV_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define SCLV_UPDATE__SCL_COEF_UPDATE_COMPLETE_MASK__VI  0x01000000L
#define SCLV_UPDATE__SCL_UPDATE_LOCK_MASK__VI           0x00010000L
#define SCLV_UPDATE__SCL_UPDATE_PENDING_MASK__VI        0x00000001L
#define SCLV_UPDATE__SCL_UPDATE_TAKEN_MASK__VI          0x00000100L
#define SCLV_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN_MASK__VI 0x00000100L
#define SCLV_VERT_FILTER_INIT_BOT_C__SCL_V_INIT_FRAC_BOT_C_MASK__VI 0x00ffffffL
#define SCLV_VERT_FILTER_INIT_BOT_C__SCL_V_INIT_INT_BOT_C_MASK__VI 0x07000000L
#define SCLV_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT_MASK__VI 0x00ffffffL
#define SCLV_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT_MASK__VI 0x07000000L
#define SCLV_VERT_FILTER_INIT_C__SCL_V_INIT_FRAC_C_MASK__VI 0x00ffffffL
#define SCLV_VERT_FILTER_INIT_C__SCL_V_INIT_INT_C_MASK__VI 0x07000000L
#define SCLV_VERT_FILTER_INIT__SCL_V_INIT_FRAC_MASK__VI 0x00ffffffL
#define SCLV_VERT_FILTER_INIT__SCL_V_INIT_INT_MASK__VI  0x07000000L
#define SCLV_VERT_FILTER_SCALE_RATIO_C__SCL_V_SCALE_RATIO_C_MASK__VI 0x03ffffffL
#define SCLV_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO_MASK__VI 0x03ffffffL
#define SCLV_VIEWPORT_SIZE_C__VIEWPORT_HEIGHT_C_MASK__VI 0x00001fffL
#define SCLV_VIEWPORT_SIZE_C__VIEWPORT_WIDTH_C_MASK__VI 0x1fff0000L
#define SCLV_VIEWPORT_SIZE__VIEWPORT_HEIGHT_MASK__VI    0x00001fffL
#define SCLV_VIEWPORT_SIZE__VIEWPORT_WIDTH_MASK__VI     0x1fff0000L
#define SCLV_VIEWPORT_START_C__VIEWPORT_X_START_C_MASK__VI 0x3fff0000L
#define SCLV_VIEWPORT_START_C__VIEWPORT_Y_START_C_MASK__VI 0x00003fffL
#define SCLV_VIEWPORT_START_SECONDARY_C__VIEWPORT_X_START_SECONDARY_C_MASK__VI 0x3fff0000L
#define SCLV_VIEWPORT_START_SECONDARY_C__VIEWPORT_Y_START_SECONDARY_C_MASK__VI 0x00003fffL
#define SCLV_VIEWPORT_START_SECONDARY__VIEWPORT_X_START_SECONDARY_MASK__VI 0x3fff0000L
#define SCLV_VIEWPORT_START_SECONDARY__VIEWPORT_Y_START_SECONDARY_MASK__VI 0x00003fffL
#define SCLV_VIEWPORT_START__VIEWPORT_X_START_MASK__VI  0x3fff0000L
#define SCLV_VIEWPORT_START__VIEWPORT_Y_START_MASK__VI  0x00003fffL
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_H_CALC_AUTO_RATIO_EN_MASK__VI 0x00010000L
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_V_CALC_AUTO_RATIO_EN_MASK__VI 0x00000001L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE_MASK__VI 0x00070000L
#define SCL_CONTROL__SCL_BOUNDARY_MODE_MASK__VI         0x00000001L
#define SCL_CONTROL__SCL_EARLY_EOL_MODE_MASK__VI        0x00000010L
#define SCL_DEBUG2__SCL_DEBUG2_MASK__VI                 0xfffffff8L
#define SCL_DEBUG2__SCL_DEBUG_EOF_MODE_MASK__VI         0x00000006L
#define SCL_DEBUG2__SCL_DEBUG_REQ_MODE_MASK__VI         0x00000001L
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_HARDCODE_COEF_EN_MASK__VI 0x00000100L
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_FRAC_MASK__VI  0x00ffffffL
#define SCL_HORZ_FILTER_INIT__SCL_H_INIT_INT_MASK__VI   0x0f000000L
#define SCL_MODE__SCL_MODE_MASK__VI                     0x00000003L
#define SCL_MODE__SCL_PSCL_EN_MASK__VI                  0x00000010L
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_CBCR_MASK__VI 0xffff0000L
#define SCL_ROUND_OFFSET__SCL_ROUND_OFFSET_RGB_Y_MASK__VI 0x0000ffffL
#define SCL_TAP_CONTROL__SCL_H_NUM_OF_TAPS_MASK__VI     0x00000f00L
#define SCL_TAP_CONTROL__SCL_V_NUM_OF_TAPS_MASK__VI     0x00000007L
#define SCL_UPDATE__SCL_COEF_UPDATE_COMPLETE_MASK__VI   0x01000000L
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_HARDCODE_COEF_EN_MASK__VI 0x00000100L
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT_MASK__VI 0x00ffffffL
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT_MASK__VI 0x07000000L
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC_MASK__VI  0x00ffffffL
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT_MASK__VI   0x07000000L
#define SDMA0_ACTIVE_FCN_ID__VFID_MASK__VI              0x0000000fL
#define SDMA0_ACTIVE_FCN_ID__VF_MASK__VI                0x80000000L
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK__VI 0x80000000L
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER_MASK__VI          0x7fffffffL
#define SDMA0_ATOMIC_PREOP_HI__DATA_MASK__VI            0xffffffffL
#define SDMA0_ATOMIC_PREOP_LO__DATA_MASK__VI            0xffffffffL
#define SDMA0_BA_THRESHOLD__READ_THRES_MASK__VI         0x000003ffL
#define SDMA0_BA_THRESHOLD__WRITE_THRES_MASK__VI        0x03ff0000L
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK__VI 0x0c000000L
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK__VI 0x30000000L
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK__VI 0xc0000000L
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK__VI 0x00000004L
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK__VI 0x00000002L
#define SDMA0_CNTL__ATC_L1_ENABLE_MASK__VI              0x00000002L
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK__VI      0x40000000L
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK__VI      0x00000020L
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK__VI  0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL_MASK__VI 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS_MASK__VI 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL_MASK__VI 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI_MASK__VI 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO_MASK__VI 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL_MASK__VI 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET_MASK__VI 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR_MASK__VI 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE_MASK__VI 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI_MASK__VI 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_MASK__VI 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL_MASK__VI 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI_MASK__VI 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO_MASK__VI 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_MASK__VI 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_MASK__VI 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI_MASK__VI 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO_MASK__VI 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL_MASK__VI 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL_MASK__VI 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED_MASK__VI      0xfffc0000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_APE1_CNTL_MASK__VI 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI_MASK__VI 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO_MASK__VI 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG_MASK__VI 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG_MASK__VI 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN_MASK__VI 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT_MASK__VI 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_VIRTUAL_ADDR_MASK__VI 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK_MASK__VI 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG1_MASK__VI     0x00000800L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2_MASK__VI     0x00004000L
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED_MASK__VI      0xffffff80L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL_MASK__VI 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0_MASK__VI 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1_MASK__VI 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2_MASK__VI 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3_MASK__VI 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4_MASK__VI 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5_MASK__VI 0x00000020L
#define SDMA0_EDC_CONFIG__DIS_EDC_MASK__VI              0x00000002L
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK__VI       0x00000004L
#define SDMA0_F32_CNTL__DBG_SELECT_BITS_MASK__VI        0x000000fcL
#define SDMA0_FREEZE__F32_FREEZE_MASK__VI               0x00000040L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK__VI    0x00000200L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK__VI            0xffffffffL
#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK__VI            0xfffffffcL
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK__VI       0x00000001L
#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK__VI           0xfffffffcL
#define SDMA0_GFX_DOORBELL__CAPTURED_MASK__VI           0x40000000L
#define SDMA0_GFX_DOORBELL__ENABLE_MASK__VI             0x10000000L
#define SDMA0_GFX_DOORBELL__OFFSET_MASK__VI             0x001fffffL
#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK__VI             0xffffffffL
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK__VI          0x00003fffL
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI   0x00000100L
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK__VI       0x00000002L
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK__VI      0x00000001L
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK__VI     0x000000f0L
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK__VI          0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK__VI          0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK__VI          0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK__VI          0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK__VI          0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK__VI          0xffffffffL
#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK__VI          0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_GFX_VIRTUAL_ADDR__INVAL_MASK__VI          0x00000002L
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK__VI    0x00000fffL
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK__VI    0x01ff0000L
#define SDMA0_ID__DEVICE_ID_MASK__VI                    0x000000ffL
#define SDMA0_PERF_REG_TYPE0__RESERVED_31_3_MASK__VI    0xfffffff8L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER0_RESULT_MASK__VI 0x00000002L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER1_RESULT_MASK__VI 0x00000004L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFMON_CNTL_MASK__VI 0x00000001L
#define SDMA0_POWER_CNTL_IDLE__DELAY1_MASK__VI          0x0000ffffL
#define SDMA0_POWER_CNTL_IDLE__DELAY2_MASK__VI          0xffff0000L
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_MASK__VI      0x003ff000L
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK__VI      0x00000400L
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK__VI      0x00000200L
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK__VI      0x00000800L
#define SDMA0_PUB_REG_TYPE0__RESERVED_16_MASK__VI       0x00010000L
#define SDMA0_PUB_REG_TYPE0__RESERVED_17_MASK__VI       0x00020000L
#define SDMA0_PUB_REG_TYPE0__RESERVED_MASK__VI          0xc0000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_BA_THRESHOLD_MASK__VI 0x08000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS_MASK__VI 0x00000020L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL_MASK__VI    0x00000008L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL_MASK__VI        0x00000010L
#define SDMA0_PUB_REG_TYPE0__SDMA0_DEVICE_ID_MASK__VI   0x10000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_EDC_CONFIG_MASK__VI  0x04000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_F32_CNTL_MASK__VI    0x00040000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_FREEZE_MASK__VI      0x00080000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_HASH_MASK__VI        0x00000080L
#define SDMA0_PUB_REG_TYPE0__SDMA0_IB_OFFSET_FETCH_MASK__VI 0x00000800L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE0_QUANTUM_MASK__VI 0x00100000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE1_QUANTUM_MASK__VI 0x00200000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL_MASK__VI  0x00000004L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PROGRAM_MASK__VI     0x00001000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_RB_RPTR_FETCH_MASK__VI 0x00000400L
#define SDMA0_PUB_REG_TYPE0__SDMA0_RD_BURST_CNTL_MASK__VI 0x00008000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL_MASK__VI 0x00000200L
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS1_REG_MASK__VI 0x00004000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS_REG_MASK__VI  0x00002000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_TILING_CONFIG_MASK__VI 0x00000040L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR_MASK__VI  0x00000001L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA_MASK__VI  0x00000002L
#define SDMA0_PUB_REG_TYPE0__SDMA0_VERSION_MASK__VI     0x20000000L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_CONFIG_MASK__VI 0x00800000L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_READ_MASK__VI   0x02000000L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_WRITE_MASK__VI  0x01000000L
#define SDMA0_PUB_REG_TYPE0__SDMA_POWER_GATING_MASK__VI 0x00400000L
#define SDMA0_PUB_REG_TYPE1__RESERVED_MASK__VI          0xffffffe0L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ACTIVE_FCN_ID_MASK__VI 0x00000010L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_CNTL_MASK__VI 0x00000100L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_HI_MASK__VI 0x00000400L
#define SDMA0_PUB_REG_TYPE1__SDMA0_ATOMIC_PREOP_LO_MASK__VI 0x00000200L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG_MASK__VI 0x00000008L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VF_ENABLE_MASK__VI   0x00000080L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VIRT_RESET_REQ_MASK__VI 0x00000040L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CNTL_MASK__VI     0x00000001L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_CNTL_MASK__VI 0x00000010L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_HI_MASK__VI   0x00000004L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_LO_MASK__VI   0x00000002L
#define SDMA0_RD_BURST_CNTL__RD_BURST_MASK__VI          0x00000003L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK__VI   0x00000200L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK__VI           0xffffffffL
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK__VI           0xfffffffcL
#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK__VI            0xffffffffL
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK__VI         0x00003fffL
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI  0x00000100L
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK__VI      0x00000002L
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK__VI     0x00000001L
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK__VI    0x000000f0L
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK__VI         0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK__VI         0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK__VI         0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK__VI         0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK__VI         0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK__VI         0xffffffffL
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK__VI         0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_RLC0_VIRTUAL_ADDR__INVAL_MASK__VI         0x00000002L
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK__VI   0x00000fffL
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK__VI   0x01ff0000L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK__VI   0x00000200L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK__VI           0xffffffffL
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK__VI           0xfffffffcL
#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK__VI            0xffffffffL
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK__VI         0x00003fffL
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI  0x00000100L
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK__VI      0x00000002L
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK__VI     0x00000001L
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK__VI    0x000000f0L
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK__VI         0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK__VI         0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK__VI         0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK__VI         0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK__VI         0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK__VI         0xffffffffL
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK__VI         0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_RLC1_VIRTUAL_ADDR__INVAL_MASK__VI         0x00000002L
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK__VI   0x00000fffL
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK__VI   0x01ff0000L
#define SDMA0_STATUS1_REG__CE_CMD_IDLE_MASK__VI         0x00000200L
#define SDMA0_STATUS2_REG__CMD_OP_MASK__VI              0xffff0000L
#define SDMA0_STATUS2_REG__CURRENT_FCN_IDLE_MASK__VI    0x0000c000L
#define SDMA0_STATUS2_REG__F32_INSTR_PTR_MASK__VI       0x0000fffcL
#define SDMA0_STATUS2_REG__ID_MASK__VI                  0x00000003L
#define SDMA0_STATUS_REG__CONTEXT_EMPTY_MASK__VI        0x00008000L
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY_MASK__VI     0x00100000L
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL_MASK__VI      0x00010000L
#define SDMA0_STATUS_REG__SRBM_IDLE_MASK__VI            0x00004000L
#define SDMA0_UCODE_ADDR__VALUE_MASK__VI                0x00001fffL
#define SDMA0_VERSION__VALUE_MASK__VI                   0x0000ffffL
#define SDMA0_VF_ENABLE__VF_ENABLE_MASK__VI             0x00000001L
#define SDMA0_VIRT_RESET_REQ__PF_MASK__VI               0x80000000L
#define SDMA0_VIRT_RESET_REQ__VF_MASK__VI               0x0000ffffL
#define SDMA0_VM_CNTL__CMD_MASK__VI                     0x0000000fL
#define SDMA0_VM_CTX_CNTL__PRIV_MASK__VI                0x00000001L
#define SDMA0_VM_CTX_CNTL__VMID_MASK__VI                0x000000f0L
#define SDMA0_VM_CTX_HI__ADDR_MASK__VI                  0xffffffffL
#define SDMA0_VM_CTX_LO__ADDR_MASK__VI                  0xfffffffcL
#define SDMA1_ACTIVE_FCN_ID__VFID_MASK__VI              0x0000000fL
#define SDMA1_ACTIVE_FCN_ID__VF_MASK__VI                0x80000000L
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK__VI 0x80000000L
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER_MASK__VI          0x7fffffffL
#define SDMA1_ATOMIC_PREOP_HI__DATA_MASK__VI            0xffffffffL
#define SDMA1_ATOMIC_PREOP_LO__DATA_MASK__VI            0xffffffffL
#define SDMA1_BA_THRESHOLD__READ_THRES_MASK__VI         0x000003ffL
#define SDMA1_BA_THRESHOLD__WRITE_THRES_MASK__VI        0x03ff0000L
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK__VI 0x0c000000L
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK__VI 0x30000000L
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK__VI 0xc0000000L
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK__VI 0x00000004L
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK__VI 0x00000002L
#define SDMA1_CNTL__ATC_L1_ENABLE_MASK__VI              0x00000002L
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE_MASK__VI      0x40000000L
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE_MASK__VI      0x00000020L
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK__VI  0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__RESERVED_MASK__VI      0xfff00000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL_MASK__VI 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS_MASK__VI 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL_MASK__VI 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI_MASK__VI 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO_MASK__VI 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL_MASK__VI 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET_MASK__VI 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR_MASK__VI 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE_MASK__VI 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI_MASK__VI 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_MASK__VI 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL_MASK__VI 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI_MASK__VI 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO_MASK__VI 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_MASK__VI 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_MASK__VI 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI_MASK__VI 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO_MASK__VI 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL_MASK__VI 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL_MASK__VI 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED_MASK__VI      0xfffc0000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_APE1_CNTL_MASK__VI 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI_MASK__VI 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO_MASK__VI 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG_MASK__VI 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG_MASK__VI 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN_MASK__VI 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT_MASK__VI 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_VIRTUAL_ADDR_MASK__VI 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK_MASK__VI 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG0_MASK__VI     0x0000007fL
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2_MASK__VI     0x00000800L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG3_MASK__VI     0x00004000L
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED_MASK__VI      0xffffff80L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL_MASK__VI 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0_MASK__VI 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1_MASK__VI 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2_MASK__VI 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3_MASK__VI 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4_MASK__VI 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5_MASK__VI 0x00000020L
#define SDMA1_EDC_CONFIG__DIS_EDC_MASK__VI              0x00000002L
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE_MASK__VI       0x00000004L
#define SDMA1_F32_CNTL__DBG_SELECT_BITS_MASK__VI        0x000000fcL
#define SDMA1_FREEZE__F32_FREEZE_MASK__VI               0x00000040L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED_MASK__VI    0x00000200L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_GFX_CSA_ADDR_HI__ADDR_MASK__VI            0xffffffffL
#define SDMA1_GFX_CSA_ADDR_LO__ADDR_MASK__VI            0xfffffffcL
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR_MASK__VI       0x00000001L
#define SDMA1_GFX_DOORBELL_LOG__DATA_MASK__VI           0xfffffffcL
#define SDMA1_GFX_DOORBELL__CAPTURED_MASK__VI           0x40000000L
#define SDMA1_GFX_DOORBELL__ENABLE_MASK__VI             0x10000000L
#define SDMA1_GFX_DOORBELL__OFFSET_MASK__VI             0x001fffffL
#define SDMA1_GFX_DUMMY_REG__DUMMY_MASK__VI             0xffffffffL
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE_MASK__VI          0x00003fffL
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI   0x00000100L
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE_MASK__VI       0x00000002L
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID_MASK__VI      0x00000001L
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK__VI     0x000000f0L
#define SDMA1_GFX_MIDCMD_DATA0__DATA0_MASK__VI          0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA1__DATA1_MASK__VI          0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA2__DATA2_MASK__VI          0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA3__DATA3_MASK__VI          0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA4__DATA4_MASK__VI          0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK__VI          0xffffffffL
#define SDMA1_GFX_PREEMPT__IB_PREEMPT_MASK__VI          0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_GFX_VIRTUAL_ADDR__INVAL_MASK__VI          0x00000002L
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING_MASK__VI    0x00000fffL
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING_MASK__VI    0x01ff0000L
#define SDMA1_ID__DEVICE_ID_MASK__VI                    0x000000ffL
#define SDMA1_PERF_REG_TYPE0__RESERVED_31_3_MASK__VI    0xfffffff8L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER0_RESULT_MASK__VI 0x00000002L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER1_RESULT_MASK__VI 0x00000004L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFMON_CNTL_MASK__VI 0x00000001L
#define SDMA1_POWER_CNTL_IDLE__DELAY1_MASK__VI          0x0000ffffL
#define SDMA1_POWER_CNTL_IDLE__DELAY2_MASK__VI          0xffff0000L
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_MASK__VI      0x003ff000L
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN_MASK__VI      0x00000400L
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN_MASK__VI      0x00000200L
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN_MASK__VI      0x00000800L
#define SDMA1_PUB_REG_TYPE0__RESERVED_16_MASK__VI       0x00010000L
#define SDMA1_PUB_REG_TYPE0__RESERVED_17_MASK__VI       0x00020000L
#define SDMA1_PUB_REG_TYPE0__RESERVED_MASK__VI          0xc0000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_BA_THRESHOLD_MASK__VI 0x08000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS_MASK__VI 0x00000020L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL_MASK__VI    0x00000008L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL_MASK__VI        0x00000010L
#define SDMA1_PUB_REG_TYPE0__SDMA1_DEVICE_ID_MASK__VI   0x10000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_EDC_CONFIG_MASK__VI  0x04000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_F32_CNTL_MASK__VI    0x00040000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_FREEZE_MASK__VI      0x00080000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_HASH_MASK__VI        0x00000080L
#define SDMA1_PUB_REG_TYPE0__SDMA1_IB_OFFSET_FETCH_MASK__VI 0x00000800L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE0_QUANTUM_MASK__VI 0x00100000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE1_QUANTUM_MASK__VI 0x00200000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL_MASK__VI  0x00000004L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PROGRAM_MASK__VI     0x00001000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_RB_RPTR_FETCH_MASK__VI 0x00000400L
#define SDMA1_PUB_REG_TYPE0__SDMA1_RD_BURST_CNTL_MASK__VI 0x00008000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL_MASK__VI 0x00000200L
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS1_REG_MASK__VI 0x00004000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS_REG_MASK__VI  0x00002000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_TILING_CONFIG_MASK__VI 0x00000040L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR_MASK__VI  0x00000001L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA_MASK__VI  0x00000002L
#define SDMA1_PUB_REG_TYPE0__SDMA1_VERSION_MASK__VI     0x20000000L
#define SDMA1_PUB_REG_TYPE0__VOID_REG0_MASK__VI         0x03c00000L
#define SDMA1_PUB_REG_TYPE1__RESERVED_MASK__VI          0xffffffe0L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ACTIVE_FCN_ID_MASK__VI 0x00000010L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_CNTL_MASK__VI 0x00000100L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_HI_MASK__VI 0x00000400L
#define SDMA1_PUB_REG_TYPE1__SDMA1_ATOMIC_PREOP_LO_MASK__VI 0x00000200L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG_MASK__VI 0x00000008L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VF_ENABLE_MASK__VI   0x00000080L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VIRT_RESET_REQ_MASK__VI 0x00000040L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CNTL_MASK__VI     0x00000001L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_CNTL_MASK__VI 0x00000010L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_HI_MASK__VI   0x00000004L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_LO_MASK__VI   0x00000002L
#define SDMA1_RD_BURST_CNTL__RD_BURST_MASK__VI          0x00000003L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED_MASK__VI   0x00000200L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR_MASK__VI           0xffffffffL
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR_MASK__VI           0xfffffffcL
#define SDMA1_RLC0_DUMMY_REG__DUMMY_MASK__VI            0xffffffffL
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE_MASK__VI         0x00003fffL
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI  0x00000100L
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE_MASK__VI      0x00000002L
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID_MASK__VI     0x00000001L
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK__VI    0x000000f0L
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0_MASK__VI         0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1_MASK__VI         0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2_MASK__VI         0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3_MASK__VI         0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4_MASK__VI         0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5_MASK__VI         0xffffffffL
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT_MASK__VI         0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_RLC0_VIRTUAL_ADDR__INVAL_MASK__VI         0x00000002L
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING_MASK__VI   0x00000fffL
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING_MASK__VI   0x01ff0000L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED_MASK__VI   0x00000200L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR_MASK__VI           0xffffffffL
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR_MASK__VI           0xfffffffcL
#define SDMA1_RLC1_DUMMY_REG__DUMMY_MASK__VI            0xffffffffL
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE_MASK__VI         0x00003fffL
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI  0x00000100L
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE_MASK__VI      0x00000002L
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID_MASK__VI     0x00000001L
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK__VI    0x000000f0L
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0_MASK__VI         0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1_MASK__VI         0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2_MASK__VI         0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3_MASK__VI         0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4_MASK__VI         0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5_MASK__VI         0xffffffffL
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT_MASK__VI         0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_RLC1_VIRTUAL_ADDR__INVAL_MASK__VI         0x00000002L
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING_MASK__VI   0x00000fffL
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING_MASK__VI   0x01ff0000L
#define SDMA1_STATUS1_REG__CE_CMD_IDLE_MASK__VI         0x00000200L
#define SDMA1_STATUS2_REG__CMD_OP_MASK__VI              0xffff0000L
#define SDMA1_STATUS2_REG__CURRENT_FCN_IDLE_MASK__VI    0x0000c000L
#define SDMA1_STATUS2_REG__F32_INSTR_PTR_MASK__VI       0x0000fffcL
#define SDMA1_STATUS2_REG__ID_MASK__VI                  0x00000003L
#define SDMA1_STATUS_REG__CONTEXT_EMPTY_MASK__VI        0x00008000L
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY_MASK__VI     0x00100000L
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL_MASK__VI      0x00010000L
#define SDMA1_STATUS_REG__SRBM_IDLE_MASK__VI            0x00004000L
#define SDMA1_UCODE_ADDR__VALUE_MASK__VI                0x00001fffL
#define SDMA1_VERSION__VALUE_MASK__VI                   0x0000ffffL
#define SDMA1_VF_ENABLE__VF_ENABLE_MASK__VI             0x00000001L
#define SDMA1_VIRT_RESET_REQ__PF_MASK__VI               0x80000000L
#define SDMA1_VIRT_RESET_REQ__VF_MASK__VI               0x0000ffffL
#define SDMA1_VM_CNTL__CMD_MASK__VI                     0x0000000fL
#define SDMA1_VM_CTX_CNTL__PRIV_MASK__VI                0x00000001L
#define SDMA1_VM_CTX_CNTL__VMID_MASK__VI                0x000000f0L
#define SDMA1_VM_CTX_HI__ADDR_MASK__VI                  0xffffffffL
#define SDMA1_VM_CTX_LO__ADDR_MASK__VI                  0xfffffffcL
#define SEM_ACTIVE_FCN_ID__VFID_MASK__VI                0x0000000fL
#define SEM_ACTIVE_FCN_ID__VF_MASK__VI                  0x80000000L
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN_MASK__VI   0x00000080L
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID_MASK__VI         0x00003000L
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN_MASK__VI     0x00000004L
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR_MASK__VI         0x00000018L
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX_MASK__VI   0x00000f00L
#define SEM_CHICKEN_BITS__PHY_TRAN_EN_MASK__VI          0x00000040L
#define SEM_CHICKEN_BITS__SIGNAL_FAIL_MASK__VI          0x00000020L
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0_MASK__VI 0x0000001fL
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_EXTRA_MASK__VI 0xff000000L
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE_EXTRA_MASK__VI 0x00ff0000L
#define SEM_MAILBOX__HOSTPORT_EXTRA_MASK__VI            0xff000000L
#define SEM_MAILBOX__SIDEPORT_EXTRA_MASK__VI            0x00ff0000L
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__VI    0xffffffffL
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__VI    0xffffffffL
#define SEM_PERFMON_CNTL__PERF_CLEAR0_MASK__VI          0x00000002L
#define SEM_PERFMON_CNTL__PERF_CLEAR1_MASK__VI          0x00000800L
#define SEM_PERFMON_CNTL__PERF_ENABLE0_MASK__VI         0x00000001L
#define SEM_PERFMON_CNTL__PERF_ENABLE1_MASK__VI         0x00000400L
#define SEM_PERFMON_CNTL__PERF_SEL0_MASK__VI            0x000003fcL
#define SEM_PERFMON_CNTL__PERF_SEL1_MASK__VI            0x000ff000L
#define SEM_STATUS__ATC_REQ_PENDING_MASK__VI            0x00008000L
#define SEM_STATUS__SWITCH_READY_MASK__VI               0x80000000L
#define SEM_STATUS__VCE1_MAILBOX_PENDING_MASK__VI       0x00004000L
#define SEM_VF_ENABLE__VALUE_MASK__VI                   0x00000001L
#define SEM_VIRT_RESET_REQ__PF_MASK__VI                 0x80000000L
#define SEM_VIRT_RESET_REQ__VF_MASK__VI                 0x0000ffffL
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__VI   0x00000ff0L
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK__VI         0x0000000fL
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__VI 0x40000000L
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__VI 0x80000000L
#define SH_MEM_CONFIG__ADDRESS_MODE_MASK__VI            0x00000003L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK__VI          0x00000018L
#define SH_MEM_CONFIG__APE1_ATC_MASK__VI                0x00000800L
#define SH_MEM_CONFIG__APE1_MTYPE_MASK__VI              0x00000700L
#define SH_MEM_CONFIG__DEFAULT_MTYPE_MASK__VI           0x000000e0L
#define SH_MEM_CONFIG__PRIVATE_ATC_MASK__VI             0x00000004L
#define SINK_DESCRIPTION0__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION10__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION11__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION12__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION13__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION14__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION15__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION16__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION17__DESCRIPTION_MASK__VI        0x000000ffL
#define SINK_DESCRIPTION1__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION2__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION3__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION4__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION5__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION6__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION7__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION8__DESCRIPTION_MASK__VI         0x000000ffL
#define SINK_DESCRIPTION9__DESCRIPTION_MASK__VI         0x000000ffL
#define SLAVE_REQ_CREDIT_CNTL__BIF_XDMA_REQ_CREDIT_MASK__VI 0x7e000000L
#define SMBUS_BACO_DUMMY__SMBUS_BACO_DUMMY_DATA_MASK__VI 0xffffffffL
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_10_MASK__VI 0x00000400L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_11_MASK__VI 0x00000800L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_12_MASK__VI 0x00001000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_13_MASK__VI 0x00002000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_14_MASK__VI 0x00004000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_15_MASK__VI 0x00008000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_8_MASK__VI 0x00000100L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_9_MASK__VI 0x00000200L
#define SMC_SYSCON_MISC_CNTL__dma_no_outstanding_MASK__VI 0x00000002L
#define SMU_BIF_VDDGFX_PWR_STATUS__VDDGFX_GFX_PWR_OFF_MASK__VI 0x00000001L
#define SMU_CONTROL__DISPLAY0_FORCE_VBI_MASK__VI        0x00000001L
#define SMU_CONTROL__DISPLAY1_FORCE_VBI_MASK__VI        0x00000002L
#define SMU_CONTROL__DISPLAY2_FORCE_VBI_MASK__VI        0x00000004L
#define SMU_CONTROL__DISPLAY3_FORCE_VBI_MASK__VI        0x00000008L
#define SMU_CONTROL__DISPLAY4_FORCE_VBI_MASK__VI        0x00000010L
#define SMU_CONTROL__DISPLAY5_FORCE_VBI_MASK__VI        0x00000020L
#define SMU_CONTROL__DISPLAY_V0_FORCE_VBI_MASK__VI      0x00000040L
#define SMU_CONTROL__SMU_DC_INT_CLEAR_MASK__VI          0x00010000L
#define SMU_IND_DATA_0__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_1__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_2__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_3__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_4__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_5__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_6__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_DATA_7__SMC_IND_DATA_MASK__VI           0xffffffffL
#define SMU_IND_INDEX_0__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_1__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_2__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_3__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_4__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_5__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_6__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_IND_INDEX_7__SMC_IND_ADDR_MASK__VI          0xffffffffL
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK__VI 0x00000001L
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_EVENT_MASK__VI 0xffff0000L
#define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK__VI 0x00000010L
#define SMU_MP1_RLC2MP_RESP__CONTENT_MASK__VI           0xffffffffL
#define SMU_MP1_SRBM2P_MSG_5__CONTENT_MASK__VI          0xffffffffL
#define SMU_PM_STATUS_0__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_100__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_101__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_102__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_103__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_104__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_105__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_106__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_107__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_108__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_109__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_10__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_110__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_111__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_112__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_113__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_114__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_115__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_116__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_117__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_118__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_119__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_11__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_120__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_121__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_122__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_123__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_124__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_125__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_126__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_127__DATA_MASK__VI                0xffffffffL
#define SMU_PM_STATUS_12__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_13__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_14__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_15__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_16__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_17__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_18__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_19__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_1__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_20__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_21__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_22__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_23__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_24__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_25__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_26__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_27__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_28__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_29__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_2__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_30__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_31__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_32__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_33__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_34__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_35__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_36__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_37__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_38__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_39__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_3__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_40__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_41__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_42__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_43__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_44__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_45__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_46__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_47__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_48__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_49__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_4__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_50__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_51__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_52__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_53__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_54__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_55__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_56__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_57__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_58__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_59__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_5__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_60__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_61__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_62__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_63__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_64__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_65__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_66__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_67__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_68__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_69__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_6__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_70__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_71__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_72__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_73__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_74__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_75__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_76__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_77__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_78__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_79__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_7__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_80__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_81__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_82__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_83__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_84__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_85__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_86__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_87__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_88__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_89__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_8__DATA_MASK__VI                  0xffffffffL
#define SMU_PM_STATUS_90__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_91__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_92__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_93__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_94__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_95__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_96__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_97__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_98__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_99__DATA_MASK__VI                 0xffffffffL
#define SMU_PM_STATUS_9__DATA_MASK__VI                  0xffffffffL
#define SMU_RLC_RESPONSE__RESP_MASK__VI                 0xffffffffL
#define SM_CONTROL2__SM_CURRENT_FRAME_POL_MASK__VI      0x01000000L
#define SM_CONTROL2__SM_FIELD_ALTERNATE_MASK__VI        0x00000020L
#define SM_CONTROL2__SM_FORCE_NEXT_FRAME_POL_MASK__VI   0x00000300L
#define SM_CONTROL2__SM_FORCE_NEXT_TOP_POL_MASK__VI     0x00030000L
#define SM_CONTROL2__SM_FRAME_ALTERNATE_MASK__VI        0x00000010L
#define SM_CONTROL2__SM_MODE_MASK__VI                   0x00000007L
#define SOFT_REGISTERS_TABLE_10__G5TrainTime_MASK__VI   0xffffffffL
#define SOFT_REGISTERS_TABLE_11__DelayMpllPwron_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_12__VoltageChangeTimeout_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_13__HandshakeDisables_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_14__DisplayPhy1Config_MASK__VI 0xff000000L
#define SOFT_REGISTERS_TABLE_14__DisplayPhy2Config_MASK__VI 0x00ff0000L
#define SOFT_REGISTERS_TABLE_14__DisplayPhy3Config_MASK__VI 0x0000ff00L
#define SOFT_REGISTERS_TABLE_14__DisplayPhy4Config_MASK__VI 0x000000ffL
#define SOFT_REGISTERS_TABLE_15__DisplayPhy5Config_MASK__VI 0xff000000L
#define SOFT_REGISTERS_TABLE_15__DisplayPhy6Config_MASK__VI 0x00ff0000L
#define SOFT_REGISTERS_TABLE_15__DisplayPhy7Config_MASK__VI 0x0000ff00L
#define SOFT_REGISTERS_TABLE_15__DisplayPhy8Config_MASK__VI 0x000000ffL
#define SOFT_REGISTERS_TABLE_16__AverageGraphicsActivity_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_17__AverageMemoryActivity_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_18__AverageGioActivity_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_19__LClkDpmEnabledLevels_MASK__VI 0x0000ff00L
#define SOFT_REGISTERS_TABLE_19__MClkDpmEnabledLevels_MASK__VI 0x00ff0000L
#define SOFT_REGISTERS_TABLE_19__PCIeDpmEnabledLevels_MASK__VI 0x000000ffL
#define SOFT_REGISTERS_TABLE_19__SClkDpmEnabledLevels_MASK__VI 0xff000000L
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_20__ACPDpmEnabledLevels_MASK__VI 0x0000ff00L
#define SOFT_REGISTERS_TABLE_20__SAMUDpmEnabledLevels_MASK__VI 0x00ff0000L
#define SOFT_REGISTERS_TABLE_20__UVDDpmEnabledLevels_MASK__VI 0xff000000L
#define SOFT_REGISTERS_TABLE_20__VCEDpmEnabledLevels_MASK__VI 0x000000ffL
#define SOFT_REGISTERS_TABLE_21__DRAM_LOG_ADDR_H_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_22__DRAM_LOG_ADDR_L_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_23__DRAM_LOG_PHY_ADDR_H_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_24__DRAM_LOG_PHY_ADDR_L_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_25__DRAM_LOG_BUFF_SIZE_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_26__UlvEnterCount_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_27__UlvTime_MASK__VI       0xffffffffL
#define SOFT_REGISTERS_TABLE_28__UcodeLoadStatus_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_29__Reserved_0_MASK__VI    0xffffffffL
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod_MASK__VI  0xffffffffL
#define SOFT_REGISTERS_TABLE_30__Reserved_1_MASK__VI    0xffffffffL
#define SOFT_REGISTERS_TABLE_3__FeatureEnables_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_4__PreVBlankGap_MASK__VI   0xffffffffL
#define SOFT_REGISTERS_TABLE_5__VBlankTimeout_MASK__VI  0xffffffffL
#define SOFT_REGISTERS_TABLE_6__TrainTimeGap_MASK__VI   0xffffffffL
#define SOFT_REGISTERS_TABLE_7__MvddSwitchTime_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_8__LongestAcpiTrainTime_MASK__VI 0xffffffffL
#define SOFT_REGISTERS_TABLE_9__AcpiDelay_MASK__VI      0xffffffffL
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK__VI 0x00000004L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK__VI 0x00000002L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK__VI  0x40000000L
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK__VI      0x00000001L
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK__VI     0x80000000L
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK__VI 0x000000f0L
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK__VI 0x0000000fL
#define SPI_DSM_CNTL__SPI_Enable_Single_Write_MASK__VI  0x00000004L
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data0_MASK__VI 0x00000001L
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data1_MASK__VI 0x00000002L
#define SPI_DSM_CNTL__UNUSED_MASK__VI                   0xfffffff8L
#define SPI_EDC_CNT__SED_MASK__VI                       0x000000ffL
#define SPI_GDBG_WAVE_CNTL__STALL_VMID_MASK__VI         0x0001fffeL
#define SPI_GFX_CNTL__RESET_COUNTS_MASK__VI             0x00000001L
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK__VI      0x01000000L
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK__VI      0x02000000L
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK__VI       0x01000000L
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK__VI       0x02000000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK__VI  0x00080000L
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK__VI   0x00078000L
#define SPI_RESOURCE_RESERVE_CU_12__LDS_MASK__VI        0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK__VI       0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK__VI       0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK__VI      0x00007000L
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK__VI   0x00078000L
#define SPI_RESOURCE_RESERVE_CU_13__LDS_MASK__VI        0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK__VI       0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK__VI       0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK__VI      0x00007000L
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK__VI   0x00078000L
#define SPI_RESOURCE_RESERVE_CU_14__LDS_MASK__VI        0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK__VI       0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK__VI       0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK__VI      0x00007000L
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK__VI   0x00078000L
#define SPI_RESOURCE_RESERVE_CU_15__LDS_MASK__VI        0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK__VI       0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK__VI       0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK__VI      0x00007000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK__VI      0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK__VI      0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK__VI      0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK__VI      0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK__VI 0x01000000L
#define SPI_SHADER_PGM_RSRC3_ES__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SHADER_PGM_RSRC3_GS__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SHADER_PGM_RSRC3_HS__GROUP_FIFO_DEPTH_MASK__VI 0x0000fc00L
#define SPI_SHADER_PGM_RSRC3_LS__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY_MASK__VI    0x00400000L
#define SPI_START_PHASE__SGPR_START_PHASE_MASK__VI      0x0000000cL
#define SPI_START_PHASE__VGPR_START_PHASE_MASK__VI      0x00000003L
#define SPI_START_PHASE__WAVE_START_PHASE_MASK__VI      0x00000030L
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK__VI 0x003e0000L
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK__VI 0x07c00000L
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK__VI 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK__VI 0x00000f80L
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK__VI        0x0000007fL
#define SPI_WCL_PIPE_PERCENT_HP3D__ES_GRP_VALUE_MASK__VI 0x003e0000L
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK__VI 0x07c00000L
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK__VI 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_HP3D__LS_GRP_VALUE_MASK__VI 0x00000f80L
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK__VI       0x0000007fL
#define SPMI_C6_STATE_0__SPMI_IF_COUNTER_ADDRESS_C6_MASK__VI 0x0000fffcL
#define SPMI_CONFIG0_0__SPMI_ENABLE_MASK__VI            0x00000001L
#define SPMI_CONFIG0_0__SPMI_PATH_DISABLE_DELAY_CYCLES_MASK__VI 0x07c00000L
#define SPMI_CONFIG0_0__SPMI_PATH_ENABLE_DELAY_CYCLES_MASK__VI 0x003e0000L
#define SPMI_CONFIG0_0__SPMI_PATH_NUM_TIMING_FLOPS_MASK__VI 0x0000007cL
#define SPMI_CONFIG0_0__SPMI_SIGNALING_DELAY_CYCLES_MASK__VI 0x00000f80L
#define SPMI_CONFIG0_0__SPMI_SIGNALING_HOLD_CYCLES_MASK__VI 0x0001f000L
#define SPMI_CONFIG1_0__SPMI_CHAIN_SIZE_MASK__VI        0x0000ffe0L
#define SPMI_CONFIG1_0__SPMI_SIGNALING_RESET_HOLD_CYCLES_MASK__VI 0x0000001fL
#define SPU_PORT_STATUS__RESERVED_MASK__VI              0xffffffffL
#define SQC_ATC_EDC_GATCL1_CNT__DCACHE_DATA_SEC_MASK__VI 0x00ff0000L
#define SQC_ATC_EDC_GATCL1_CNT__ICACHE_DATA_SEC_MASK__VI 0x000000ffL
#define SQC_CACHES__COMPLETE_MASK__VI                   0x00010000L
#define SQC_CACHES__INVALIDATE_MASK__VI                 0x00000004L
#define SQC_CACHES__TARGET_DATA_MASK__VI                0x00000002L
#define SQC_CACHES__TARGET_INST_MASK__VI                0x00000001L
#define SQC_CACHES__VOL_MASK__VI                        0x00000010L
#define SQC_CACHES__WRITEBACK_MASK__VI                  0x00000008L
#define SQC_CONFIG__EVICT_LRU_MASK__VI                  0x00003000L
#define SQC_CONFIG__FORCE_1_BANK_MASK__VI               0x00008000L
#define SQC_CONFIG__FORCE_2_BANK_MASK__VI               0x00004000L
#define SQC_CONFIG__LS_DISABLE_CLOCKS_MASK__VI          0x00ff0000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKA_MASK__VI 0x00020000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKB_MASK__VI 0x00100000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKC_MASK__VI 0x00800000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKD_MASK__VI 0x04000000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_GATCL1_MASK__VI 0x20000000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKA_MASK__VI 0x00000004L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKB_MASK__VI 0x00000020L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKC_MASK__VI 0x00000100L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKD_MASK__VI 0x00000800L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_GATCL1_MASK__VI 0x00004000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKA_MASK__VI    0x00018000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKB_MASK__VI    0x000c0000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKC_MASK__VI    0x00600000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKD_MASK__VI    0x03000000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_GATCL1_MASK__VI   0x18000000L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKA_MASK__VI    0x00000003L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKB_MASK__VI    0x00000018L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKC_MASK__VI    0x000000c0L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKD_MASK__VI    0x00000600L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_GATCL1_MASK__VI   0x00003000L
#define SQC_EDC_CNT__DATA_DED_MASK__VI                  0xff000000L
#define SQC_EDC_CNT__DATA_SEC_MASK__VI                  0x00ff0000L
#define SQC_EDC_CNT__INST_DED_MASK__VI                  0x0000ff00L
#define SQC_EDC_CNT__INST_SEC_MASK__VI                  0x000000ffL
#define SQC_GATCL1_CNTL__DCACHE_FORCE_IN_ORDER_MASK__VI 0x00100000L
#define SQC_GATCL1_CNTL__DCACHE_FORCE_MISS_MASK__VI     0x00080000L
#define SQC_GATCL1_CNTL__DCACHE_INVALIDATE_ALL_VMID_MASK__VI 0x00040000L
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_CACHE_SIZE_BY_2_MASK__VI 0x01800000L
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x00600000L
#define SQC_GATCL1_CNTL__ICACHE_FORCE_IN_ORDER_MASK__VI 0x08000000L
#define SQC_GATCL1_CNTL__ICACHE_FORCE_MISS_MASK__VI     0x04000000L
#define SQC_GATCL1_CNTL__ICACHE_INVALIDATE_ALL_VMID_MASK__VI 0x02000000L
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_CACHE_SIZE_BY_2_MASK__VI 0xc0000000L
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x30000000L
#define SQC_GATCL1_CNTL__RESERVED_MASK__VI              0x0003ffffL
#define SQC_WRITEBACK__DIRTY_MASK__VI                   0x00000002L
#define SQC_WRITEBACK__DWB_MASK__VI                     0x00000001L
#define SQ_CMD__DATA_MASK__VI                           0x00000700L
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK__VI       0x00000400L
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK__VI          0x00000200L
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK__VI    0x00020000L
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK__VI    0x00010000L
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK__VI 0x00040000L
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK__VI      0x00180000L
#define SQ_CONFIG__REPLAY_SLEEP_CNT_MASK__VI            0x01e00000L
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK__VI 0x000003f0L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK__VI 0x00040000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK__VI 0x00200000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK__VI 0x00010000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK__VI 0x00020000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK__VI 0x00080000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK__VI 0x00100000L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK__VI 0x00000100L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK__VI 0x00000200L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK__VI 0x01000000L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK__VI 0x02000000L
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK__VI  0x00000400L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK__VI        0x00000004L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK__VI        0x00000008L
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK__VI    0x04000000L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK__VI         0x00000001L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK__VI         0x00000002L
#define SQ_DS_0__GDS_MASK__SI__CI                       0x00020000L
#define SQ_DS_0__GDS_MASK__VI                           0x00010000L
#define SQ_DS_0__OP_MASK__SI__CI                        0x03fc0000L
#define SQ_DS_0__OP_MASK__VI                            0x01fe0000L
#define SQ_EDC_DED_CNT__LDS_DED_MASK__VI                0x000000ffL
#define SQ_EDC_DED_CNT__SGPR_DED_MASK__VI               0x0000ff00L
#define SQ_EDC_DED_CNT__VGPR_DED_MASK__VI               0x00ff0000L
#define SQ_EDC_INFO__SIMD_ID_MASK__VI                   0x00000030L
#define SQ_EDC_INFO__SOURCE_MASK__VI                    0x000001c0L
#define SQ_EDC_INFO__VM_ID_MASK__VI                     0x00001e00L
#define SQ_EDC_INFO__WAVE_ID_MASK__VI                   0x0000000fL
#define SQ_EDC_SEC_CNT__LDS_SEC_MASK__VI                0x000000ffL
#define SQ_EDC_SEC_CNT__SGPR_SEC_MASK__VI               0x0000ff00L
#define SQ_EDC_SEC_CNT__VGPR_SEC_MASK__VI               0x00ff0000L
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK__VI     0x00400000L
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK__VI     0x00800000L
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK__VI      0x00200000L
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK__VI     0x0f000000L
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK__VI     0xf0000000L
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK__VI   0xffffffffL
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK__VI         0x80000000L
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK__VI      0x80000000L
#define SQ_M0_GPR_IDX_WORD__INDEX_MASK__VI              0x000000ffL
#define SQ_M0_GPR_IDX_WORD__VDST_REL_MASK__VI           0x00008000L
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK__VI          0x00001000L
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK__VI          0x00002000L
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK__VI          0x00004000L
#define SQ_MIMG_1__D16_MASK__VI                         0x80000000L
#define SQ_MTBUF_0__OP_MASK__SI__CI                     0x00070000L
#define SQ_MTBUF_0__OP_MASK__VI                         0x00078000L
#define SQ_MUBUF_0__SLC_MASK__VI                        0x00020000L
#define SQ_SMEM_0__ENCODING_MASK__VI                    0xfc000000L
#define SQ_SMEM_0__GLC_MASK__VI                         0x00010000L
#define SQ_SMEM_0__IMM_MASK__VI                         0x00020000L
#define SQ_SMEM_0__OP_MASK__VI                          0x03fc0000L
#define SQ_SMEM_0__SBASE_MASK__VI                       0x0000003fL
#define SQ_SMEM_0__SDATA_MASK__VI                       0x00001fc0L
#define SQ_SMEM_1__OFFSET_MASK__VI                      0x000fffffL
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK__VI 0xffffffffL
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK__SI__CI 0x0000f000L
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK__VI   0x0000f800L
#define SQ_VOP3_0_SDST_ENC__CLAMP_MASK__VI              0x00008000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK__SI__CI             0x03fe0000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK__VI                 0x03ff0000L
#define SQ_VOP3_0__CLAMP_MASK__SI__CI                   0x00000800L
#define SQ_VOP3_0__CLAMP_MASK__VI                       0x00008000L
#define SQ_VOP3_0__OP_MASK__SI__CI                      0x03fe0000L
#define SQ_VOP3_0__OP_MASK__VI                          0x03ff0000L
#define SQ_VOP_DPP__BANK_MASK_MASK__VI                  0x0f000000L
#define SQ_VOP_DPP__BOUND_CTRL_MASK__VI                 0x00080000L
#define SQ_VOP_DPP__DPP_CTRL_MASK__VI                   0x0001ff00L
#define SQ_VOP_DPP__ROW_MASK_MASK__VI                   0xf0000000L
#define SQ_VOP_DPP__SRC0_ABS_MASK__VI                   0x00200000L
#define SQ_VOP_DPP__SRC0_MASK__VI                       0x000000ffL
#define SQ_VOP_DPP__SRC0_NEG_MASK__VI                   0x00100000L
#define SQ_VOP_DPP__SRC1_ABS_MASK__VI                   0x00800000L
#define SQ_VOP_DPP__SRC1_NEG_MASK__VI                   0x00400000L
#define SQ_VOP_SDWA__CLAMP_MASK__VI                     0x00002000L
#define SQ_VOP_SDWA__DST_SEL_MASK__VI                   0x00000700L
#define SQ_VOP_SDWA__DST_UNUSED_MASK__VI                0x00001800L
#define SQ_VOP_SDWA__SRC0_ABS_MASK__VI                  0x00200000L
#define SQ_VOP_SDWA__SRC0_MASK__VI                      0x000000ffL
#define SQ_VOP_SDWA__SRC0_NEG_MASK__VI                  0x00100000L
#define SQ_VOP_SDWA__SRC0_SEL_MASK__VI                  0x00070000L
#define SQ_VOP_SDWA__SRC0_SEXT_MASK__VI                 0x00080000L
#define SQ_VOP_SDWA__SRC1_ABS_MASK__VI                  0x20000000L
#define SQ_VOP_SDWA__SRC1_NEG_MASK__VI                  0x10000000L
#define SQ_VOP_SDWA__SRC1_SEL_MASK__VI                  0x07000000L
#define SQ_VOP_SDWA__SRC1_SEXT_MASK__VI                 0x08000000L
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK__SI__CI            0x00c00000L
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK__VI                0x03000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK__SI__CI           0x06000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK__VI               0x18000000L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK__SI__CI       0x00070000L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK__VI           0x000f0000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK__SI__CI            0x01000000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK__VI                0x04000000L
#define SQ_WAVE_IB_DBG0__KILL_MASK__VI                  0x20000000L
#define SQ_WAVE_IB_DBG0__MISC_CNT_MASK__SI__CI          0x00380000L
#define SQ_WAVE_IB_DBG0__MISC_CNT_MASK__VI              0x00f00000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK__VI      0x40000000L
#define SQ_WAVE_IB_DBG1__IXNACK_MASK__VI                0x00000001L
#define SQ_WAVE_IB_DBG1__QCNT_MASK__VI                  0x00000f00L
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK__VI         0x00000004L
#define SQ_WAVE_IB_DBG1__XCNT_MASK__VI                  0x000000f0L
#define SQ_WAVE_IB_DBG1__XNACK_MASK__VI                 0x00000002L
#define SQ_WAVE_IB_STS__FIRST_REPLAY_MASK__VI           0x00008000L
#define SQ_WAVE_IB_STS__RCNT_MASK__VI                   0x000f0000L
#define SQ_WAVE_MODE__GPR_IDX_EN_MASK__VI               0x08000000L
#define SQ_WAVE_PC_HI__PC_HI_MASK__SI__CI               0x000000ffL
#define SQ_WAVE_PC_HI__PC_HI_MASK__VI                   0x0000ffffL
#define SQ_WAVE_STATUS__ALLOW_REPLAY_MASK__VI           0x00400000L
#define SQ_WAVE_STATUS__USER_PRIO_MASK__VI              0x00000018L
#define SQ_WAVE_TRAPSTS__SAVECTX_MASK__VI               0x00000400L
#define SQ_WREXEC_EXEC_HI__ADDR_HI_MASK__VI             0x0000ffffL
#define SQ_WREXEC_EXEC_HI__ATC_MASK__VI                 0x08000000L
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK__VI          0x04000000L
#define SQ_WREXEC_EXEC_HI__MSB_MASK__VI                 0x80000000L
#define SQ_WREXEC_EXEC_HI__MTYPE_MASK__VI               0x70000000L
#define SQ_WREXEC_EXEC_LO__ADDR_LO_MASK__VI             0xffffffffL
#define SRBM_CAM_INDEX__CAM_INDEX_MASK__SI__CI          0x00000007L
#define SRBM_CAM_INDEX__CAM_INDEX_MASK__VI              0x00000003L
#define SRBM_CNTL__PWR_GFX3D_REQUEST_HALT_MASK__VI      0x00080000L
#define SRBM_CNTL__REPORT_LAST_RDERR_MASK__VI           0x00040000L
#define SRBM_CREDIT_RECOVER_CNTL__CREDIT_RECOVER_ENABLE_MASK__VI 0x80000000L
#define SRBM_CREDIT_RECOVER_CNTL__CREDIT_RECOVER_TIME_MASK__VI 0x00000fffL
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ACP_MASK__VI 0x00000010L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_BIF_MASK__VI 0x00000001L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_DC_MASK__VI 0x00000004L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_GIONB_MASK__VI 0x00000008L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_GRBM_MASK__VI 0x00000200L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ISP_MASK__VI 0x00002000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCB_MASK__VI 0x00008000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC0_MASK__VI 0x00010000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC1_MASK__VI 0x00020000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC2_MASK__VI 0x00040000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC3_MASK__VI 0x00080000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC4_MASK__VI 0x00100000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC5_MASK__VI 0x00200000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC6_MASK__VI 0x00400000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCC7_MASK__VI 0x00800000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD0_MASK__VI 0x01000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD1_MASK__VI 0x02000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD2_MASK__VI 0x04000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD3_MASK__VI 0x08000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD4_MASK__VI 0x10000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD5_MASK__VI 0x20000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD6_MASK__VI 0x40000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_MCD7_MASK__VI 0x80000000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_ODE_MASK__VI 0x00000040L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_REGBB_MASK__VI 0x00000080L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_SAM_MASK__VI 0x00004000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_SMU_MASK__VI 0x00000002L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_UVD_MASK__VI 0x00000400L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VCE0_MASK__VI 0x00000800L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VCE1_MASK__VI 0x00001000L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_VP8_MASK__VI 0x00000100L
#define SRBM_CREDIT_RECOVER__CREDIT_RECOVER_XDMA_MASK__VI 0x00000020L
#define SRBM_CREDIT_RESET__CREDIT_RESET_ACP_MASK__VI    0x00000010L
#define SRBM_CREDIT_RESET__CREDIT_RESET_BIF_MASK__VI    0x00000001L
#define SRBM_CREDIT_RESET__CREDIT_RESET_DC_MASK__VI     0x00000004L
#define SRBM_CREDIT_RESET__CREDIT_RESET_GIONB_MASK__VI  0x00000008L
#define SRBM_CREDIT_RESET__CREDIT_RESET_GRBM_MASK__VI   0x00000200L
#define SRBM_CREDIT_RESET__CREDIT_RESET_ISP_MASK__VI    0x00002000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCB_MASK__VI    0x00008000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC0_MASK__VI   0x00010000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC1_MASK__VI   0x00020000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC2_MASK__VI   0x00040000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC3_MASK__VI   0x00080000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC4_MASK__VI   0x00100000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC5_MASK__VI   0x00200000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC6_MASK__VI   0x00400000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCC7_MASK__VI   0x00800000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD0_MASK__VI   0x01000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD1_MASK__VI   0x02000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD2_MASK__VI   0x04000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD3_MASK__VI   0x08000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD4_MASK__VI   0x10000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD5_MASK__VI   0x20000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD6_MASK__VI   0x40000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_MCD7_MASK__VI   0x80000000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_ODE_MASK__VI    0x00000040L
#define SRBM_CREDIT_RESET__CREDIT_RESET_REGBB_MASK__VI  0x00000080L
#define SRBM_CREDIT_RESET__CREDIT_RESET_SAM_MASK__VI    0x00004000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_SMU_MASK__VI    0x00000002L
#define SRBM_CREDIT_RESET__CREDIT_RESET_UVD_MASK__VI    0x00000400L
#define SRBM_CREDIT_RESET__CREDIT_RESET_VCE0_MASK__VI   0x00000800L
#define SRBM_CREDIT_RESET__CREDIT_RESET_VCE1_MASK__VI   0x00001000L
#define SRBM_CREDIT_RESET__CREDIT_RESET_VP8_MASK__VI    0x00000100L
#define SRBM_CREDIT_RESET__CREDIT_RESET_XDMA_MASK__VI   0x00000020L
#define SRBM_DEBUG_SNAPSHOT2__VCE1_RDY_MASK__VI         0x00000001L
#define SRBM_DEBUG_SNAPSHOT__GIONB_RDY_MASK__VI         0x00000002L
#define SRBM_DEBUG_SNAPSHOT__ISP_RDY_MASK__VI           0x80000000L
#define SRBM_DEBUG_SNAPSHOT__ODE_RDY_MASK__VI           0x00001000L
#define SRBM_DEBUG_SNAPSHOT__SAMMSP_RDY_MASK__VI        0x00000008L
#define SRBM_DEBUG_SNAPSHOT__SAMSCP_RDY_MASK__VI        0x40000000L
#define SRBM_DEBUG_SNAPSHOT__VCE0_RDY_MASK__VI          0x20000000L
#define SRBM_DEBUG_SNAPSHOT__VP8_RDY_MASK__VI           0x00000400L
#define SRBM_DEBUG__ISP_CLOCK_DOMAIN_OVERRIDE_MASK__VI  0x00000400L
#define SRBM_DEBUG__VP8_CLOCK_DOMAIN_OVERRIDE_MASK__VI  0x00000800L
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_ADDR_MASK__VI     0x0000ffffL
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_OP_MASK__VI       0x00010000L
#define SRBM_DSM_TRIG_CNTL1__DSM_TRIG_WD_MASK__VI       0xffffffffL
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_ADDR_MASK_MASK__VI 0x0000ffffL
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_OP_MASK_MASK__VI  0x00010000L
#define SRBM_DSM_TRIG_MASK1__DSM_TRIG_WD_MASK_MASK__VI  0xffffffffL
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_ADDRESS_MASK__VI 0x0003fffcL
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VFID_MASK__VI  0x00f00000L
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VF_MASK__VI    0x00080000L
#define SRBM_FIREWALL_ERROR_ADDR__FIREWALL_VIOLATION_MASK__VI 0x80000000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ACP_MASK__VI 0x00000002L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIFHYP_MASK__VI 0x00100000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIF_MASK__VI 0x00000001L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_CPU_MASK__VI 0x00008000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_GRBM_MASK__VI 0x00001000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ISP_MASK__VI 0x00010000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_PEER_MASK__VI 0x00004000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_RLCHYP_MASK__VI 0x00040000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMMSP_MASK__VI 0x00000008L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMSCP_MASK__VI 0x00000004L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA0_MASK__VI 0x00000200L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA1_MASK__VI 0x00000100L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA2_MASK__VI 0x00000080L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA3_MASK__VI 0x00000040L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMUHYP_MASK__VI 0x00080000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMU_MASK__VI 0x00002000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_TST_MASK__VI 0x00000020L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_UVD_MASK__VI 0x00000400L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE0_MASK__VI 0x00000800L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE1_MASK__VI 0x00020000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_BIF_ADDR_OVERFLOW_MASK__VI 0x04000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_FIREWALL_VIOLATION_MASK__VI 0x01000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_HAR_REGIONSIZE_OVERFLOW_MASK__VI 0x02000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_FIREWALL_VIOLATION_MASK__VI 0x10000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_REGIONSIZE_OVERFLOW_MASK__VI 0x08000000L
#define SRBM_GFX_CNTL_DATA__MEID_MASK__VI               0x0000000cL
#define SRBM_GFX_CNTL_DATA__PIPEID_MASK__VI             0x00000003L
#define SRBM_GFX_CNTL_DATA__QUEUEID_MASK__VI            0x00000700L
#define SRBM_GFX_CNTL_DATA__VMID_MASK__VI               0x000000f0L
#define SRBM_GFX_CNTL_SELECT__SRBM_GFX_CNTL_SEL_MASK__VI 0x0000000fL
#define SRBM_INT_ACK__RAERR_INT_ACK_MASK__VI            0x00000002L
#define SRBM_INT_CNTL__RAERR_INT_MASK_MASK__VI          0x00000002L
#define SRBM_INT_STATUS__RAERR_INT_STAT_MASK__VI        0x00000002L
#define SRBM_ISP_CLKEN_CNTL__POST_DELAY_CNT_MASK__VI    0x00001f00L
#define SRBM_ISP_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__VI  0x0000000fL
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR0__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR0__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR1__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR1__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR2__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR2__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR3__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR3__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR4__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR4__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR5__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR5__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR6__ADDR_HI_MASK__VI          0xffff0000L
#define SRBM_MC_DOMAIN_ADDR6__ADDR_LO_MASK__VI          0x0000ffffL
#define SRBM_READ_CNTL__READ_TIMEOUT_MASK__VI           0x00ffffffL
#define SRBM_READ_ERROR2__READ_REQUESTER_ACP_MASK__VI   0x00000001L
#define SRBM_READ_ERROR2__READ_REQUESTER_ISP_MASK__VI   0x00000002L
#define SRBM_READ_ERROR2__READ_REQUESTER_VCE1_MASK__VI  0x00000004L
#define SRBM_READ_ERROR2__READ_VFID_MASK__VI            0x0f000000L
#define SRBM_READ_ERROR2__READ_VF_MASK__VI              0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAMMSP_MASK__VI 0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAMSCP_MASK__VI 0x08000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA2_MASK__VI  0x00080000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA3_MASK__VI  0x00040000L
#define SRBM_READ_ERROR__READ_REQUESTER_VCE0_MASK__VI   0x00100000L
#define SRBM_SAM_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SAM_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SAM_DOMAIN_ADDR1__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SAM_DOMAIN_ADDR1__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SAM_DOMAIN_ADDR2__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SAM_DOMAIN_ADDR2__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_HI_MASK__VI        0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_LO_MASK__VI        0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_HI_MASK__VI        0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_LO_MASK__VI        0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_HI_MASK__VI        0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_LO_MASK__VI        0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_HI_MASK__VI        0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_LO_MASK__VI        0x0000ffffL
#define SRBM_SOFT_RESET__SOFT_RESET_ATCL2_MASK__VI      0x00000001L
#define SRBM_SOFT_RESET__SOFT_RESET_ESRAM_MASK__VI      0x00002000L
#define SRBM_SOFT_RESET__SOFT_RESET_GIONB_MASK__VI      0x00000010L
#define SRBM_SOFT_RESET__SOFT_RESET_GRN_MASK__VI        0x20000000L
#define SRBM_SOFT_RESET__SOFT_RESET_ISP_MASK__VI        0x40000000L
#define SRBM_SOFT_RESET__SOFT_RESET_ODE_MASK__VI        0x00800000L
#define SRBM_SOFT_RESET__SOFT_RESET_SAMMSP_MASK__VI     0x08000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SAMSCP_MASK__VI     0x10000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA2_MASK__VI      0x00000008L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA3_MASK__VI      0x00000004L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE0_MASK__VI       0x01000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE1_MASK__VI       0x80000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VP8_MASK__VI        0x00080000L
#define SRBM_STATUS2__ISP_BUSY_MASK__VI                 0x00002000L
#define SRBM_STATUS2__ISP_RQ_PENDING_MASK__VI           0x00080000L
#define SRBM_STATUS2__ODE_BUSY_MASK__VI                 0x00008000L
#define SRBM_STATUS2__SAMSCP_BUSY_MASK__VI              0x00001000L
#define SRBM_STATUS2__SAMSCP_RQ_PENDING_MASK__VI        0x00040000L
#define SRBM_STATUS2__SDMA2_BUSY_MASK__VI               0x00000400L
#define SRBM_STATUS2__SDMA2_RQ_PENDING_MASK__VI         0x00010000L
#define SRBM_STATUS2__SDMA3_BUSY_MASK__VI               0x00000800L
#define SRBM_STATUS2__SDMA3_RQ_PENDING_MASK__VI         0x00020000L
#define SRBM_STATUS2__VCE0_BUSY_MASK__VI                0x00000080L
#define SRBM_STATUS2__VCE0_RQ_PENDING_MASK__VI          0x00000008L
#define SRBM_STATUS2__VCE1_BUSY_MASK__VI                0x00004000L
#define SRBM_STATUS2__VCE1_RQ_PENDING_MASK__VI          0x00100000L
#define SRBM_STATUS2__VP8_BUSY_MASK__VI                 0x00000010L
#define SRBM_STATUS3__MCC0_BUSY_MASK__VI                0x00000001L
#define SRBM_STATUS3__MCC1_BUSY_MASK__VI                0x00000002L
#define SRBM_STATUS3__MCC2_BUSY_MASK__VI                0x00000004L
#define SRBM_STATUS3__MCC3_BUSY_MASK__VI                0x00000008L
#define SRBM_STATUS3__MCC4_BUSY_MASK__VI                0x00000010L
#define SRBM_STATUS3__MCC5_BUSY_MASK__VI                0x00000020L
#define SRBM_STATUS3__MCC6_BUSY_MASK__VI                0x00000040L
#define SRBM_STATUS3__MCC7_BUSY_MASK__VI                0x00000080L
#define SRBM_STATUS3__MCD0_BUSY_MASK__VI                0x00000100L
#define SRBM_STATUS3__MCD1_BUSY_MASK__VI                0x00000200L
#define SRBM_STATUS3__MCD2_BUSY_MASK__VI                0x00000400L
#define SRBM_STATUS3__MCD3_BUSY_MASK__VI                0x00000800L
#define SRBM_STATUS3__MCD4_BUSY_MASK__VI                0x00001000L
#define SRBM_STATUS3__MCD5_BUSY_MASK__VI                0x00002000L
#define SRBM_STATUS3__MCD6_BUSY_MASK__VI                0x00004000L
#define SRBM_STATUS3__MCD7_BUSY_MASK__VI                0x00008000L
#define SRBM_STATUS__GCATCL2_BUSY_MASK__VI              0x00200000L
#define SRBM_STATUS__OSATCL2_BUSY_MASK__VI              0x00400000L
#define SRBM_STATUS__SAMMSP_BUSY_MASK__VI               0x00100000L
#define SRBM_STATUS__SAMMSP_RQ_PENDING_MASK__VI         0x00000004L
#define SRBM_STATUS__VMC1_BUSY_MASK__VI                 0x00002000L
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_LO_MASK__VI         0x0000ffffL
#define SRBM_VF_ENABLE__VF_ENABLE_MASK__VI              0x00000001L
#define SRBM_VIRT_CNTL__VF_WRITE_ENABLE_MASK__VI        0x00000001L
#define SRBM_VIRT_RESET_REQ__PF_MASK__VI                0x80000000L
#define SRBM_VIRT_RESET_REQ__VF_MASK__VI                0x0000ffffL
#define SRBM_VP8_CLKEN_CNTL__POST_DELAY_CNT_MASK__VI    0x00001f00L
#define SRBM_VP8_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__VI  0x0000000fL
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_HI_MASK__VI         0xffff0000L
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_LO_MASK__VI         0x0000ffffL
#define STREAM_SYNCHRONIZATION__STREAM_0_SYNCHRONIZATION_MASK__VI 0x00000001L
#define STREAM_SYNCHRONIZATION__STREAM_10_SYNCHRONIZATION_MASK__VI 0x00000400L
#define STREAM_SYNCHRONIZATION__STREAM_11_SYNCHRONIZATION_MASK__VI 0x00000800L
#define STREAM_SYNCHRONIZATION__STREAM_12_SYNCHRONIZATION_MASK__VI 0x00001000L
#define STREAM_SYNCHRONIZATION__STREAM_13_SYNCHRONIZATION_MASK__VI 0x00002000L
#define STREAM_SYNCHRONIZATION__STREAM_14_SYNCHRONIZATION_MASK__VI 0x00004000L
#define STREAM_SYNCHRONIZATION__STREAM_15_SYNCHRONIZATION_MASK__VI 0x00008000L
#define STREAM_SYNCHRONIZATION__STREAM_1_SYNCHRONIZATION_MASK__VI 0x00000002L
#define STREAM_SYNCHRONIZATION__STREAM_2_SYNCHRONIZATION_MASK__VI 0x00000004L
#define STREAM_SYNCHRONIZATION__STREAM_3_SYNCHRONIZATION_MASK__VI 0x00000008L
#define STREAM_SYNCHRONIZATION__STREAM_4_SYNCHRONIZATION_MASK__VI 0x00000010L
#define STREAM_SYNCHRONIZATION__STREAM_5_SYNCHRONIZATION_MASK__VI 0x00000020L
#define STREAM_SYNCHRONIZATION__STREAM_6_SYNCHRONIZATION_MASK__VI 0x00000040L
#define STREAM_SYNCHRONIZATION__STREAM_7_SYNCHRONIZATION_MASK__VI 0x00000080L
#define STREAM_SYNCHRONIZATION__STREAM_8_SYNCHRONIZATION_MASK__VI 0x00000100L
#define STREAM_SYNCHRONIZATION__STREAM_9_SYNCHRONIZATION_MASK__VI 0x00000200L
#define SWRST_COMMAND_0__BIF0_CALIB_RESET_MASK__VI      0x00020000L
#define SWRST_COMMAND_0__BIF0_CONFIG_RESET_MASK__VI     0x00400000L
#define SWRST_COMMAND_0__BIF0_CORE_RESET_MASK__VI       0x00040000L
#define SWRST_COMMAND_0__BIF0_GLOBAL_RESET_MASK__VI     0x00010000L
#define SWRST_COMMAND_0__BIF0_PHY_RESET_MASK__VI        0x00100000L
#define SWRST_COMMAND_0__BIF0_REGISTER_RESET_MASK__VI   0x00080000L
#define SWRST_COMMAND_0__BIF0_STICKY_RESET_MASK__VI     0x00200000L
#define SWRST_COMMAND_0__BIF_STRAPREG_RESET_MASK__VI    0x00008000L
#define SWRST_COMMAND_1__CMDCFGEN_MASK__VI              0x20000000L
#define SWRST_COMMAND_1__RESETCPM_MASK__VI              0x00008000L
#define SWRST_COMMAND_1__RESETHLTR_MASK__VI             0x00004000L
#define SWRST_COMMAND_1__RESETIMPARB0_MASK__VI          0x00100000L
#define SWRST_COMMAND_1__RESETIMPARB1_MASK__VI          0x00200000L
#define SWRST_COMMAND_1__RESETLANEMUX_MASK__VI          0x00000004L
#define SWRST_COMMAND_1__RESETLC_MASK__VI               0x00000040L
#define SWRST_COMMAND_1__RESETMNTR_MASK__VI             0x00002000L
#define SWRST_COMMAND_1__RESETPCFG_MASK__VI             0x00000002L
#define SWRST_COMMAND_1__RESETPHY0_MASK__VI             0x01000000L
#define SWRST_COMMAND_1__RESETPHY1_MASK__VI             0x02000000L
#define SWRST_COMMAND_1__RESETPIF0_MASK__VI             0x00010000L
#define SWRST_COMMAND_1__RESETPIF1_MASK__VI             0x00020000L
#define SWRST_COMMAND_1__RESETSRBM0_MASK__VI            0x00000010L
#define SWRST_COMMAND_1__RESETSRBM1_MASK__VI            0x00000020L
#define SWRST_COMMAND_1__RESETWRAPREGS_MASK__VI         0x00000008L
#define SWRST_COMMAND_1__SWITCHCLK_MASK__VI             0x00000001L
#define SWRST_COMMAND_1__SYNCIDLEPIF0_MASK__VI          0x00000100L
#define SWRST_COMMAND_1__SYNCIDLEPIF1_MASK__VI          0x00000200L
#define SWRST_COMMAND_1__TOGGLESTRAP_MASK__VI           0x10000000L
#define SWRST_COMMAND_STATUS__ATOMIC_RESET_MASK__VI     0x00000002L
#define SWRST_COMMAND_STATUS__RECONFIGURE_MASK__VI      0x00000001L
#define SWRST_COMMAND_STATUS__RESET_COMPLETE_MASK__VI   0x00010000L
#define SWRST_COMMAND_STATUS__WAIT_STATE_MASK__VI       0x00020000L
#define SWRST_CONTROL_0__BIF0_CALIB_RESETRCEN_MASK__VI  0x00020000L
#define SWRST_CONTROL_0__BIF0_CONFIG_RESETRCEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_0__BIF0_CORE_RESETRCEN_MASK__VI   0x00040000L
#define SWRST_CONTROL_0__BIF0_GLOBAL_RESETRCEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_0__BIF0_PHY_RESETRCEN_MASK__VI    0x00100000L
#define SWRST_CONTROL_0__BIF0_REGISTER_RESETRCEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_0__BIF0_STICKY_RESETRCEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_0__BIF_STRAPREG_RESETRCEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_1__CMDCFG_RCEN_MASK__VI           0x20000000L
#define SWRST_CONTROL_1__RESETCPM_RCEN_MASK__VI         0x00008000L
#define SWRST_CONTROL_1__RESETHLTR_RCEN_MASK__VI        0x00004000L
#define SWRST_CONTROL_1__RESETIMPARB0_RCEN_MASK__VI     0x00100000L
#define SWRST_CONTROL_1__RESETIMPARB1_RCEN_MASK__VI     0x00200000L
#define SWRST_CONTROL_1__RESETLANEMUX_RCEN_MASK__VI     0x00000004L
#define SWRST_CONTROL_1__RESETLC_RCEN_MASK__VI          0x00000040L
#define SWRST_CONTROL_1__RESETMNTR_RCEN_MASK__VI        0x00002000L
#define SWRST_CONTROL_1__RESETPCFG_RCEN_MASK__VI        0x00000002L
#define SWRST_CONTROL_1__RESETPHY0_RCEN_MASK__VI        0x01000000L
#define SWRST_CONTROL_1__RESETPHY1_RCEN_MASK__VI        0x02000000L
#define SWRST_CONTROL_1__RESETPIF0_RCEN_MASK__VI        0x00010000L
#define SWRST_CONTROL_1__RESETPIF1_RCEN_MASK__VI        0x00020000L
#define SWRST_CONTROL_1__RESETSRBM0_RCEN_MASK__VI       0x00000010L
#define SWRST_CONTROL_1__RESETSRBM1_RCEN_MASK__VI       0x00000020L
#define SWRST_CONTROL_1__RESETWRAPREGS_RCEN_MASK__VI    0x00000008L
#define SWRST_CONTROL_1__STRAPVLD_RCEN_MASK__VI         0x10000000L
#define SWRST_CONTROL_1__SWITCHCLK_RCEN_MASK__VI        0x00000001L
#define SWRST_CONTROL_1__SYNCIDLEPIF0_RCEN_MASK__VI     0x00000100L
#define SWRST_CONTROL_1__SYNCIDLEPIF1_RCEN_MASK__VI     0x00000200L
#define SWRST_CONTROL_2__BIF0_CALIB_RESETATEN_MASK__VI  0x00020000L
#define SWRST_CONTROL_2__BIF0_CONFIG_RESETATEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_2__BIF0_CORE_RESETATEN_MASK__VI   0x00040000L
#define SWRST_CONTROL_2__BIF0_GLOBAL_RESETATEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_2__BIF0_PHY_RESETATEN_MASK__VI    0x00100000L
#define SWRST_CONTROL_2__BIF0_REGISTER_RESETATEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_2__BIF0_STICKY_RESETATEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_2__BIF_STRAPREG_RESETATEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_3__CMDCFG_ATEN_MASK__VI           0x20000000L
#define SWRST_CONTROL_3__RESETCPM_ATEN_MASK__VI         0x00008000L
#define SWRST_CONTROL_3__RESETHLTR_ATEN_MASK__VI        0x00004000L
#define SWRST_CONTROL_3__RESETIMPARB0_ATEN_MASK__VI     0x00100000L
#define SWRST_CONTROL_3__RESETIMPARB1_ATEN_MASK__VI     0x00200000L
#define SWRST_CONTROL_3__RESETLANEMUX_ATEN_MASK__VI     0x00000004L
#define SWRST_CONTROL_3__RESETLC_ATEN_MASK__VI          0x00000040L
#define SWRST_CONTROL_3__RESETMNTR_ATEN_MASK__VI        0x00002000L
#define SWRST_CONTROL_3__RESETPCFG_ATEN_MASK__VI        0x00000002L
#define SWRST_CONTROL_3__RESETPHY0_ATEN_MASK__VI        0x01000000L
#define SWRST_CONTROL_3__RESETPHY1_ATEN_MASK__VI        0x02000000L
#define SWRST_CONTROL_3__RESETPIF0_ATEN_MASK__VI        0x00010000L
#define SWRST_CONTROL_3__RESETPIF1_ATEN_MASK__VI        0x00020000L
#define SWRST_CONTROL_3__RESETSRBM0_ATEN_MASK__VI       0x00000010L
#define SWRST_CONTROL_3__RESETSRBM1_ATEN_MASK__VI       0x00000020L
#define SWRST_CONTROL_3__RESETWRAPREGS_ATEN_MASK__VI    0x00000008L
#define SWRST_CONTROL_3__STRAPVLD_ATEN_MASK__VI         0x10000000L
#define SWRST_CONTROL_3__SWITCHCLK_ATEN_MASK__VI        0x00000001L
#define SWRST_CONTROL_3__SYNCIDLEPIF0_ATEN_MASK__VI     0x00000100L
#define SWRST_CONTROL_3__SYNCIDLEPIF1_ATEN_MASK__VI     0x00000200L
#define SWRST_CONTROL_4__BIF0_CALIB_WRRESETEN_MASK__VI  0x00020000L
#define SWRST_CONTROL_4__BIF0_CONFIG_WRRESETEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_4__BIF0_CORE_WRRESETEN_MASK__VI   0x00040000L
#define SWRST_CONTROL_4__BIF0_GLOBAL_WRRESETEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_4__BIF0_PHY_WRRESETEN_MASK__VI    0x00100000L
#define SWRST_CONTROL_4__BIF0_REGISTER_WRRESETEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_4__BIF0_STICKY_WRRESETEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_4__BIF_STRAPREG_WRRESETEN_MASK__VI 0x00004000L
#define SWRST_CONTROL_5__WRCMDCFG_EN_MASK__VI           0x20000000L
#define SWRST_CONTROL_5__WRRESETCPM_EN_MASK__VI         0x00008000L
#define SWRST_CONTROL_5__WRRESETHLTR_EN_MASK__VI        0x00004000L
#define SWRST_CONTROL_5__WRRESETIMPARB0_EN_MASK__VI     0x00100000L
#define SWRST_CONTROL_5__WRRESETIMPARB1_EN_MASK__VI     0x00200000L
#define SWRST_CONTROL_5__WRRESETLANEMUX_EN_MASK__VI     0x00000004L
#define SWRST_CONTROL_5__WRRESETLC_EN_MASK__VI          0x00000040L
#define SWRST_CONTROL_5__WRRESETMNTR_EN_MASK__VI        0x00002000L
#define SWRST_CONTROL_5__WRRESETPCFG_EN_MASK__VI        0x00000002L
#define SWRST_CONTROL_5__WRRESETPHY0_EN_MASK__VI        0x01000000L
#define SWRST_CONTROL_5__WRRESETPHY1_EN_MASK__VI        0x02000000L
#define SWRST_CONTROL_5__WRRESETPIF0_EN_MASK__VI        0x00010000L
#define SWRST_CONTROL_5__WRRESETPIF1_EN_MASK__VI        0x00020000L
#define SWRST_CONTROL_5__WRRESETSRBM0_EN_MASK__VI       0x00000010L
#define SWRST_CONTROL_5__WRRESETSRBM1_EN_MASK__VI       0x00000020L
#define SWRST_CONTROL_5__WRRESETWRAPREGS_EN_MASK__VI    0x00000008L
#define SWRST_CONTROL_5__WRSTRAPVLD_EN_MASK__VI         0x10000000L
#define SWRST_CONTROL_5__WRSWITCHCLK_EN_MASK__VI        0x00000001L
#define SWRST_CONTROL_5__WRSYNCIDLEPIF0_EN_MASK__VI     0x00000100L
#define SWRST_CONTROL_5__WRSYNCIDLEPIF1_EN_MASK__VI     0x00000200L
#define SWRST_CONTROL_6__CONNECTWITHWRAPREGS_EN_MASK__VI 0x00000100L
#define SWRST_CONTROL_6__WARMRESET_EN_MASK__VI          0x00000001L
#define SWRST_EP_COMMAND_0__EP_CFG_RESET_ONLY_MASK__VI  0x00000001L
#define SWRST_EP_COMMAND_0__EP_DRV_RESET_MASK__VI       0x00000004L
#define SWRST_EP_COMMAND_0__EP_FLR0_RESET_MASK__VI      0x00010000L
#define SWRST_EP_COMMAND_0__EP_FLR1_RESET_MASK__VI      0x00020000L
#define SWRST_EP_COMMAND_0__EP_FLR2_RESET_MASK__VI      0x00040000L
#define SWRST_EP_COMMAND_0__EP_HOT_RESET_MASK__VI       0x00000100L
#define SWRST_EP_COMMAND_0__EP_LNKDIS_RESET_MASK__VI    0x00000400L
#define SWRST_EP_COMMAND_0__EP_LNKDWN_RESET_MASK__VI    0x00000200L
#define SWRST_EP_COMMAND_0__EP_SOFT_RESET_MASK__VI      0x00000002L
#define SWRST_EP_CONTROL_0__EP_CFG_RESET_ONLY_EN_MASK__VI 0x00000001L
#define SWRST_EP_CONTROL_0__EP_CFG_WR_RESET_EN_MASK__VI 0x00080000L
#define SWRST_EP_CONTROL_0__EP_DRV_RESET_EN_MASK__VI    0x00000004L
#define SWRST_EP_CONTROL_0__EP_FLR0_RESET_EN_MASK__VI   0x00010000L
#define SWRST_EP_CONTROL_0__EP_FLR1_RESET_EN_MASK__VI   0x00020000L
#define SWRST_EP_CONTROL_0__EP_FLR2_RESET_EN_MASK__VI   0x00040000L
#define SWRST_EP_CONTROL_0__EP_FLR_DISABLE_CFG_RST_MASK__VI 0x00f00000L
#define SWRST_EP_CONTROL_0__EP_HOT_RESET_EN_MASK__VI    0x00000100L
#define SWRST_EP_CONTROL_0__EP_LNKDIS_RESET_EN_MASK__VI 0x00000400L
#define SWRST_EP_CONTROL_0__EP_LNKDWN_RESET_EN_MASK__VI 0x00000200L
#define SWRST_EP_CONTROL_0__EP_SOFT_RESET_EN_MASK__VI   0x00000002L
#define SWRST_GENERAL_CONTROL__ATOMIC_RESET_EN_MASK__VI 0x00000002L
#define SWRST_GENERAL_CONTROL__BLOCK_ON_IDLE_MASK__VI   0x00000400L
#define SWRST_GENERAL_CONTROL__BYPASS_HOLD_MASK__VI     0x00010000L
#define SWRST_GENERAL_CONTROL__BYPASS_PIF_HOLD_MASK__VI 0x00020000L
#define SWRST_GENERAL_CONTROL__CONFIG_XFER_MODE_MASK__VI 0x00001000L
#define SWRST_GENERAL_CONTROL__EP_COMPLT_CHK_EN_MASK__VI 0x10000000L
#define SWRST_GENERAL_CONTROL__EP_COMPLT_WAIT_TMR_MASK__VI 0x60000000L
#define SWRST_GENERAL_CONTROL__FORCE_REGIDLE_MASK__VI   0x00000200L
#define SWRST_GENERAL_CONTROL__HLDTRAIN_XFER_MODE_MASK__VI 0x00004000L
#define SWRST_GENERAL_CONTROL__MUXSEL_XFER_MODE_MASK__VI 0x00002000L
#define SWRST_GENERAL_CONTROL__RECONFIGURE_EN_MASK__VI  0x00000001L
#define SWRST_GENERAL_CONTROL__RESET_PERIOD_MASK__VI    0x0000001cL
#define SWRST_GENERAL_CONTROL__WAIT_LINKUP_MASK__VI     0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE_MASK__VI 0x00000002L
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE_MASK__VI 0x00000001L
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE_MASK__VI 0x00000020L
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE_MASK__VI 0x00000010L
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE_MASK__VI 0x00000200L
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE_MASK__VI 0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE_MASK__VI 0x00002000L
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE_MASK__VI 0x00001000L
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE_MASK__VI 0x00020000L
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE_MASK__VI 0x00010000L
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE_MASK__VI 0x00200000L
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE_MASK__VI 0x00100000L
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE_MASK__VI 0x02000000L
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE_MASK__VI 0x01000000L
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE_MASK__VI 0x20000000L
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE_MASK__VI 0x10000000L
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE_MASK__VI 0x80000000L
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON_MASK__VI     0x0000000fL
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON_MASK__VI     0x000000f0L
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON_MASK__VI     0x00000f00L
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON_MASK__VI     0x0000f000L
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON_MASK__VI     0x000f0000L
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON_MASK__VI     0x00f00000L
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON_MASK__VI     0x0f000000L
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON_MASK__VI     0xf0000000L
#define SX_DEBUG_1__DEBUG_DATA_MASK__SI__CI             0xffffff80L
#define SX_DEBUG_1__DEBUG_DATA_MASK__VI                 0xffffe000L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS_MASK__VI   0x00000200L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK__VI 0x00000400L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST_MASK__VI 0x00000100L
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT_MASK__VI    0x00001000L
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT_MASK__VI      0x00000800L
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI      0x07000000L
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT_MASK__VI       0x00700000L
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI       0x00070000L
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN_MASK__VI      0x00000700L
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT_MASK__VI       0x00000070L
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT_MASK__VI       0x00000007L
#define SX_PS_DOWNCONVERT__MRT0_MASK__VI                0x0000000fL
#define SX_PS_DOWNCONVERT__MRT1_MASK__VI                0x000000f0L
#define SX_PS_DOWNCONVERT__MRT2_MASK__VI                0x00000f00L
#define SX_PS_DOWNCONVERT__MRT3_MASK__VI                0x0000f000L
#define SX_PS_DOWNCONVERT__MRT4_MASK__VI                0x000f0000L
#define SX_PS_DOWNCONVERT__MRT5_MASK__VI                0x00f00000L
#define SX_PS_DOWNCONVERT__MRT6_MASK__VI                0x0f000000L
#define SX_PS_DOWNCONVERT__MRT7_MASK__VI                0xf0000000L
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKA_CLOCK_ENABLE__SYMCLKA_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKB_CLOCK_ENABLE__SYMCLKB_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKC_CLOCK_ENABLE__SYMCLKC_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKD_CLOCK_ENABLE__SYMCLKD_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKE_CLOCK_ENABLE__SYMCLKE_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKF_CLOCK_ENABLE__SYMCLKF_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_CLOCK_ENABLE_MASK__VI 0x00000001L
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_EN_MASK__VI 0x00000010L
#define SYMCLKG_CLOCK_ENABLE__SYMCLKG_FE_FORCE_SRC_MASK__VI 0x00000700L
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_BROADCAST_WRITES_MASK__VI 0x40000000L
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_INDEX_MASK__VI 0x000000ffL
#define SYS_GRBM_GFX_INDEX_DATA__SE_BROADCAST_WRITES_MASK__VI 0x80000000L
#define SYS_GRBM_GFX_INDEX_DATA__SE_INDEX_MASK__VI      0x00ff0000L
#define SYS_GRBM_GFX_INDEX_DATA__SH_BROADCAST_WRITES_MASK__VI 0x20000000L
#define SYS_GRBM_GFX_INDEX_DATA__SH_INDEX_MASK__VI      0x0000ff00L
#define SYS_GRBM_GFX_INDEX_SELECT__SYS_GRBM_GFX_INDEX_SEL_MASK__VI 0x0000000fL
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE_MASK__VI        0x00080000L
#define TA_CNTL_AUX__ANISO_RATIO_LUT_MASK__VI           0x00020000L
#define TA_CNTL_AUX__ANISO_TAP_MASK__VI                 0x00040000L
#define TA_CNTL_AUX__D16_PACK_DISABLE_MASK__VI          0x00000010L
#define TA_CNTL_AUX__RESERVED_MASK__VI                  0x0000000eL
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK__VI          0x00000001L
#define TA_CNTL__FX_XNACK_CREDIT_MASK__VI               0x0000007fL
#define TA_CNTL__SQ_XNACK_CREDIT_MASK__VI               0x00001e00L
#define TCC_CTRL__MDC_SECTOR_SIZE_MASK__VI              0x0c000000L
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE_MASK__VI       0xf0000000L
#define TCC_CTRL__MDC_SIZE_MASK__VI                     0x03000000L
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE_MASK__VI   0x00000f00L
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000003L
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000004L
#define TCC_EDC_CNT__DED_COUNT_MASK__VI                 0x00ff0000L
#define TCC_EDC_CNT__SEC_COUNT_MASK__VI                 0x000000ffL
#define TCC_EXE_DISABLE__EXE_DISABLE_MASK__VI           0x00000002L
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK__VI       0x000000ffL
#define TCP_CNTL2__LS_DISABLE_CLOCKS_MASK__VI           0x000000ffL
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000003L
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000004L
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000018L
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000020L
#define TCP_EDC_CNT__DED_COUNT_MASK__VI                 0x00ff0000L
#define TCP_EDC_CNT__LFIFO_SED_COUNT_MASK__VI           0x0000ff00L
#define TCP_EDC_CNT__SEC_COUNT_MASK__VI                 0x000000ffL
#define TCP_EDC_CNT__UNUSED_MASK__VI                    0xff000000L
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK__VI        0x08000000L
#define TCP_GATCL1_CNTL__FORCE_MISS_MASK__VI            0x04000000L
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK__VI   0x02000000L
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK__VI 0xc0000000L
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x30000000L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK__VI 0x00000001L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK__VI 0x00000002L
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK__VI 0x00000004L
#define TCP_STATUS__ADRS_BUSY_MASK__VI                  0x00000004L
#define TCP_STATUS__CNTRL_BUSY_MASK__VI                 0x00000010L
#define TCP_STATUS__FORMAT_BUSY_MASK__VI                0x00000080L
#define TCP_STATUS__INPUT_BUSY_MASK__VI                 0x00000002L
#define TCP_STATUS__LFIFO_BUSY_MASK__VI                 0x00000020L
#define TCP_STATUS__READ_BUSY_MASK__VI                  0x00000040L
#define TCP_STATUS__TAGRAMS_BUSY_MASK__VI               0x00000008L
#define TCP_WATCH0_CNTL__ATC_MASK__VI                   0x10000000L
#define TCP_WATCH1_CNTL__ATC_MASK__VI                   0x10000000L
#define TCP_WATCH2_CNTL__ATC_MASK__VI                   0x10000000L
#define TCP_WATCH3_CNTL__ATC_MASK__VI                   0x10000000L
#define TDC_MV_AVERAGE__IDDC_MASK__VI                   0xffff0000L
#define TDC_MV_AVERAGE__IDD_MASK__VI                    0x0000ffffL
#define TDC_STATUS__VDDC_Boost_MASK__VI                 0x00ff0000L
#define TDC_STATUS__VDDC_Throttle_MASK__VI              0xff000000L
#define TDC_STATUS__VDD_Boost_MASK__VI                  0x000000ffL
#define TDC_STATUS__VDD_Throttle_MASK__VI               0x0000ff00L
#define TDC_VRM_LIMIT__IDDC_MASK__VI                    0xffff0000L
#define TDC_VRM_LIMIT__IDD_MASK__VI                     0x0000ffffL
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK__VI    0x00800000L
#define TD_CNTL__DISABLE_D16_PACKING_MASK__VI           0x00400000L
#define TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK__VI          0x00200000L
#define TD_DSM_CNTL__EN_SINGLE_WR_SEDB_MASK__VI         0x00000004L
#define TD_DSM_CNTL__FORCE_SEDB_0_MASK__VI              0x00000001L
#define TD_DSM_CNTL__FORCE_SEDB_1_MASK__VI              0x00000002L
#define THM_CLK_CNTL__CTF_CLK_SHUTOFF_EN_MASK__VI       0x00010000L
#define THM_TMON0_STATUS__CURRENT_RDI_MASK__VI          0x0000001fL
#define THM_TMON0_STATUS__MEAS_DONE_MASK__VI            0x00000020L
#define THM_TMON1_STATUS__CURRENT_RDI_MASK__VI          0x0000001fL
#define THM_TMON1_STATUS__MEAS_DONE_MASK__VI            0x00000020L
#define THM_TMON2_CSR_RD__READ_DATA_MASK__VI            0x00000fffL
#define THM_TMON2_CSR_WR__CSR_ADDR_MASK__VI             0x00000ffcL
#define THM_TMON2_CSR_WR__CSR_READ_MASK__VI             0x00000002L
#define THM_TMON2_CSR_WR__CSR_WRITE_MASK__VI            0x00000001L
#define THM_TMON2_CSR_WR__SPARE_MASK__VI                0x01000000L
#define THM_TMON2_CSR_WR__WRITE_DATA_MASK__VI           0x00fff000L
#define THM_TMON2_CTRL2__RDIL_PRESENT_MASK__VI          0x0000ffffL
#define THM_TMON2_CTRL2__RDIR_PRESENT_MASK__VI          0xffff0000L
#define THM_TMON2_CTRL__BGADJ_MASK__VI                  0x000001feL
#define THM_TMON2_CTRL__BGADJ_MODE_MASK__VI             0x00000200L
#define THM_TMON2_CTRL__DEBUG_MODE_MASK__VI             0x00001000L
#define THM_TMON2_CTRL__EN_CFG_SERDES_MASK__VI          0x00002000L
#define THM_TMON2_CTRL__INT_MEAS_EN_MASK__VI            0x00000800L
#define THM_TMON2_CTRL__POWER_DOWN_MASK__VI             0x00000001L
#define THM_TMON2_CTRL__TMON_PAUSE_MASK__VI             0x00000400L
#define THM_TMON2_DEBUG__DEBUG_RDI_MASK__VI             0x0000001fL
#define THM_TMON2_DEBUG__DEBUG_Z_MASK__VI               0x0000ffe0L
#define THM_TMON2_INT_DATA__TEMP_MASK__VI               0x00fff000L
#define THM_TMON2_INT_DATA__VALID_MASK__VI              0x00000800L
#define THM_TMON2_INT_DATA__Z_MASK__VI                  0x000007ffL
#define THM_TMON2_RDIL0_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL0_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL0_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL10_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL10_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL10_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL11_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL11_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL11_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL12_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL12_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL12_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL13_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL13_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL13_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL14_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL14_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL14_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL15_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIL15_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIL15_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIL1_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL1_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL1_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL2_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL2_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL2_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL3_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL3_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL3_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL4_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL4_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL4_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL5_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL5_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL5_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL6_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL6_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL6_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL7_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL7_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL7_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL8_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL8_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL8_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIL9_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIL9_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIL9_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR0_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR0_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR0_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR10_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR10_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR10_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR11_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR11_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR11_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR12_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR12_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR12_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR13_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR13_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR13_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR14_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR14_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR14_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR15_DATA__TEMP_MASK__VI            0x00fff000L
#define THM_TMON2_RDIR15_DATA__VALID_MASK__VI           0x00000800L
#define THM_TMON2_RDIR15_DATA__Z_MASK__VI               0x000007ffL
#define THM_TMON2_RDIR1_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR1_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR1_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR2_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR2_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR2_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR3_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR3_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR3_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR4_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR4_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR4_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR5_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR5_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR5_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR6_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR6_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR6_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR7_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR7_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR7_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR8_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR8_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR8_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_RDIR9_DATA__TEMP_MASK__VI             0x00fff000L
#define THM_TMON2_RDIR9_DATA__VALID_MASK__VI            0x00000800L
#define THM_TMON2_RDIR9_DATA__Z_MASK__VI                0x000007ffL
#define THM_TMON2_STATUS__CURRENT_RDI_MASK__VI          0x0000001fL
#define THM_TMON2_STATUS__MEAS_DONE_MASK__VI            0x00000020L
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYA_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYA_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYA_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYA_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYA_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYA_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYB_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYB_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYB_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYB_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYB_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYB_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYB_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYC_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYC_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYC_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYC_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYC_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYC_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYC_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYD_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYD_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYD_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYD_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYD_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYD_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYD_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYE_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYE_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYE_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYE_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYE_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYE_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYE_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYF_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYF_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYF_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYF_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYF_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYF_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYF_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__VI 0x00000003L
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__VI 0x00000300L
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__VI 0x00030000L
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__VI 0x03000000L
#define UNIPHYG_CHANNEL_XBAR_CNTL__UNIPHY_LINK_ENABLE_MASK__VI 0x10000000L
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL0_INVERT_MASK__VI 0x00001000L
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL1_INVERT_MASK__VI 0x00002000L
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL2_INVERT_MASK__VI 0x00004000L
#define UNIPHYG_LINK_CNTL__UNIPHY_CHANNEL3_INVERT_MASK__VI 0x00008000L
#define UNIPHYG_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK__VI 0x00700000L
#define UNIPHYG_LINK_CNTL__UNIPHY_LINK_ENABLE_HPD_MASK_MASK__VI 0x03000000L
#define UNIPHYG_LINK_CNTL__UNIPHY_MINIMUM_PIXVLD_LOW_DURATION_MASK__VI 0x00000700L
#define UNIPHYG_LINK_CNTL__UNIPHY_PFREQCHG_MASK__VI     0x00000001L
#define UNIPHYG_LINK_CNTL__UNIPHY_PIXVLD_RESET_MASK__VI 0x00000010L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_ERROR_MASK__VI 0x001f0000L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_ANG_BIST_RESET_MASK__VI 0x00000002L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_BIST_EN_MASK__VI   0x02000000L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_CLK_CH_EN4_DFT_MASK__VI 0x04000000L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_PRESETB_MASK__VI   0x01000000L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_RX_BIAS_MASK__VI   0x00000f00L
#define UNIPHY_ANG_BIST_CNTL__UNIPHY_TEST_RX_EN_MASK__VI 0x00000001L
#define UNIPHY_DEBUG__DBG_SEL_MASK__VI                  0x06000000L
#define UNIPHY_DEBUG__DEBUG0_MASK__VI                   0x003ff000L
#define UNIPHY_DEBUG__DEBUG1_MASK__VI                   0x01c00000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_SEL_LINKA_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_SEL_LINKB_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_SEL_LINKC_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_SEL_LINKD_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_SEL_LINKE_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_SEL_LINKF_MASK__VI 0x40000000L
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKA_MASK__VI 0x00007fffL
#define UNIPHY_IMPCAL_PSW_AB__UNIPHY_IMPCAL_PSW_LINKB_MASK__VI 0x7fff0000L
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKC_MASK__VI 0x00007fffL
#define UNIPHY_IMPCAL_PSW_CD__UNIPHY_IMPCAL_PSW_LINKD_MASK__VI 0x7fff0000L
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKE_MASK__VI 0x00007fffL
#define UNIPHY_IMPCAL_PSW_EF__UNIPHY_IMPCAL_PSW_LINKF_MASK__VI 0x7fff0000L
#define UNIPHY_MACRO_CNTL_RESERVED0__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED10__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED11__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED12__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED13__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED14__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED15__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED16__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED17__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED18__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED19__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED1__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED20__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED21__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED22__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED23__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED24__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED25__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED26__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED27__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED28__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED29__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED2__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED30__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED31__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED3__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED4__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED5__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED6__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED7__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED8__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_MACRO_CNTL_RESERVED9__UNIPHY_MACRO_CNTL_RESERVED_MASK__VI 0xffffffffL
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_BW_CNTL_MASK__VI 0x00ff0000L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLKPH_EN_MASK__VI 0x000000f0L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_CLK_EN_MASK__VI 0x00000008L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_ENABLE_MASK__VI 0x00000001L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_EXT_RESET_EN_MASK__VI 0x00000004L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_LF_CNTL_MASK__VI 0x00007f00L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET_MASK__VI  0x00000002L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_EN_MASK__VI 0x02000000L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_BYPCLK_SRC_MASK__VI 0x01000000L
#define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_TEST_VCTL_ADC_EN_MASK__VI 0x04000000L
#define UNIPHY_PLL_CONTROL1__UNIPHY_VCO_MODE_MASK__VI   0x30000000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_CLKINV_MASK__VI     0x00002000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_DPLLSEL_MASK__VI    0x0000000cL
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_EN_MASK__VI   0x00001000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_IDCLK_SEL_MASK__VI  0x00000010L
#define UNIPHY_PLL_CONTROL2__UNIPHY_IPCIE_REFCLK_SEL_MASK__VI 0x00000020L
#define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL_MASK__VI 0x00000040L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PCIEREF_CLK_EN_MASK__VI 0x00000800L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIVFRAC_SEL_MASK__VI 0x00100000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PDIV_SEL_MASK__VI   0xe0000000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_DISPCLK_MODE_MASK__VI 0x00000003L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFCLK_SRC_MASK__VI 0x00000700L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_REFDIV_MASK__VI 0x1f000000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_TEST_FBDIV_FRAC_BYPASS_MASK__VI 0x00080000L
#define UNIPHY_PLL_CONTROL2__UNIPHY_PLL_VTOI_BIAS_CNTL_MASK__VI 0x00010000L
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_FRACTION_MASK__VI 0x0000fffcL
#define UNIPHY_PLL_FBDIV__UNIPHY_PLL_FBDIV_MASK__VI     0x0fff0000L
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_DSMOD_EN_MASK__VI 0x00001000L
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_EN_MASK__VI   0x00002000L
#define UNIPHY_PLL_SS_CNTL__UNIPHY_PLL_SS_STEP_NUM_MASK__VI 0x00000fffL
#define UNIPHY_PLL_SS_STEP_SIZE__UNIPHY_PLL_SS_STEP_SIZE_MASK__VI 0x03ffffffL
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ0P45_MASK__VI 0x000f0000L
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P00_MASK__VI 0x00000f00L
#define UNIPHY_POWER_CONTROL__UNIPHY_BGADJ1P25_MASK__VI 0x0000f000L
#define UNIPHY_POWER_CONTROL__UNIPHY_BGPDN_MASK__VI     0x00000001L
#define UNIPHY_POWER_CONTROL__UNIPHY_BIASREF_SEL_MASK__VI 0x00000004L
#define UNIPHY_POWER_CONTROL__UNIPHY_RST_LOGIC_MASK__VI 0x00000002L
#define UNIPHY_REG_TEST_OUTPUT2__UNIPHY_TX_MASK__VI     0x0000ffffL
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR_MASK__VI 0x01f00000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET_MASK__VI 0x00008000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_SEL_MASK__VI 0x00010000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_INTRESET_MASK__VI 0x20000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_FREQ_LOCK_MASK__VI 0x10000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_LOCK_MASK__VI 0x80000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_SSAMP_EN_MASK__VI 0x00000200L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_CLR_MASK__VI 0x00000400L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_UNLOCK_STICKY_MASK__VI 0x40000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_ADC_MASK__VI 0x0e000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_PLL_TEST_VCTL_MASK__VI 0x000001e0L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL_MASK__VI 0x0000001fL
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_VCTL_EN_MASK__VI 0x00020000L
#define UNIPHY_TPG_CONTROL__UNIPHY_STATIC_TEST_PATTERN_MASK__VI 0x000003ffL
#define UNIPHY_TPG_CONTROL__UNIPHY_TPG_EN_MASK__VI      0x00010000L
#define UNIPHY_TPG_CONTROL__UNIPHY_TPG_SEL_MASK__VI     0x000e0000L
#define UNIPHY_TPG_SEED__UNIPHY_TPG_SEED_MASK__VI       0x007fffffL
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR0_MASK__VI 0x00000007L
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR1_MASK__VI 0x00000070L
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR2_MASK__VI 0x00000700L
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR3_MASK__VI 0x00007000L
#define UNIPHY_TX_CONTROL1__UNIPHY_PREMPH_STR4_MASK__VI 0x00070000L
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS0_MASK__VI      0x00300000L
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS1_MASK__VI      0x00c00000L
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS2_MASK__VI      0x03000000L
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS3_MASK__VI      0x0c000000L
#define UNIPHY_TX_CONTROL1__UNIPHY_TX_VS4_MASK__VI      0x30000000L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH0_PC_MASK__VI  0x00000003L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH1_PC_MASK__VI  0x00000030L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH2_PC_MASK__VI  0x00000300L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH3_PC_MASK__VI  0x00003000L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH4_PC_MASK__VI  0x00030000L
#define UNIPHY_TX_CONTROL2__UNIPHY_PREMPH_SEL_MASK__VI  0x00100000L
#define UNIPHY_TX_CONTROL2__UNIPHY_RT0_CPSEL_MASK__VI   0x00600000L
#define UNIPHY_TX_CONTROL2__UNIPHY_RT1_CPSEL_MASK__VI   0x01800000L
#define UNIPHY_TX_CONTROL2__UNIPHY_RT2_CPSEL_MASK__VI   0x06000000L
#define UNIPHY_TX_CONTROL2__UNIPHY_RT3_CPSEL_MASK__VI   0x18000000L
#define UNIPHY_TX_CONTROL2__UNIPHY_RT4_CPSEL_MASK__VI   0x60000000L
#define UNIPHY_TX_CONTROL3__UNIPHY_LVDS_PULLDWN_MASK__VI 0x80000000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL0_MASK__VI      0x00100000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL1_MASK__VI      0x00200000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL2_MASK__VI      0x00400000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PESEL3_MASK__VI      0x00800000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_CLK_MASK__VI 0x000000f0L
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_CS_DAT_MASK__VI 0x00000f00L
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_CLK_MASK__VI 0x00000003L
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_PW_DAT_MASK__VI 0x0000000cL
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_CLK_MASK__VI 0x00007000L
#define UNIPHY_TX_CONTROL3__UNIPHY_PREMPH_STR_DAT_MASK__VI 0x00070000L
#define UNIPHY_TX_CONTROL3__UNIPHY_TX_VS_ADJ_MASK__VI   0x1f000000L
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_CLK_MASK__VI  0x0000001fL
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_NVS_DAT_MASK__VI  0x000003e0L
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_CLK_MASK__VI   0x07000000L
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_OP_DAT_MASK__VI   0x70000000L
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_CLK_MASK__VI  0x0001f000L
#define UNIPHY_TX_CONTROL4__UNIPHY_TX_PVS_DAT_MASK__VI  0x003e0000L
#define UNP_CRC_CONTROL__UNP_CRC_ENABLE_MASK__VI        0x00000001L
#define UNP_CRC_CONTROL__UNP_CRC_LINE_SEL_MASK__VI      0x00000300L
#define UNP_CRC_CONTROL__UNP_CRC_SOURCE_SEL_MASK__VI    0x0000001cL
#define UNP_CRC_CURRENT__UNP_CRC_CURRENT_MASK__VI       0xffffffffL
#define UNP_CRC_LAST__UNP_CRC_LAST_MASK__VI             0xffffffffL
#define UNP_CRC_MASK__UNP_CRC_MASK_MASK__VI             0xffffffffL
#define UNP_DEBUG2__UNP_DEBUG2_MASK__VI                 0xffffffffL
#define UNP_DEBUG__UNP_DEBUG_MASK__VI                   0xffffffffL
#define UNP_GRPH_CONTROL_EXP__VIDEO_FORMAT_MASK__VI     0x00000007L
#define UNP_GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE_MASK__VI 0x00010000L
#define UNP_GRPH_CONTROL__GRPH_ARRAY_MODE_MASK__VI      0x00f00000L
#define UNP_GRPH_CONTROL__GRPH_BANK_HEIGHT_MASK__VI     0x00001800L
#define UNP_GRPH_CONTROL__GRPH_BANK_WIDTH_MASK__VI      0x000000c0L
#define UNP_GRPH_CONTROL__GRPH_COLOR_EXPANSION_MODE_MASK__VI 0x80000000L
#define UNP_GRPH_CONTROL__GRPH_DEPTH_MASK__VI           0x00000003L
#define UNP_GRPH_CONTROL__GRPH_FORMAT_MASK__VI          0x00000700L
#define UNP_GRPH_CONTROL__GRPH_MACRO_TILE_ASPECT_MASK__VI 0x000c0000L
#define UNP_GRPH_CONTROL__GRPH_MICRO_TILE_MODE_MASK__VI 0x60000000L
#define UNP_GRPH_CONTROL__GRPH_NUM_BANKS_MASK__VI       0x0000000cL
#define UNP_GRPH_CONTROL__GRPH_PIPE_CONFIG_MASK__VI     0x1f000000L
#define UNP_GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE_MASK__VI 0x00020000L
#define UNP_GRPH_CONTROL__GRPH_TILE_SPLIT_MASK__VI      0x0000e000L
#define UNP_GRPH_CONTROL__GRPH_Z_MASK__VI               0x00000030L
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES_MASK__VI 0x00000700L
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_RESET_MASK__VI   0x00000001L
#define UNP_GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE_MASK__VI    0x00000070L
#define UNP_GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK_MASK__VI 0x00000200L
#define UNP_GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG_MASK__VI 0x00000100L
#define UNP_GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES_MASK__VI 0x0000000fL
#define UNP_GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES_MASK__VI 0x000000f0L
#define UNP_GRPH_ENABLE__GRPH_ENABLE_MASK__VI           0x00000001L
#define UNP_GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_ENABLE_MASK__VI 0x00000008L
#define UNP_GRPH_FLIP_RATE_CNTL__GRPH_FLIP_RATE_MASK__VI 0x00000007L
#define UNP_GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK__VI 0x00000001L
#define UNP_GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE_MASK__VI 0x00000100L
#define UNP_GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK__VI 0x00000100L
#define UNP_GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK__VI 0x00000001L
#define UNP_GRPH_PITCH_C__GRPH_PITCH_C_MASK__VI         0x00007fffL
#define UNP_GRPH_PITCH_L__GRPH_PITCH_L_MASK__VI         0x00007fffL
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_PRIMARY_BOTTOM_DFQ_ENABLE_C_MASK__VI 0x00000001L
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C_MASK__VI 0xffffff00L
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_MASK__VI 0x000000ffL
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_MASK__VI 0x000000ffL
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_PRIMARY_BOTTOM_DFQ_ENABLE_L_MASK__VI 0x00000001L
#define UNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L_MASK__VI 0xffffff00L
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C__GRPH_PRIMARY_DFQ_ENABLE_C_MASK__VI 0x00000001L
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_C__GRPH_PRIMARY_SURFACE_ADDRESS_C_MASK__VI 0xffffff00L
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C_MASK__VI 0x000000ffL
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L_MASK__VI 0x000000ffL
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L__GRPH_PRIMARY_DFQ_ENABLE_L_MASK__VI 0x00000001L
#define UNP_GRPH_PRIMARY_SURFACE_ADDRESS_L__GRPH_PRIMARY_SURFACE_ADDRESS_L_MASK__VI 0xffffff00L
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_SECONDARY_BOTTOM_DFQ_ENABLE_C_MASK__VI 0x00000001L
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C_MASK__VI 0xffffff00L
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C_MASK__VI 0x000000ffL
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L_MASK__VI 0x000000ffL
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_SECONDARY_BOTTOM_DFQ_ENABLE_L_MASK__VI 0x00000001L
#define UNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L_MASK__VI 0xffffff00L
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C__GRPH_SECONDARY_DFQ_ENABLE_C_MASK__VI 0x00000001L
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_C__GRPH_SECONDARY_SURFACE_ADDRESS_C_MASK__VI 0xffffff00L
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C_MASK__VI 0x000000ffL
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L_MASK__VI 0x000000ffL
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L__GRPH_SECONDARY_DFQ_ENABLE_L_MASK__VI 0x00000001L
#define UNP_GRPH_SECONDARY_SURFACE_ADDRESS_L__GRPH_SECONDARY_SURFACE_ADDRESS_L_MASK__VI 0xffffff00L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_BOTTOM_SURFACE_PENDING_MASK__VI 0x00040000L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_PRIMARY_SURFACE_PENDING_MASK__VI 0x00010000L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_BOTTOM_SURFACE_PENDING_MASK__VI 0x00080000L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_SECONDARY_SURFACE_PENDING_MASK__VI 0x00020000L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STACK_INTERLACE_FLIP_EN_MASK__VI 0x00000100L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STACK_INTERLACE_FLIP_MODE_MASK__VI 0x00003000L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_EN_MASK__VI 0x00000001L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_FLIP_MODE_MASK__VI 0x00000030L
#define UNP_GRPH_STEREOSYNC_FLIP__GRPH_STEREOSYNC_SELECT_DISABLE_MASK__VI 0x10000000L
#define UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C__GRPH_SURFACE_ADDRESS_HIGH_INUSE_C_MASK__VI 0x000000ffL
#define UNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L__GRPH_SURFACE_ADDRESS_HIGH_INUSE_L_MASK__VI 0x000000ffL
#define UNP_GRPH_SURFACE_ADDRESS_INUSE_C__GRPH_SURFACE_ADDRESS_INUSE_C_MASK__VI 0xffffff00L
#define UNP_GRPH_SURFACE_ADDRESS_INUSE_L__GRPH_SURFACE_ADDRESS_INUSE_L_MASK__VI 0xffffff00L
#define UNP_GRPH_SURFACE_OFFSET_X_C__GRPH_SURFACE_OFFSET_X_C_MASK__VI 0x00003fffL
#define UNP_GRPH_SURFACE_OFFSET_X_L__GRPH_SURFACE_OFFSET_X_L_MASK__VI 0x00003fffL
#define UNP_GRPH_SURFACE_OFFSET_Y_C__GRPH_SURFACE_OFFSET_Y_C_MASK__VI 0x00003fffL
#define UNP_GRPH_SURFACE_OFFSET_Y_L__GRPH_SURFACE_OFFSET_Y_L_MASK__VI 0x00003fffL
#define UNP_GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR_MASK__VI 0x00000300L
#define UNP_GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP_MASK__VI   0x00000003L
#define UNP_GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR_MASK__VI 0x000000c0L
#define UNP_GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR_MASK__VI  0x00000030L
#define UNP_GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE_MASK__VI 0x01000000L
#define UNP_GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING_MASK__VI 0x00000001L
#define UNP_GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN_MASK__VI 0x00000002L
#define UNP_GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_MASK__VI 0x10000000L
#define UNP_GRPH_UPDATE__GRPH_SURFACE_IGNORE_UPDATE_LOCK_MASK__VI 0x00100000L
#define UNP_GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING_MASK__VI 0x00000004L
#define UNP_GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN_MASK__VI 0x00000008L
#define UNP_GRPH_UPDATE__GRPH_UPDATE_LOCK_MASK__VI      0x00010000L
#define UNP_GRPH_X_END_C__GRPH_X_END_C_MASK__VI         0x00007fffL
#define UNP_GRPH_X_END_L__GRPH_X_END_L_MASK__VI         0x00007fffL
#define UNP_GRPH_X_START_C__GRPH_X_START_C_MASK__VI     0x00003fffL
#define UNP_GRPH_X_START_L__GRPH_X_START_L_MASK__VI     0x00003fffL
#define UNP_GRPH_Y_END_C__GRPH_Y_END_C_MASK__VI         0x00007fffL
#define UNP_GRPH_Y_END_L__GRPH_Y_END_L_MASK__VI         0x00007fffL
#define UNP_GRPH_Y_START_C__GRPH_Y_START_C_MASK__VI     0x00003fffL
#define UNP_GRPH_Y_START_L__GRPH_Y_START_L_MASK__VI     0x00003fffL
#define UNP_HW_ROTATION__BUFFER_MODE_MASK__VI           0x00000100L
#define UNP_HW_ROTATION__PIXEL_DROP_MASK__VI            0x00000010L
#define UNP_HW_ROTATION__ROTATION_ANGLE_MASK__VI        0x00000007L
#define UNP_LB_DATA_GAP_BETWEEN_CHUNK__UNP_LB_GAP_BETWEEN_CHUNK_MASK__VI 0x000001f0L
#define UNP_TEST_DEBUG_DATA__UNP_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define UNP_TEST_DEBUG_INDEX__UNP_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define UNP_TEST_DEBUG_INDEX__UNP_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK__VI        0x00000001L
#define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK__VI        0x00000002L
#define UVD_CGC_CTRL2__GATER_DIV_ID_MASK__VI            0x0000001cL
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK__VI       0x0000003cL
#define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK__VI            0x000007c0L
#define UVD_CGC_CTRL__JPEG2_MODE_MASK__VI               0x00000002L
#define UVD_CGC_CTRL__JPEG_MODE_MASK__VI                0x80000000L
#define UVD_CGC_CTRL__LRBBM_MODE_MASK__VI               0x08000000L
#define UVD_CGC_CTRL__SCPU_MODE_MASK__VI                0x40000000L
#define UVD_CGC_CTRL__UDEC_CM_MODE_MASK__VI             0x00001000L
#define UVD_CGC_CTRL__UDEC_DB_MODE_MASK__VI             0x00004000L
#define UVD_CGC_CTRL__UDEC_IT_MODE_MASK__VI             0x00002000L
#define UVD_CGC_CTRL__UDEC_MP_MODE_MASK__VI             0x00008000L
#define UVD_CGC_CTRL__UDEC_RE_MODE_MASK__VI             0x00000800L
#define UVD_CGC_CTRL__VCPU_MODE_MASK__VI                0x20000000L
#define UVD_CGC_CTRL__WCB_MODE_MASK__VI                 0x10000000L
#define UVD_CGC_GATE__JPEG2_MASK__VI                    0x00200000L
#define UVD_CGC_GATE__JPEG_MASK__VI                     0x00100000L
#define UVD_CGC_GATE__LRBBM_MASK__VI                    0x00000800L
#define UVD_CGC_GATE__SCPU_MASK__VI                     0x00080000L
#define UVD_CGC_GATE__UDEC_CM_MASK__VI                  0x00002000L
#define UVD_CGC_GATE__UDEC_DB_MASK__VI                  0x00008000L
#define UVD_CGC_GATE__UDEC_IT_MASK__VI                  0x00004000L
#define UVD_CGC_GATE__UDEC_MP_MASK__VI                  0x00010000L
#define UVD_CGC_GATE__UDEC_RE_MASK__VI                  0x00001000L
#define UVD_CGC_GATE__VCPU_MASK__VI                     0x00040000L
#define UVD_CGC_GATE__WCB_MASK__VI                      0x00020000L
#define UVD_CGC_MEM_CTRL__JPEG2_LS_EN_MASK__VI          0x00008000L
#define UVD_CGC_MEM_CTRL__JPEG_LS_EN_MASK__VI           0x00004000L
#define UVD_CGC_MEM_CTRL__LCM_LS_EN_MASK__VI            0x00002000L
#define UVD_CGC_MEM_CTRL__LMI_MC_LS_EN_MASK__VI         0x00000001L
#define UVD_CGC_MEM_CTRL__LS_CLEAR_DELAY_MASK__VI       0x00f00000L
#define UVD_CGC_MEM_CTRL__LS_SET_DELAY_MASK__VI         0x000f0000L
#define UVD_CGC_MEM_CTRL__MIF_LS_EN_MASK__VI            0x00001000L
#define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK__VI            0x00000002L
#define UVD_CGC_MEM_CTRL__MPRD_LS_EN_MASK__VI           0x00000004L
#define UVD_CGC_MEM_CTRL__SCPU_LS_EN_MASK__VI           0x00000800L
#define UVD_CGC_MEM_CTRL__SYS_LS_EN_MASK__VI            0x00000200L
#define UVD_CGC_MEM_CTRL__UDEC_CM_LS_EN_MASK__VI        0x00000020L
#define UVD_CGC_MEM_CTRL__UDEC_DB_LS_EN_MASK__VI        0x00000080L
#define UVD_CGC_MEM_CTRL__UDEC_IT_LS_EN_MASK__VI        0x00000040L
#define UVD_CGC_MEM_CTRL__UDEC_MP_LS_EN_MASK__VI        0x00000100L
#define UVD_CGC_MEM_CTRL__UDEC_RE_LS_EN_MASK__VI        0x00000010L
#define UVD_CGC_MEM_CTRL__VCPU_LS_EN_MASK__VI           0x00000400L
#define UVD_CGC_MEM_CTRL__WCB_LS_EN_MASK__VI            0x00000008L
#define UVD_CGC_STATUS__ALL_DEC_ACTIVE_MASK__VI         0x80000000L
#define UVD_CGC_STATUS__JPEG_ACTIVE_MASK__VI            0x40000000L
#define UVD_CGC_STATUS__LRBBM_SCLK_MASK__VI             0x00800000L
#define UVD_CGC_STATUS__SCPU_SCLK_MASK__VI              0x08000000L
#define UVD_CGC_STATUS__SCPU_VCLK_MASK__VI              0x10000000L
#define UVD_CGC_STATUS__VCPU_SCLK_MASK__VI              0x02000000L
#define UVD_CGC_STATUS__VCPU_VCLK_MASK__VI              0x04000000L
#define UVD_CGC_STATUS__WCB_SCLK_MASK__VI               0x01000000L
#define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK__VI           0x00000010L
#define UVD_CGC_UDEC_STATUS__CM_SCLK_MASK__VI           0x00000008L
#define UVD_CGC_UDEC_STATUS__CM_VCLK_MASK__VI           0x00000020L
#define UVD_CGC_UDEC_STATUS__DB_DCLK_MASK__VI           0x00000400L
#define UVD_CGC_UDEC_STATUS__DB_SCLK_MASK__VI           0x00000200L
#define UVD_CGC_UDEC_STATUS__DB_VCLK_MASK__VI           0x00000800L
#define UVD_CGC_UDEC_STATUS__IT_DCLK_MASK__VI           0x00000080L
#define UVD_CGC_UDEC_STATUS__IT_SCLK_MASK__VI           0x00000040L
#define UVD_CGC_UDEC_STATUS__IT_VCLK_MASK__VI           0x00000100L
#define UVD_CGC_UDEC_STATUS__JPEG2_SCLK_MASK__VI        0x00040000L
#define UVD_CGC_UDEC_STATUS__JPEG2_VCLK_MASK__VI        0x00020000L
#define UVD_CGC_UDEC_STATUS__JPEG_SCLK_MASK__VI         0x00010000L
#define UVD_CGC_UDEC_STATUS__JPEG_VCLK_MASK__VI         0x00008000L
#define UVD_CGC_UDEC_STATUS__MP_DCLK_MASK__VI           0x00002000L
#define UVD_CGC_UDEC_STATUS__MP_SCLK_MASK__VI           0x00001000L
#define UVD_CGC_UDEC_STATUS__MP_VCLK_MASK__VI           0x00004000L
#define UVD_CGC_UDEC_STATUS__RE_DCLK_MASK__VI           0x00000002L
#define UVD_CGC_UDEC_STATUS__RE_SCLK_MASK__VI           0x00000001L
#define UVD_CGC_UDEC_STATUS__RE_VCLK_MASK__VI           0x00000004L
#define UVD_CTX_INDEX__INDEX_MASK__VI                   0x000001ffL
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS_MASK__VI         0x00700000L
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI  0x40000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES_MASK__VI        0x00000007L
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE_MASK__VI         0x30000000L
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_LMI_ADDR_EXT2__SCPU_ADDR_EXT_MASK__VI       0x0000000fL
#define UVD_LMI_ADDR_EXT2__SCPU_NC0_ADDR_EXT_MASK__VI   0x00000f00L
#define UVD_LMI_ADDR_EXT2__SCPU_NC1_ADDR_EXT_MASK__VI   0x0000f000L
#define UVD_LMI_ADDR_EXT2__SCPU_VM_ADDR_EXT_MASK__VI    0x000000f0L
#define UVD_LMI_ADDR_EXT__MP_ADDR_EXT_MASK__VI          0x00f00000L
#define UVD_LMI_ADDR_EXT__RE_ADDR_EXT_MASK__VI          0x000f0000L
#define UVD_LMI_ADDR_EXT__VCPU_NC0_ADDR_EXT_MASK__VI    0x0f000000L
#define UVD_LMI_ADDR_EXT__VCPU_NC1_ADDR_EXT_MASK__VI    0xf0000000L
#define UVD_LMI_CTRL2__MC_READ_ID_SEL_MASK__VI          0x00000600L
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL_MASK__VI         0x00001800L
#define UVD_LMI_CTRL2__RE_OFFLOAD_EN_MASK__VI           0x00010000L
#define UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM_MASK__VI  0x01fe0000L
#define UVD_LMI_CTRL2__SPU_EXTRA_CID_EN_MASK__VI        0x00008000L
#define UVD_LMI_CTRL2__VCPU_NC0_EXT_EN_MASK__VI         0x00002000L
#define UVD_LMI_CTRL2__VCPU_NC1_EXT_EN_MASK__VI         0x00004000L
#define UVD_LMI_CTRL__MIF_MIF_DATA_COHERENCY_EN_MASK__VI 0x04000000L
#define UVD_LMI_CTRL__RFU_MASK__VI                      0xf8000000L
#define UVD_LMI_EXT40_ADDR__INDEX_MASK__VI              0x001f0000L
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32_MASK__VI 0xffffffffL
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0_MASK__VI 0xffffffffL
#define UVD_LMI_RBC_IB_VMID__IB_VMID_MASK__VI           0x0000000fL
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32_MASK__VI 0xffffffffL
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0_MASK__VI 0xffffffffL
#define UVD_LMI_RBC_RB_VMID__RB_VMID_MASK__VI           0x0000000fL
#define UVD_LMI_SWAP_CNTL2__SCPU_R_MC_SWAP_MASK__VI     0x00000003L
#define UVD_LMI_SWAP_CNTL2__SCPU_W_MC_SWAP_MASK__VI     0x0000000cL
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP_MASK__VI          0xc0000000L
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP_MASK__VI          0x30000000L
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32_MASK__VI 0xffffffffL
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0_MASK__VI 0xffffffffL
#define UVD_LMI_VMID_INTERNAL2__MIF_BSD_VMID_MASK__VI   0x00f00000L
#define UVD_LMI_VMID_INTERNAL2__MIF_BSP_VMID_MASK__VI   0x0f000000L
#define UVD_LMI_VMID_INTERNAL2__MIF_CM_COLOC_VMID_MASK__VI 0x000f0000L
#define UVD_LMI_VMID_INTERNAL2__MIF_CURR_VMID_MASK__VI  0x000000f0L
#define UVD_LMI_VMID_INTERNAL2__MIF_DBW_VMID_MASK__VI   0x0000f000L
#define UVD_LMI_VMID_INTERNAL2__MIF_GPGPU_VMID_MASK__VI 0x0000000fL
#define UVD_LMI_VMID_INTERNAL2__MIF_REF_VMID_MASK__VI   0x00000f00L
#define UVD_LMI_VMID_INTERNAL2__VDMA_VMID_MASK__VI      0xf0000000L
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_RD0_VMID_MASK__VI 0x0000000fL
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_RD1_VMID_MASK__VI 0x000000f0L
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_WR0_VMID_MASK__VI 0x00000f00L
#define UVD_LMI_VMID_INTERNAL3__MIF_GEN_WR1_VMID_MASK__VI 0x0000f000L
#define UVD_LMI_VMID_INTERNAL3__MIF_SCLR_VMID_MASK__VI  0x000f0000L
#define UVD_LMI_VMID_INTERNAL__DBW_VMID_MASK__VI        0x0000f000L
#define UVD_LMI_VMID_INTERNAL__DPB_VMID_MASK__VI        0x00000f00L
#define UVD_LMI_VMID_INTERNAL__IDCT_VMID_MASK__VI       0x00f00000L
#define UVD_LMI_VMID_INTERNAL__JPEG2_VMID_MASK__VI      0xf0000000L
#define UVD_LMI_VMID_INTERNAL__JPEG_VMID_MASK__VI       0x0f000000L
#define UVD_LMI_VMID_INTERNAL__LBSI_VMID_MASK__VI       0x000f0000L
#define UVD_LMI_VMID_INTERNAL__VCPU_NC0_VMID_MASK__VI   0x0000000fL
#define UVD_LMI_VMID_INTERNAL__VCPU_NC1_VMID_MASK__VI   0x000000f0L
#define UVD_MIF_CURR_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_MIF_CURR_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_GPUS_MASK__VI     0x00700000L
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_PIPES_MASK__VI    0x00000007L
#define UVD_MIF_CURR_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_MIF_CURR_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_MIF_CURR_ADDR_CONFIG__ROW_SIZE_MASK__VI     0x30000000L
#define UVD_MIF_CURR_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_MIF_RECON1_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_MIF_RECON1_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_GPUS_MASK__VI   0x00700000L
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_PIPES_MASK__VI  0x00000007L
#define UVD_MIF_RECON1_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_MIF_RECON1_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_MIF_RECON1_ADDR_CONFIG__ROW_SIZE_MASK__VI   0x30000000L
#define UVD_MIF_RECON1_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_MIF_REF_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_MIF_REF_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_MIF_REF_ADDR_CONFIG__NUM_GPUS_MASK__VI      0x00700000L
#define UVD_MIF_REF_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_MIF_REF_ADDR_CONFIG__NUM_PIPES_MASK__VI     0x00000007L
#define UVD_MIF_REF_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_MIF_REF_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_MIF_REF_ADDR_CONFIG__ROW_SIZE_MASK__VI      0x30000000L
#define UVD_MIF_REF_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_MIF_SCLR_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_MIF_SCLR_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_GPUS_MASK__VI     0x00700000L
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_PIPES_MASK__VI    0x00000007L
#define UVD_MIF_SCLR_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_MIF_SCLR_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_MIF_SCLR_ADDR_CONFIG__ROW_SIZE_MASK__VI     0x30000000L
#define UVD_MIF_SCLR_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_MPC_CNTL__DBG_MUX_MASK__VI                  0x00000f00L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_FSM_ADDR_MASK__VI   0x000000ffL
#define UVD_PGFSM_CONFIG__UVD_PGFSM_P1_SELECT_MASK__VI  0x00000400L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_P2_SELECT_MASK__VI  0x00000800L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_DOWN_MASK__VI 0x00000100L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_POWER_UP_MASK__VI   0x00000200L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_READ_MASK__VI       0x00002000L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_REG_ADDR_MASK__VI   0xf0000000L
#define UVD_PGFSM_CONFIG__UVD_PGFSM_WRITE_MASK__VI      0x00001000L
#define UVD_PGFSM_READ_TILE1__UVD_PGFSM_READ_TILE1_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE2__UVD_PGFSM_READ_TILE2_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE3__UVD_PGFSM_READ_TILE3_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE4__UVD_PGFSM_READ_TILE4_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE5__UVD_PGFSM_READ_TILE5_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE6__UVD_PGFSM_READ_TILE6_VALUE_MASK__VI 0x00ffffffL
#define UVD_PGFSM_READ_TILE7__UVD_PGFSM_READ_TILE7_VALUE_MASK__VI 0x00ffffffL
#define UVD_POWER_STATUS__PAUSE_DPG_ACK_MASK__VI        0x00000400L
#define UVD_POWER_STATUS__PAUSE_DPG_REQ_MASK__VI        0x00000200L
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT_MASK__VI 0x00000020L
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT_MASK__VI 0x00000010L
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE_MASK__VI 0x000000c0L
#define UVD_POWER_STATUS__UVD_PG_EN_MASK__VI            0x00000100L
#define UVD_POWER_STATUS__UVD_PG_MODE_MASK__VI          0x00000004L
#define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK__VI     0x00000003L
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT_MASK__VI 0x00000008L
#define UVD_SEMA_CMD__VMID_EN_MASK__VI                  0x00000080L
#define UVD_SEMA_CMD__VMID_MASK__VI                     0x00000f00L
#define UVD_SOFT_RESET__IDCT_VCLK_RESET_STATUS_MASK__VI 0x02000000L
#define UVD_SOFT_RESET__JPEG_SCLK_RESET_STATUS_MASK__VI 0x00000200L
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS_MASK__VI 0x00040000L
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS_MASK__VI  0x08000000L
#define UVD_SOFT_RESET__LCM_SOFT_RESET_MASK__VI         0x00010000L
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS_MASK__VI  0x04000000L
#define UVD_SOFT_RESET__MIF_SOFT_RESET_MASK__VI         0x00008000L
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS_MASK__VI  0x00400000L
#define UVD_SOFT_RESET__MPRD_DCLK_RESET_STATUS_MASK__VI 0x01000000L
#define UVD_SOFT_RESET__MPRD_VCLK_RESET_STATUS_MASK__VI 0x00800000L
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS_MASK__VI   0x40000000L
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS_MASK__VI  0x80000000L
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS_MASK__VI 0x20000000L
#define UVD_SOFT_RESET__SUVD_SOFT_RESET_MASK__VI        0x00020000L
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS_MASK__VI 0x10000000L
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS_MASK__VI 0x00200000L
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS_MASK__VI 0x00100000L
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS_MASK__VI 0x00080000L
#define UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK__VI           0x00000020L
#define UVD_SUVD_CGC_CTRL__SCM_MODE_MASK__VI            0x00000008L
#define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK__VI            0x00000010L
#define UVD_SUVD_CGC_CTRL__SIT_MODE_MASK__VI            0x00000002L
#define UVD_SUVD_CGC_CTRL__SMP_MODE_MASK__VI            0x00000004L
#define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK__VI            0x00000001L
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK__VI         0x00000040L
#define UVD_SUVD_CGC_GATE__SCLR_MASK__VI                0x00002000L
#define UVD_SUVD_CGC_GATE__SCM_H264_MASK__VI            0x00000200L
#define UVD_SUVD_CGC_GATE__SCM_HEVC_MASK__VI            0x00000400L
#define UVD_SUVD_CGC_GATE__SCM_MASK__VI                 0x00000008L
#define UVD_SUVD_CGC_GATE__SDB_H264_MASK__VI            0x00000800L
#define UVD_SUVD_CGC_GATE__SDB_HEVC_MASK__VI            0x00001000L
#define UVD_SUVD_CGC_GATE__SDB_MASK__VI                 0x00000010L
#define UVD_SUVD_CGC_GATE__SIT_H264_MASK__VI            0x00000080L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_MASK__VI            0x00000100L
#define UVD_SUVD_CGC_GATE__SIT_MASK__VI                 0x00000002L
#define UVD_SUVD_CGC_GATE__SMP_MASK__VI                 0x00000004L
#define UVD_SUVD_CGC_GATE__SRE_H264_MASK__VI            0x00000020L
#define UVD_SUVD_CGC_GATE__SRE_HEVC_MASK__VI            0x00000040L
#define UVD_SUVD_CGC_GATE__SRE_MASK__VI                 0x00000001L
#define UVD_SUVD_CGC_GATE__UVD_SC_MASK__VI              0x00004000L
#define UVD_SUVD_CGC_STATUS__SCLR_DCLK_MASK__VI         0x00004000L
#define UVD_SUVD_CGC_STATUS__SCM_DCLK_MASK__VI          0x00000010L
#define UVD_SUVD_CGC_STATUS__SCM_H264_DCLK_MASK__VI     0x00000400L
#define UVD_SUVD_CGC_STATUS__SCM_HEVC_DCLK_MASK__VI     0x00000800L
#define UVD_SUVD_CGC_STATUS__SDB_DCLK_MASK__VI          0x00000020L
#define UVD_SUVD_CGC_STATUS__SDB_H264_DCLK_MASK__VI     0x00001000L
#define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK__VI     0x00002000L
#define UVD_SUVD_CGC_STATUS__SIT_DCLK_MASK__VI          0x00000004L
#define UVD_SUVD_CGC_STATUS__SIT_H264_DCLK_MASK__VI     0x00000100L
#define UVD_SUVD_CGC_STATUS__SIT_HEVC_DCLK_MASK__VI     0x00000200L
#define UVD_SUVD_CGC_STATUS__SMP_DCLK_MASK__VI          0x00000008L
#define UVD_SUVD_CGC_STATUS__SRE_DCLK_MASK__VI          0x00000002L
#define UVD_SUVD_CGC_STATUS__SRE_H264_VCLK_MASK__VI     0x00000040L
#define UVD_SUVD_CGC_STATUS__SRE_HEVC_VCLK_MASK__VI     0x00000080L
#define UVD_SUVD_CGC_STATUS__SRE_VCLK_MASK__VI          0x00000001L
#define UVD_SUVD_CGC_STATUS__UVD_SC_MASK__VI            0x00008000L
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS_MASK__VI         0x00700000L
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI  0x40000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES_MASK__VI        0x00000007L
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE_MASK__VI         0x30000000L
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK__VI     0x00700000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES_MASK__VI    0x00000007L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE_MASK__VI     0x30000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK__VI 0x00000700L
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK__VI 0x03000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS_MASK__VI      0x00700000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK__VI 0x40000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES_MASK__VI     0x00000007L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK__VI 0x00003000L
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000070L
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE_MASK__VI      0x30000000L
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__VI 0x00070000L
#define UVD_VCPU_CNTL__CABAC_MB_ACC_MASK__VI            0x10000000L
#define UVD_VCPU_CNTL__MIF_WR_LOW_THRESHOLD_BP_MASK__VI 0x00020000L
#define UVD_VCPU_CNTL__PRB_TIMEOUT_VAL_MASK__VI         0x0ff00000L
#define UVD_VCPU_CNTL__RE_OFFLOAD_EN_MASK__VI           0x80000000L
#define UVD_VCPU_CNTL__SUVD_EN_MASK__VI                 0x00080000L
#define UVD_VCPU_CNTL__WMV9_EN_MASK__VI                 0x40000000L
#define VCE_LMI_CACHE_CTRL__VCPU_EN_MASK__VI            0x00000001L
#define VCE_LMI_CTRL2__STALL_ARB_UMC_MASK__VI           0x00000100L
#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK__VI   0x00200000L
#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP_MASK__VI     0x00003ffcL
#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP_MASK__VI     0x00000003L
#define VCE_LMI_SWAP_CNTL2__WR_MC_CID_SWAP_MASK__VI     0x000000ffL
#define VCE_LMI_SWAP_CNTL3__RD_MC_CID_SWAP_MASK__VI     0x00000003L
#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK__VI      0x00000003L
#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP_MASK__VI      0x00003ffcL
#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR_MASK__VI      0xffffffffL
#define VCE_RB_ARB_CTRL__VCE_CGTT_OVERRIDE_MASK__VI     0x00010000L
#define VCE_RB_BASE_HI2__RB_BASE_HI_MASK__VI            0xffffffffL
#define VCE_RB_BASE_HI3__RB_BASE_HI_MASK__VI            0xffffffffL
#define VCE_RB_BASE_HI__RB_BASE_HI_MASK__VI             0xffffffffL
#define VCE_RB_BASE_LO2__RB_BASE_LO_MASK__VI            0xffffffc0L
#define VCE_RB_BASE_LO3__RB_BASE_LO_MASK__VI            0xffffffc0L
#define VCE_RB_BASE_LO__RB_BASE_LO_MASK__VI             0xffffffc0L
#define VCE_RB_RPTR2__RB_RPTR_MASK__VI                  0x007ffff0L
#define VCE_RB_RPTR3__RB_RPTR_MASK__VI                  0x007ffff0L
#define VCE_RB_RPTR__RB_RPTR_MASK__VI                   0x007ffff0L
#define VCE_RB_SIZE2__RB_SIZE_MASK__VI                  0x007ffff0L
#define VCE_RB_SIZE3__RB_SIZE_MASK__VI                  0x007ffff0L
#define VCE_RB_SIZE__RB_SIZE_MASK__VI                   0x007ffff0L
#define VCE_RB_WPTR2__RB_WPTR_MASK__VI                  0x007ffff0L
#define VCE_RB_WPTR3__RB_WPTR_MASK__VI                  0x007ffff0L
#define VCE_RB_WPTR__RB_WPTR_MASK__VI                   0x007ffff0L
#define VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK__VI        0x00000001L
#define VCE_STATUS__JOB_BUSY_MASK__VI                   0x00000001L
#define VCE_STATUS__UENC_BUSY_MASK__VI                  0x00000100L
#define VCE_STATUS__VCE_CONFIGURATION_MASK__VI          0x00c00000L
#define VCE_STATUS__VCE_INSTANCE_ID_MASK__VI            0x03000000L
#define VCE_STATUS__VCPU_REPORT_MASK__VI                0x000000feL
#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK_MASK__VI 0x00000008L
#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK__VI 0x00000008L
#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT_MASK__VI 0x00000008L
#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK__VI 0x00000002L
#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK__VI 0x00000004L
#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK__VI 0x00000001L
#define VCE_VCPU_CACHE_OFFSET0__OFFSET_MASK__VI         0x0fffffffL
#define VCE_VCPU_CACHE_OFFSET1__OFFSET_MASK__VI         0x0fffffffL
#define VCE_VCPU_CACHE_OFFSET2__OFFSET_MASK__VI         0x0fffffffL
#define VCE_VCPU_CACHE_SIZE0__SIZE_MASK__VI             0x00ffffffL
#define VCE_VCPU_CACHE_SIZE1__SIZE_MASK__VI             0x00ffffffL
#define VCE_VCPU_CACHE_SIZE2__SIZE_MASK__VI             0x00ffffffL
#define VCE_VCPU_CNTL__CLK_EN_MASK__VI                  0x00000001L
#define VCE_VCPU_CNTL__RBBM_SOFT_RESET_MASK__VI         0x00040000L
#define VDDGFX_IDLE_CONTROL__FORCE_VDDGFX_IDLE_EXIT_MASK__VI 0x00000004L
#define VDDGFX_IDLE_CONTROL__SMC_VDDGFX_IDLE_STATE_MASK__VI 0x00000008L
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_DETECT_MASK__VI 0x00000002L
#define VDDGFX_IDLE_CONTROL__VDDGFX_IDLE_EN_MASK__VI    0x00000001L
#define VDDGFX_IDLE_EXIT__BIF_EXIT_REQ_MASK__VI         0x00000001L
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_MASK__VI 0x0000ffffL
#define VDDGFX_IDLE_PARAMETER__VDDGFX_IDLE_THRESHOLD_UNIT_MASK__VI 0x000f0000L
#define VGA25_PPLL_ANALOG__VGA25_CAL_MODE_MASK__VI      0x0000001fL
#define VGA25_PPLL_ANALOG__VGA25_PPLL_CP_MASK__VI       0x00000f00L
#define VGA25_PPLL_ANALOG__VGA25_PPLL_IBIAS_MASK__VI    0xff000000L
#define VGA25_PPLL_ANALOG__VGA25_PPLL_LF_MODE_MASK__VI  0x001ff000L
#define VGA25_PPLL_ANALOG__VGA25_PPLL_PFD_PULSE_SEL_MASK__VI 0x00000060L
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_DVOCLK_MASK__VI 0x00007f00L
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_IDCLK_MASK__VI 0x007f0000L
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_PIXCLK_MASK__VI 0x0000007fL
#define VGA28_PPLL_ANALOG__VGA28_CAL_MODE_MASK__VI      0x0000001fL
#define VGA28_PPLL_ANALOG__VGA28_PPLL_CP_MASK__VI       0x00000f00L
#define VGA28_PPLL_ANALOG__VGA28_PPLL_IBIAS_MASK__VI    0xff000000L
#define VGA28_PPLL_ANALOG__VGA28_PPLL_LF_MODE_MASK__VI  0x001ff000L
#define VGA28_PPLL_ANALOG__VGA28_PPLL_PFD_PULSE_SEL_MASK__VI 0x00000060L
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_DVOCLK_MASK__VI 0x00007f00L
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_IDCLK_MASK__VI 0x007f0000L
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_PIXCLK_MASK__VI 0x0000007fL
#define VGA41_PPLL_ANALOG__VGA41_CAL_MODE_MASK__VI      0x0000001fL
#define VGA41_PPLL_ANALOG__VGA41_PPLL_CP_MASK__VI       0x00000f00L
#define VGA41_PPLL_ANALOG__VGA41_PPLL_IBIAS_MASK__VI    0xff000000L
#define VGA41_PPLL_ANALOG__VGA41_PPLL_LF_MODE_MASK__VI  0x001ff000L
#define VGA41_PPLL_ANALOG__VGA41_PPLL_PFD_PULSE_SEL_MASK__VI 0x00000060L
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_DVOCLK_MASK__VI 0x00007f00L
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_IDCLK_MASK__VI 0x007f0000L
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_PIXCLK_MASK__VI 0x0000007fL
#define VGA_MAIN_CONTROL__VGA_MC_WRITE_CLEAN_WAIT_DELAY_MASK__VI 0x0000f000L
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK__VI 0x00000010L
#define VGT_DEBUG_REG36__VGT_PA_clipp_eop_MASK__VI      0xffffffffL
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK__VI   0xffffffffL
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK__VI 0x0007fe00L
#define VGT_DMA_INDEX_TYPE__MTYPE_MASK__VI              0x00001800L
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK__VI       0x00000040L
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK__VI    0x0fc00000L
#define VGT_GS_MODE__RESERVED_3_MASK__VI                0x00004000L
#define VGT_GS_MODE__RESERVED_4_MASK__VI                0x00008000L
#define VGT_GS_MODE__RESERVED_5_MASK__VI                0x00010000L
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK__VI 0x00000200L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK__VI 0x00000400L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK__VI 0x00000800L
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK__VI    0x00001000L
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK__VI   0x000000ffL
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK__VI      0x00ff0000L
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK__VI       0x0000ff00L
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK__VI     0xff000000L
#define VGT_TESS_DISTRIBUTION__TRAP_SPLIT_MASK__VI      0xe0000000L
#define VGT_TF_PARAM__DISTRIBUTION_MODE_MASK__VI        0x00060000L
#define VGT_TF_PARAM__MTYPE_MASK__VI                    0x00180000L
#define VGT_TF_PARAM__RDREQ_POLICY_MASK__VI             0x00008000L
#define VIEWPORT_START_SECONDARY__VIEWPORT_X_START_SECONDARY_MASK__VI 0x3fff0000L
#define VIEWPORT_START_SECONDARY__VIEWPORT_Y_START_SECONDARY_MASK__VI 0x00003fffL
#define VIEWPORT_START__VIEWPORT_X_START_MASK__VI       0x3fff0000L
#define VIEWPORT_START__VIEWPORT_Y_START_MASK__VI       0x00003fffL
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__VI 0x00400000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__VI 0x00200000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE_MASK__VI 0x00800000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__ATOMIC_MASK__VI 0x20000000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__SI__CI 0x000ff000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__VI 0x001ff000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__VI 0x00400000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__VI 0x00200000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE_MASK__VI 0x00800000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__ATOMIC_MASK__VI 0x20000000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__SI__CI 0x000ff000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__VI 0x001ff000L
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_ID_MASK_MSB_MASK__VI 0x00080000L
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_ID_MSB_MASK__VI 0x00040000L
#define VM_INIT_STATUS__VM_INIT_STATUS_MASK__VI         0x00000001L
#define VM_L2_BANK_SELECT_MASKB__BANK_SELECT_MASK_MASK__SI__CI 0x000000ffL
#define VM_L2_BANK_SELECT_MASKB__BANK_SELECT_MASK_MASK__VI 0x0000007fL
#define VM_L2_BANK_SELECT_RESERVED_CID2__ENABLE_MASK__VI 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_INVALIDATION_MODE_MASK__VI 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK__VI 0x02000000L
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_READ_CLIENT_ID_MASK__VI 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID2__RESERVED_WRITE_CLIENT_ID_MASK__VI 0x0007fc00L
#define VM_L2_BANK_SELECT_RESERVED_CID__ENABLE_MASK__VI 0x00100000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_INVALIDATION_MODE_MASK__VI 0x01000000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_CACHE_PRIVATE_INVALIDATION_MASK__VI 0x02000000L
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_READ_CLIENT_ID_MASK__VI 0x000001ffL
#define VM_L2_BANK_SELECT_RESERVED_CID__RESERVED_WRITE_CLIENT_ID_MASK__VI 0x0007fc00L
#define VM_L2_CG__OVERRIDE_MASK__VI                     0x00100000L
#define VM_L2_CNTL3__L2_CACHE_4K_ASSOCIATIVITY_MASK__VI 0x80000000L
#define VM_L2_CNTL4__L2_CACHE_4K_LRU_ADDR_MATCHING_MASK__VI 0x00040000L
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK__VI 0x0000003fL
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL_MASK__VI 0x00000040L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED_MASK__VI 0x00000080L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP_MASK__VI 0x00000100L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL_MASK__VI 0x00000200L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED_MASK__VI 0x00000400L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP_MASK__VI 0x00000800L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL_MASK__VI 0x00001000L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED_MASK__VI 0x00002000L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP_MASK__VI 0x00004000L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL_MASK__VI 0x00008000L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED_MASK__VI 0x00010000L
#define VM_L2_CNTL4__VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP_MASK__VI 0x00020000L
#define WB_DBG_MODE__WB_DBG_36MODE_MASK__VI             0x00000004L
#define WB_DBG_MODE__WB_DBG_CMAP_MASK__VI               0x00000008L
#define WB_DBG_MODE__WB_DBG_DIN_FMT_MASK__VI            0x00000002L
#define WB_DBG_MODE__WB_DBG_MODE_EN_MASK__VI            0x00000001L
#define WB_DBG_MODE__WB_DBG_PXLRATE_ERROR_MASK__VI      0x00000100L
#define WB_DBG_MODE__WB_DBG_SOURCE_WIDTH_MASK__VI       0x7fff0000L
#define WB_DEBUG_CTRL__WB_DEBUG_EN_MASK__VI             0x00000001L
#define WB_DEBUG_CTRL__WB_DEBUG_SEL_MASK__VI            0x000000c0L
#define WB_EC_CONFIG__DISPCLK_G_WBSCL_GATE_DIS_MASK__VI 0x00000004L
#define WB_EC_CONFIG__DISPCLK_G_WBSCL_RAMP_DIS_MASK__VI 0x00000020L
#define WB_EC_CONFIG__DISPCLK_G_WB_GATE_DIS_MASK__VI    0x00000002L
#define WB_EC_CONFIG__DISPCLK_G_WB_RAMP_DIS_MASK__VI    0x00000010L
#define WB_EC_CONFIG__DISPCLK_R_WB_GATE_DIS_MASK__VI    0x00000001L
#define WB_EC_CONFIG__DISPCLK_R_WB_RAMP_DIS_MASK__VI    0x00000008L
#define WB_EC_CONFIG__LB_MEM_PWR_STATE_MASK__VI         0x30000000L
#define WB_EC_CONFIG__LUT_MEM_PWR_STATE_MASK__VI        0xc0000000L
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_DIS_MASK__VI     0x00010000L
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_FORCE_MASK__VI   0x00060000L
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_MODE_SEL_MASK__VI 0x00000600L
#define WB_EC_CONFIG__WBSCL_LB_MEM_PWR_STATE_MASK__VI   0x00180000L
#define WB_EC_CONFIG__WB_LB_LS_DIS_MASK__VI             0x00000040L
#define WB_EC_CONFIG__WB_LB_SD_DIS_MASK__VI             0x00000080L
#define WB_EC_CONFIG__WB_LUT_LS_DIS_MASK__VI            0x00000100L
#define WB_EC_CONFIG__WB_RAM_PW_SAVE_MODE_MASK__VI      0x00800000L
#define WB_EC_CONFIG__WB_TEST_CLK_SEL_MASK__VI          0x0000f000L
#define WB_ENABLE__WB_ENABLE_MASK__VI                   0x00000001L
#define WB_HW_DEBUG__WB_HW_DEBUG_MASK__VI               0xffffffffL
#define WB_SOFT_RESET__WB_SOFT_RESET_MASK__VI           0x00000001L
#define WD_DEBUG_REG10__donut_en_p1_q_MASK__VI          0x00000100L
#define WD_DEBUG_REG10__donut_se_switch_p2_MASK__VI     0x00000200L
#define WD_DEBUG_REG10__eop_p1_q_MASK__VI               0x00008000L
#define WD_DEBUG_REG10__eopg_p1_q_MASK__VI              0x00004000L
#define WD_DEBUG_REG10__is_event_p1_q_MASK__VI          0x00002000L
#define WD_DEBUG_REG10__last_donut_of_patch_p2_MASK__VI 0x00001000L
#define WD_DEBUG_REG10__last_donut_switch_p2_MASK__VI   0x00000800L
#define WD_DEBUG_REG10__patch_accum_q_MASK__VI          0x00ff0000L
#define WD_DEBUG_REG10__patch_se_switch_p2_MASK__VI     0x00000400L
#define WD_DEBUG_REG10__pipe0_dr_MASK__VI               0x00000010L
#define WD_DEBUG_REG10__pipe0_rtr_MASK__VI              0x00000040L
#define WD_DEBUG_REG10__pipe1_dr_MASK__VI               0x00000020L
#define WD_DEBUG_REG10__pipe1_rtr_MASK__VI              0x00000080L
#define WD_DEBUG_REG10__ttp_pd_eop_MASK__VI             0x00000008L
#define WD_DEBUG_REG10__ttp_pd_eopg_MASK__VI            0x00000004L
#define WD_DEBUG_REG10__ttp_pd_is_event_MASK__VI        0x00000002L
#define WD_DEBUG_REG10__ttp_pd_patch_rts_MASK__VI       0x00000001L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty_MASK__VI 0x02000000L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full_MASK__VI 0x01000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty_MASK__VI 0x08000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full_MASK__VI 0x04000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty_MASK__VI 0x20000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full_MASK__VI 0x10000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty_MASK__VI 0x80000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full_MASK__VI 0x40000000L
#define WD_DEBUG_REG6__WD_IA_draw_eop_MASK__VI          0xffffffffL
#define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in_MASK__VI 0x00000001L
#define WD_DEBUG_REG7__SE1VGT_WD_thdgrp_send_in_MASK__VI 0x00000010L
#define WD_DEBUG_REG7__SPARE0_MASK__VI                  0x000000f0L
#define WD_DEBUG_REG7__SPARE1_MASK__VI                  0x00000f00L
#define WD_DEBUG_REG7__SPARE2_MASK__VI                  0x0000f000L
#define WD_DEBUG_REG7__SPARE3_MASK__VI                  0x000f0000L
#define WD_DEBUG_REG7__SPARE4_MASK__VI                  0x0fc00000L
#define WD_DEBUG_REG7__SPARE5_MASK__VI                  0x00080000L
#define WD_DEBUG_REG7__SPARE6_MASK__VI                  0x0f000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_event_MASK__VI  0x40000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_rts_MASK__VI    0x20000000L
#define WD_DEBUG_REG7__se0_thdgrp_eop_MASK__VI          0x00200000L
#define WD_DEBUG_REG7__se0_thdgrp_is_event_MASK__VI     0x00100000L
#define WD_DEBUG_REG7__se1_thdgrp_eop_MASK__VI          0x00800000L
#define WD_DEBUG_REG7__se1_thdgrp_is_event_MASK__VI     0x00400000L
#define WD_DEBUG_REG7__te11_arb_busy_MASK__VI           0x80000000L
#define WD_DEBUG_REG7__te11_arb_state_q_MASK__VI        0x00070000L
#define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr_MASK__VI    0x10000000L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty_MASK__VI 0x00000004L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full_MASK__VI 0x00000008L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re_MASK__VI 0x00000002L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_empty_MASK__VI 0x00000040L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_full_MASK__VI 0x00000080L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_re_MASK__VI 0x00000020L
#define WD_DEBUG_REG8__TC_WD_rdret_valid_in_MASK__VI    0x80000000L
#define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out_MASK__VI   0x40000000L
#define WD_DEBUG_REG8__WD_TC_rdreq_send_out_MASK__VI    0x20000000L
#define WD_DEBUG_REG8__event_flag_p1_q_MASK__VI         0x00040000L
#define WD_DEBUG_REG8__first_req_of_tg_p1_q_MASK__VI    0x10000000L
#define WD_DEBUG_REG8__last_req_of_tg_p2_MASK__VI       0x00000800L
#define WD_DEBUG_REG8__null_flag_p1_q_MASK__VI          0x00080000L
#define WD_DEBUG_REG8__pipe0_dr_MASK__VI                0x00000001L
#define WD_DEBUG_REG8__pipe0_rtr_MASK__VI               0x00000004L
#define WD_DEBUG_REG8__pipe1_dr_MASK__VI                0x00000002L
#define WD_DEBUG_REG8__pipe1_rtr_MASK__VI               0x00000008L
#define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q_MASK__VI 0x0003f000L
#define WD_DEBUG_REG8__second_tf_ret_data_q_MASK__VI    0x08000000L
#define WD_DEBUG_REG8__tf_data_fifo_busy_q_MASK__VI     0x00000040L
#define WD_DEBUG_REG8__tf_data_fifo_cnt_q_MASK__VI      0x07f00000L
#define WD_DEBUG_REG8__tf_data_fifo_rtr_q_MASK__VI      0x00000080L
#define WD_DEBUG_REG8__tf_skid_fifo_empty_MASK__VI      0x00000100L
#define WD_DEBUG_REG8__tf_skid_fifo_full_MASK__VI       0x00000200L
#define WD_DEBUG_REG8__tfreq_tg_fifo_empty_MASK__VI     0x00000010L
#define WD_DEBUG_REG8__tfreq_tg_fifo_full_MASK__VI      0x00000020L
#define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q_MASK__VI       0x00000400L
#define WD_DEBUG_REG9__SPARE0_MASK__VI                  0x0000f800L
#define WD_DEBUG_REG9__SPARE1_MASK__VI                  0x08000000L
#define WD_DEBUG_REG9__SPARE2_MASK__VI                  0x30000000L
#define WD_DEBUG_REG9__dynamic_hs_p0_q_MASK__VI         0x01000000L
#define WD_DEBUG_REG9__event_or_null_flags_p0_q_MASK__VI 0x00000008L
#define WD_DEBUG_REG9__first_fetch_of_tg_p0_q_MASK__VI  0x02000000L
#define WD_DEBUG_REG9__last_patch_of_tg_MASK__VI        0x00080000L
#define WD_DEBUG_REG9__mem_is_even_MASK__VI             0x04000000L
#define WD_DEBUG_REG9__pipe0_dr_MASK__VI                0x00000001L
#define WD_DEBUG_REG9__pipe0_rtr_MASK__VI               0x00000010L
#define WD_DEBUG_REG9__pipe1_rtr_MASK__VI               0x00000020L
#define WD_DEBUG_REG9__pipe2_dr_MASK__VI                0x00000004L
#define WD_DEBUG_REG9__pipe2_rtr_MASK__VI               0x00000080L
#define WD_DEBUG_REG9__pipe4_dr_MASK__VI                0x40000000L
#define WD_DEBUG_REG9__pipe4_rtr_MASK__VI               0x80000000L
#define WD_DEBUG_REG9__pipec_tf_dr_MASK__VI             0x00000002L
#define WD_DEBUG_REG9__pipec_tf_rtr_MASK__VI            0x00000040L
#define WD_DEBUG_REG9__tf_fetch_state_q_MASK__VI        0x00070000L
#define WD_DEBUG_REG9__tf_pointer_p0_q_MASK__VI         0x00f00000L
#define WD_DEBUG_REG9__ttp_patch_fifo_empty_MASK__VI    0x00000200L
#define WD_DEBUG_REG9__ttp_patch_fifo_full_MASK__VI     0x00000100L
#define WD_DEBUG_REG9__ttp_tf_fifo_empty_MASK__VI       0x00000400L
#define WD_QOS__DRAW_STALL_MASK__VI                     0x00000001L
#define XDMA_AON_TEST_DEBUG_DATA__XDMA_AON_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_AON_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_AON_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_DEBUG_OUT_EN_MASK__VI 0x00000400L
#define XDMA_AON_TEST_DEBUG_INDEX__XDMA_DEBUG_SEL_MASK__VI 0x00000200L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_GATE_DIS_MASK__VI 0x00008000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_0_MASK__VI 0x00020000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_1_MASK__VI 0x00040000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_2_MASK__VI 0x00080000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_3_MASK__VI 0x00100000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_4_MASK__VI 0x00200000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MDYN_GATE_DIS_PIPE_5_MASK__VI 0x00400000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_MSTAT_GATE_DIS_MASK__VI 0x01000000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_SDYN_GATE_DIS_MASK__VI 0x00800000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_G_SSTAT_GATE_DIS_MASK__VI 0x02000000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_REG_GATE_DIS_MASK__VI 0x00010000L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_TURN_OFF_DELAY_MASK__VI 0x00000ff0L
#define XDMA_CLOCK_GATING_CNTL__XDMA_SCLK_TURN_ON_DELAY_MASK__VI 0x0000000fL
#define XDMA_IF_BIF_STATUS__XDMA_IF_BIF_ERROR_CLEAR_MASK__VI 0x00000100L
#define XDMA_IF_BIF_STATUS__XDMA_IF_BIF_ERROR_STATUS_MASK__VI 0x0000000fL
#define XDMA_IF_STATUS__XDMA_MC_PCIEWR_BUSY_MASK__VI    0x00000001L
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_ACK_MASK__VI 0x00000400L
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_MASK_MASK__VI 0x00000200L
#define XDMA_INTERRUPT__XDMA_MSTR_MEM_URGENT_STAT_MASK__VI 0x00000100L
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_ACK_MASK__VI     0x00400000L
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_MASK_MASK__VI    0x00200000L
#define XDMA_INTERRUPT__XDMA_PERF_MEAS_STAT_MASK__VI    0x00100000L
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_ACK_MASK__VI 0x00040000L
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_MASK_MASK__VI 0x00020000L
#define XDMA_INTERRUPT__XDMA_SLV_READ_URGENT_STAT_MASK__VI 0x00010000L
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_ARRAY_MODE_MASK__VI 0x0000000fL
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_BANK_HEIGHT_MASK__VI 0x00000c00L
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_BANK_WIDTH_MASK__VI 0x00000300L
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_MACRO_TILE_ASPECT_MASK__VI 0x00003000L
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_NUM_BANKS_MASK__VI 0x00300000L
#define XDMA_LOCAL_SURFACE_TILING1__XDMA_LOCAL_TILE_SPLIT_MASK__VI 0x00000070L
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_MICRO_TILE_MODE_MASK__VI 0x00700000L
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_PIPE_CONFIG_MASK__VI 0xf8000000L
#define XDMA_LOCAL_SURFACE_TILING2__XDMA_LOCAL_PIPE_INTERLEAVE_SIZE_MASK__VI 0x00000007L
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_PRIV_MASK__VI 0x00010000L
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_SWAP_MASK__VI 0x00000300L
#define XDMA_MC_PCIE_CLIENT_CONFIG__XDMA_MC_PCIE_VMID_MASK__VI 0x0000f000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_CORE_IDLE_STATE_MASK__VI 0x00000003L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_BIF_STATE_MASK__VI 0x60000000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_BIF_TRANS_MASK__VI 0x80000000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_IDLE_STATE_MASK__VI 0x0000000cL
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_PCIE_STATE_MASK__VI 0x00180000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_PCIE_TRANS_MASK__VI 0x00200000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_RD_STATE_MASK__VI 0x00c00000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_RD_TRANS_MASK__VI 0x02000000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_WR_STATE_MASK__VI 0x0c000000L
#define XDMA_MEM_POWER_CNTL__XDMA_MEM_IF_WR_TRANS_MASK__VI 0x10000000L
#define XDMA_MSTR_CACHE_BASE_ADDR_HIGH__XDMA_MSTR_CACHE_BASE_ADDR_HIGH_MASK__VI 0x000000ffL
#define XDMA_MSTR_CACHE_BASE_ADDR__XDMA_MSTR_CACHE_BASE_ADDR_MASK__VI 0xffffffffL
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_PITCH_MASK__VI 0x00003fffL
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_TLB_PG_STATE_MASK__VI 0x60000000L
#define XDMA_MSTR_CACHE__XDMA_MSTR_CACHE_TLB_PG_TRANS_MASK__VI 0x80000000L
#define XDMA_MSTR_CHANNEL_DIM__XDMA_MSTR_CHANNEL_HEIGHT_MASK__VI 0x3fff0000L
#define XDMA_MSTR_CHANNEL_DIM__XDMA_MSTR_CHANNEL_WIDTH_MASK__VI 0x00003fffL
#define XDMA_MSTR_CHANNEL_START__XDMA_MSTR_CHANNEL_START_X_MASK__VI 0x00003fffL
#define XDMA_MSTR_CHANNEL_START__XDMA_MSTR_CHANNEL_START_Y_MASK__VI 0x3fff0000L
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_CLIENT_STALL_MASK__VI 0x00000001L
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_STALL_DELAY_MASK__VI 0x0000f000L
#define XDMA_MSTR_CMD_URGENT_CNTL__XDMA_MSTR_CMD_URGENT_LEVEL_MASK__VI 0x00000f00L
#define XDMA_MSTR_CNTL__XDMA_MSTR_ALPHA_POSITION_MASK__VI 0x00003000L
#define XDMA_MSTR_CNTL__XDMA_MSTR_BIF_STALL_EN_MASK__VI 0x00200000L
#define XDMA_MSTR_CNTL__XDMA_MSTR_DEBUG_MODE_MASK__VI   0x00040000L
#define XDMA_MSTR_CNTL__XDMA_MSTR_ENABLE_MASK__VI       0x00010000L
#define XDMA_MSTR_CNTL__XDMA_MSTR_MEM_READY_MASK__VI    0x00004000L
#define XDMA_MSTR_CNTL__XDMA_MSTR_SOFT_RESET_MASK__VI   0x00100000L
#define XDMA_MSTR_HEIGHT__XDMA_MSTR_ACTIVE_HEIGHT_MASK__VI 0x00003fffL
#define XDMA_MSTR_HEIGHT__XDMA_MSTR_FRAME_HEIGHT_MASK__VI 0x3fff0000L
#define XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH__XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH_MASK__VI 0x000000ffL
#define XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR__XDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_MASK__VI 0xffffffffL
#define XDMA_MSTR_LOCAL_SURFACE_PITCH__XDMA_MSTR_LOCAL_SURFACE_PITCH_MASK__VI 0x00003fffL
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_PRIV_MASK__VI 0x00010000L
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_SWAP_MASK__VI 0x00000300L
#define XDMA_MSTR_MEM_CLIENT_CONFIG__XDMA_MSTR_MEM_CLIENT_VMID_MASK__VI 0x0000f000L
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK_CLR_MASK__VI 0x00010000L
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK_MASK__VI 0x00003000L
#define XDMA_MSTR_MEM_NACK_STATUS__XDMA_MSTR_MEM_NACK_TAG_MASK__VI 0x000003ffL
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_CLIENT_STALL_MASK__VI 0x00000001L
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_STALL_DELAY_MASK__VI 0x0000f000L
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_LEVEL_MASK__VI 0x00000f00L
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_LIMIT_MASK__VI 0x000000f0L
#define XDMA_MSTR_MEM_URGENT_CNTL__XDMA_MSTR_MEM_URGENT_TIMER_MASK__VI 0xffff0000L
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK_CLR_MASK__VI 0x00010000L
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK_MASK__VI 0x00003000L
#define XDMA_MSTR_PCIE_NACK_STATUS__XDMA_MSTR_PCIE_NACK_TAG_MASK__VI 0x000003ffL
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_COUNTER_RST_MASK__VI 0x00020000L
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_MEAS_ITER_MASK__VI 0x00000fffL
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_CACHE_BW_SEGID_SEL_MASK__VI 0x0001f000L
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_LT_COUNTER_RST_MASK__VI 0x80000000L
#define XDMA_MSTR_PERFMEAS_CNTL__XDMA_MSTR_LT_MEAS_ITER_MASK__VI 0x7ff80000L
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_DATA_MASK__VI 0x00ffffffL
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_INDEX_MASK__VI 0x07000000L
#define XDMA_MSTR_PERFMEAS_STATUS__XDMA_MSTR_PERFMEAS_INDEX_MODE_MASK__VI 0xc0000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_CACHE_INVALIDATE_MASK__VI 0x00000800L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_CACHE_LINES_MASK__VI 0x000000ffL
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_FLIP_MODE_MASK__VI 0x00008000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_GSL_GROUP_MASTER_MASK__VI 0x80000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_HSYNC_GSL_GROUP_MASK__VI 0x60000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_ACTIVE_MASK__VI 0x01000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FLIP_PENDING_MASK__VI 0x04000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FLUSHING_MASK__VI 0x02000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_FRAME_MODE_MASK__VI 0x00000200L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_PIPE_SOFT_RESET_MASK__VI 0x00000400L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_READ_REQUEST_MASK__VI 0x00000100L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_REQUEST_CHANNEL_ID_MASK__VI 0x00007000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_REQUEST_MIN_MASK__VI 0x00ff0000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_SUPERAA_ENABLE_MASK__VI 0x10000000L
#define XDMA_MSTR_PIPE_CNTL__XDMA_MSTR_VSYNC_GSL_ENABLE_MASK__VI 0x08000000L
#define XDMA_MSTR_READ_COMMAND__XDMA_MSTR_REQUEST_PREFETCH_MASK__VI 0x3fff0000L
#define XDMA_MSTR_READ_COMMAND__XDMA_MSTR_REQUEST_SIZE_MASK__VI 0x00003fffL
#define XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH_MASK__VI 0x000000ffL
#define XDMA_MSTR_REMOTE_GPU_ADDRESS__XDMA_MSTR_REMOTE_GPU_ADDRESS_MASK__VI 0xffffffffL
#define XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH_MASK__VI 0x000000ffL
#define XDMA_MSTR_REMOTE_SURFACE_BASE__XDMA_MSTR_REMOTE_SURFACE_BASE_MASK__VI 0xffffffffL
#define XDMA_MSTR_STATUS__XDMA_MSTR_STATUS_SELECT_MASK__VI 0x70000000L
#define XDMA_MSTR_STATUS__XDMA_MSTR_VCOUNT_CURRENT_MASK__VI 0x00003fffL
#define XDMA_MSTR_STATUS__XDMA_MSTR_WRITE_LINE_CURRENT_MASK__VI 0x0fff0000L
#define XDMA_MSTR_VSYNC_GSL_CHECK__XDMA_MSTR_VSYNC_GSL_CHECK_SEL_MASK__VI 0x00000007L
#define XDMA_MSTR_VSYNC_GSL_CHECK__XDMA_MSTR_VSYNC_GSL_CHECK_V_COUNT_MASK__VI 0x003fff00L
#define XDMA_PERF_MEAS_STATUS__XDMA_PERF_MEAS_STATUS_MASK__VI 0x000000ffL
#define XDMA_PG_CONTROL__XDMA_PG_CONTROL_MASK__VI       0xffffffffL
#define XDMA_PG_STATUS__XDMA_PGFSM_READ_READY_MASK__VI  0x01000000L
#define XDMA_PG_STATUS__XDMA_SERDES_BUSY_MASK__VI       0x02000000L
#define XDMA_PG_STATUS__XDMA_SERDES_RDATA_MASK__VI      0x00ffffffL
#define XDMA_PG_STATUS__XDMA_SERDES_SMU_POWER_STATUS_MASK__VI 0x04000000L
#define XDMA_PG_WDATA__XDMA_PG_WDATA_MASK__VI           0xffffffffL
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_RDWR_DELAY_MASK__VI 0x00000007L
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_RDWR_TIMEOUT_DIS_MASK__VI 0x00000008L
#define XDMA_RBBMIF_RDWR_CNTL__XDMA_RBBMIF_TIMEOUT_DELAY_MASK__VI 0xffff8000L
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_ACTIVE_MASK__VI 0x01000000L
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_SOFT_RESET_MASK__VI 0x00020000L
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_CHANNEL_WEIGHT_MASK__VI 0x000001ffL
#define XDMA_SLV_CHANNEL_CNTL__XDMA_SLV_STOP_TRANSFER_MASK__VI 0x00010000L
#define XDMA_SLV_CNTL__XDMA_SLV_ACTIVE_MASK__VI         0x00000400L
#define XDMA_SLV_CNTL__XDMA_SLV_ALPHA_POSITION_MASK__VI 0x00003000L
#define XDMA_SLV_CNTL__XDMA_SLV_ENABLE_MASK__VI         0x00010000L
#define XDMA_SLV_CNTL__XDMA_SLV_MEM_READY_MASK__VI      0x00000200L
#define XDMA_SLV_CNTL__XDMA_SLV_READ_LAT_TEST_EN_MASK__VI 0x00080000L
#define XDMA_SLV_CNTL__XDMA_SLV_READ_LINES_MASK__VI     0x00000001L
#define XDMA_SLV_CNTL__XDMA_SLV_REQ_MAXED_OUT_MASK__VI  0x01000000L
#define XDMA_SLV_CNTL__XDMA_SLV_SOFT_RESET_MASK__VI     0x00100000L
#define XDMA_SLV_CNTL__XDMA_SLV_WB_BURST_RESET_MASK__VI 0x02000000L
#define XDMA_SLV_FLIP_PENDING__XDMA_SLV_FLIP_PENDING_MASK__VI 0x00000001L
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_PRIV_MASK__VI 0x00010000L
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_SWAP_MASK__VI 0x00000300L
#define XDMA_SLV_MEM_CLIENT_CONFIG__XDMA_SLV_MEM_CLIENT_VMID_MASK__VI 0x0000f000L
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK_CLR_MASK__VI 0x80000000L
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK_MASK__VI 0x00030000L
#define XDMA_SLV_MEM_NACK_STATUS__XDMA_SLV_MEM_NACK_TAG_MASK__VI 0x0000ffffL
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK_CLR_MASK__VI 0x00010000L
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK_MASK__VI 0x00003000L
#define XDMA_SLV_PCIE_NACK_STATUS__XDMA_SLV_PCIE_NACK_TAG_MASK__VI 0x000003ffL
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_BUF_SIZE_MASK__VI 0x003ff000L
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_FREE_ENTRIES_MASK__VI 0x000003ffL
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_PG_STATE_MASK__VI 0x00c00000L
#define XDMA_SLV_RDRET_BUF_STATUS__XDMA_SLV_RDRET_PG_TRANS_MASK__VI 0x01000000L
#define XDMA_SLV_READ_LATENCY_AVE__XDMA_SLV_READ_LATENCY_ACC_MASK__VI 0x000fffffL
#define XDMA_SLV_READ_LATENCY_AVE__XDMA_SLV_READ_LATENCY_COUNT_MASK__VI 0xfff00000L
#define XDMA_SLV_READ_LATENCY_MINMAX__XDMA_SLV_READ_LATENCY_MAX_MASK__VI 0xffff0000L
#define XDMA_SLV_READ_LATENCY_MINMAX__XDMA_SLV_READ_LATENCY_MIN_MASK__VI 0x0000ffffL
#define XDMA_SLV_READ_LATENCY_TIMER__XDMA_SLV_READ_LATENCY_TIMER_MASK__VI 0x0000ffffL
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_CLIENT_STALL_MASK__VI 0x00000001L
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_STALL_DELAY_MASK__VI 0x0000f000L
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_LEVEL_MASK__VI 0x00000f00L
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_LIMIT_MASK__VI 0x000000f0L
#define XDMA_SLV_READ_URGENT_CNTL__XDMA_SLV_READ_URGENT_TIMER_MASK__VI 0xffff0000L
#define XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH_MASK__VI 0x000000ffL
#define XDMA_SLV_REMOTE_GPU_ADDRESS__XDMA_SLV_REMOTE_GPU_ADDRESS_MASK__VI 0xffffffffL
#define XDMA_SLV_SLS_PITCH__XDMA_SLV_SLS_PITCH_MASK__VI 0x00003fffL
#define XDMA_SLV_SLS_PITCH__XDMA_SLV_SLS_WIDTH_MASK__VI 0x3fff0000L
#define XDMA_SLV_WB_RATE_CNTL__XDMA_SLV_WB_BURST_PERIOD_MASK__VI 0xffff0000L
#define XDMA_SLV_WB_RATE_CNTL__XDMA_SLV_WB_BURST_SIZE_MASK__VI 0x000001ffL
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_STALL_DELAY_MASK__VI 0x0000f000L
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_STALL_MASK__VI 0x00000001L
#define XDMA_SLV_WRITE_URGENT_CNTL__XDMA_SLV_WRITE_URGENT_LEVEL_MASK__VI 0x00000f00L
#define XDMA_TEST_DEBUG_DATA__XDMA_TEST_DEBUG_DATA_MASK__VI 0xffffffffL
#define XDMA_TEST_DEBUG_INDEX__XDMA_TEST_DEBUG_INDEX_MASK__VI 0x000000ffL
#define XDMA_TEST_DEBUG_INDEX__XDMA_TEST_DEBUG_WRITE_EN_MASK__VI 0x00000100L
#define mask_HEADER__VI

#endif // __SI__CI__VImask_HEADER
