############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
open_project {{ project_name }}
set_top {{ top_function }}
add_files rosetta_test/src/sdsoc/rendering.cpp -cflags "-DSDSOC"
add_files rosetta_test/src/sdsoc/rendering.h
add_files -tb rosetta_test/src/host/3d_rendering_host.cpp
add_files -tb rosetta_test/src/host/check_result.cpp
add_files -tb rosetta_test/src/host/check_result.h
add_files -tb rosetta_test/src/host/input_data.h
add_files -tb rosetta_test/src/host/typedefs.h
add_files -tb rosetta_test/src/host/utils.cpp
add_files -tb rosetta_test/src/host/utils.h
open_solution "solution1"
set_part { {{part}} }
create_clock -period 10 -name default
source {{ directives_path }}
{% if synth %}
csynth_design
{% endif %}
{%- if cosim -%}
cosim_design -O -reduce_diskspace
{% endif %}
exit