# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST1.srcs/sources_1/new/load_immediate_component.vhd" \
"../../../../TEST1.srcs/loadi_component_test/new/loadi_component_tb.vhd" \

# Do not sort compile order
nosort
