#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 26 09:37:29 2018
# Process ID: 3836
# Current directory: /home/jzsmith/git/RedPitaya/fpga
# Command line: vivado -nojournal -mode batch -source red_pitaya_vivado.tcl -tclargs classic
# Log file: /home/jzsmith/git/RedPitaya/fpga/vivado.log
# Journal file: 
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/jzsmith/.Xilinx/Vivado/2018.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source red_pitaya_vivado.tcl
# cd prj/$::argv
# tclapp::install -quiet ultrafast
# set path_brd brd
# set path_rtl rtl
# set path_ip  ip
# set path_sdc sdc
# set path_out out
# set path_sdk sdk
# file mkdir $path_out
# file mkdir $path_sdk
# set_param board.repoPaths [list $path_brd]
# set part xc7z010clg400-1
# create_project -in_memory -part $part
WARNING: [Board 49-91] Board repository path 'brd' does not exist, it will not be used to search board files.
# source                            $path_ip/system.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z010clg400-1
## }
## set design_name system
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <system> in project, so creating one...
Wrote  : </home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/system.bd> 
INFO: [BD_TCL-4] Making design <system> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
##   set GPIO [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO ]
##   set M_AXI_GP0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_GP0 ]
##   set_property -dict [ list \
## CONFIG.ADDR_WIDTH {32} \
## CONFIG.DATA_WIDTH {32} \
## CONFIG.FREQ_HZ {125000000} \
## CONFIG.PROTOCOL {AXI3} \
##  ] $M_AXI_GP0
##   set SPI0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 SPI0 ]
##   set Vaux0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0 ]
##   set Vaux1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1 ]
##   set Vaux8 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8 ]
##   set Vaux9 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9 ]
##   set Vp_Vn [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn ]
## 
##   # Create ports
##   set FCLK_CLK0 [ create_bd_port -dir O -type clk FCLK_CLK0 ]
##   set FCLK_CLK1 [ create_bd_port -dir O -type clk FCLK_CLK1 ]
##   set FCLK_CLK2 [ create_bd_port -dir O -type clk FCLK_CLK2 ]
##   set FCLK_CLK3 [ create_bd_port -dir O -type clk FCLK_CLK3 ]
##   set FCLK_RESET0_N [ create_bd_port -dir O -type rst FCLK_RESET0_N ]
##   set FCLK_RESET1_N [ create_bd_port -dir O -type rst FCLK_RESET1_N ]
##   set FCLK_RESET2_N [ create_bd_port -dir O -type rst FCLK_RESET2_N ]
##   set FCLK_RESET3_N [ create_bd_port -dir O -type rst FCLK_RESET3_N ]
##   set M_AXI_GP0_ACLK [ create_bd_port -dir I -type clk M_AXI_GP0_ACLK ]
##   set_property -dict [ list \
## CONFIG.ASSOCIATED_BUSIF {M_AXI_GP0} \
## CONFIG.FREQ_HZ {125000000} \
##  ] $M_AXI_GP0_ACLK
## 
##   # Create instance: axi_protocol_converter_0, and set properties
##   set axi_protocol_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0 ]
## 
##   # Create instance: proc_sys_reset, and set properties
##   set proc_sys_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset ]
##   set_property -dict [ list \
## CONFIG.C_EXT_RST_WIDTH {1} \
##  ] $proc_sys_reset
## 
##   # Create instance: processing_system7, and set properties
##   set processing_system7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7 ]
##   set_property -dict [ list \
## CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {250.000000} \
## CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} \
## CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
## CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
## CONFIG.PCW_CLK0_FREQ {125000000} \
## CONFIG.PCW_CLK1_FREQ {250000000} \
## CONFIG.PCW_CLK2_FREQ {50000000} \
## CONFIG.PCW_CLK3_FREQ {200000000} \
## CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
## CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
## CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
## CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_ENET_RESET_ENABLE {1} \
## CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_EN_CLK1_PORT {1} \
## CONFIG.PCW_EN_CLK2_PORT {1} \
## CONFIG.PCW_EN_CLK3_PORT {1} \
## CONFIG.PCW_EN_EMIO_GPIO {1} \
## CONFIG.PCW_EN_EMIO_SPI0 {1} \
## CONFIG.PCW_EN_EMIO_TTC0 {1} \
## CONFIG.PCW_EN_ENET0 {1} \
## CONFIG.PCW_EN_GPIO {1} \
## CONFIG.PCW_EN_I2C0 {1} \
## CONFIG.PCW_EN_QSPI {1} \
## CONFIG.PCW_EN_RST1_PORT {1} \
## CONFIG.PCW_EN_RST2_PORT {1} \
## CONFIG.PCW_EN_RST3_PORT {1} \
## CONFIG.PCW_EN_SDIO0 {1} \
## CONFIG.PCW_EN_SPI0 {1} \
## CONFIG.PCW_EN_SPI1 {1} \
## CONFIG.PCW_EN_TTC0 {1} \
## CONFIG.PCW_EN_UART0 {1} \
## CONFIG.PCW_EN_UART1 {1} \
## CONFIG.PCW_EN_USB0 {1} \
## CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
## CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
## CONFIG.PCW_FCLK_CLK3_BUF {TRUE} \
## CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250} \
## CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
## CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
## CONFIG.PCW_FPGA_FCLK3_ENABLE {1} \
## CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
## CONFIG.PCW_GPIO_EMIO_GPIO_IO {24} \
## CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {24} \
## CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
## CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
## CONFIG.PCW_I2C0_I2C0_IO {MIO 50 .. 51} \
## CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
## CONFIG.PCW_I2C_RESET_ENABLE {1} \
## CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_IRQ_F2P_INTR {1} \
## CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_0_PULLUP {enabled} \
## CONFIG.PCW_MIO_0_SLEW {slow} \
## CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_10_PULLUP {enabled} \
## CONFIG.PCW_MIO_10_SLEW {slow} \
## CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_11_PULLUP {enabled} \
## CONFIG.PCW_MIO_11_SLEW {slow} \
## CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_12_PULLUP {enabled} \
## CONFIG.PCW_MIO_12_SLEW {slow} \
## CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_13_PULLUP {enabled} \
## CONFIG.PCW_MIO_13_SLEW {slow} \
## CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_14_PULLUP {enabled} \
## CONFIG.PCW_MIO_14_SLEW {slow} \
## CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_15_PULLUP {enabled} \
## CONFIG.PCW_MIO_15_SLEW {slow} \
## CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_16_PULLUP {disabled} \
## CONFIG.PCW_MIO_16_SLEW {fast} \
## CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_17_PULLUP {disabled} \
## CONFIG.PCW_MIO_17_SLEW {fast} \
## CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_18_PULLUP {disabled} \
## CONFIG.PCW_MIO_18_SLEW {fast} \
## CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_19_PULLUP {disabled} \
## CONFIG.PCW_MIO_19_SLEW {fast} \
## CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_1_PULLUP {enabled} \
## CONFIG.PCW_MIO_1_SLEW {slow} \
## CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_20_PULLUP {disabled} \
## CONFIG.PCW_MIO_20_SLEW {fast} \
## CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_21_PULLUP {disabled} \
## CONFIG.PCW_MIO_21_SLEW {fast} \
## CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_22_PULLUP {disabled} \
## CONFIG.PCW_MIO_22_SLEW {fast} \
## CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_23_PULLUP {disabled} \
## CONFIG.PCW_MIO_23_SLEW {fast} \
## CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_24_PULLUP {disabled} \
## CONFIG.PCW_MIO_24_SLEW {fast} \
## CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_25_PULLUP {disabled} \
## CONFIG.PCW_MIO_25_SLEW {fast} \
## CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_26_PULLUP {disabled} \
## CONFIG.PCW_MIO_26_SLEW {fast} \
## CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_27_PULLUP {disabled} \
## CONFIG.PCW_MIO_27_SLEW {fast} \
## CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_28_PULLUP {disabled} \
## CONFIG.PCW_MIO_28_SLEW {fast} \
## CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_29_PULLUP {disabled} \
## CONFIG.PCW_MIO_29_SLEW {fast} \
## CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_2_SLEW {slow} \
## CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_30_PULLUP {disabled} \
## CONFIG.PCW_MIO_30_SLEW {fast} \
## CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_31_PULLUP {disabled} \
## CONFIG.PCW_MIO_31_SLEW {fast} \
## CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_32_PULLUP {disabled} \
## CONFIG.PCW_MIO_32_SLEW {fast} \
## CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_33_PULLUP {disabled} \
## CONFIG.PCW_MIO_33_SLEW {fast} \
## CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_34_PULLUP {disabled} \
## CONFIG.PCW_MIO_34_SLEW {fast} \
## CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_35_PULLUP {disabled} \
## CONFIG.PCW_MIO_35_SLEW {fast} \
## CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_36_PULLUP {disabled} \
## CONFIG.PCW_MIO_36_SLEW {fast} \
## CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_37_PULLUP {disabled} \
## CONFIG.PCW_MIO_37_SLEW {fast} \
## CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_38_PULLUP {disabled} \
## CONFIG.PCW_MIO_38_SLEW {fast} \
## CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_39_PULLUP {disabled} \
## CONFIG.PCW_MIO_39_SLEW {fast} \
## CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_3_SLEW {slow} \
## CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_40_PULLUP {enabled} \
## CONFIG.PCW_MIO_40_SLEW {slow} \
## CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_41_PULLUP {enabled} \
## CONFIG.PCW_MIO_41_SLEW {slow} \
## CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_42_PULLUP {enabled} \
## CONFIG.PCW_MIO_42_SLEW {slow} \
## CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_43_PULLUP {enabled} \
## CONFIG.PCW_MIO_43_SLEW {slow} \
## CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_44_PULLUP {enabled} \
## CONFIG.PCW_MIO_44_SLEW {slow} \
## CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_45_PULLUP {enabled} \
## CONFIG.PCW_MIO_45_SLEW {slow} \
## CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_46_PULLUP {enabled} \
## CONFIG.PCW_MIO_46_SLEW {slow} \
## CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_47_PULLUP {enabled} \
## CONFIG.PCW_MIO_47_SLEW {slow} \
## CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_48_PULLUP {enabled} \
## CONFIG.PCW_MIO_48_SLEW {slow} \
## CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_49_PULLUP {enabled} \
## CONFIG.PCW_MIO_49_SLEW {slow} \
## CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_4_SLEW {slow} \
## CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_50_PULLUP {enabled} \
## CONFIG.PCW_MIO_50_SLEW {slow} \
## CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_51_PULLUP {enabled} \
## CONFIG.PCW_MIO_51_SLEW {slow} \
## CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_52_PULLUP {enabled} \
## CONFIG.PCW_MIO_52_SLEW {slow} \
## CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 2.5V} \
## CONFIG.PCW_MIO_53_PULLUP {enabled} \
## CONFIG.PCW_MIO_53_SLEW {slow} \
## CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_5_SLEW {slow} \
## CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_6_SLEW {slow} \
## CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_7_SLEW {slow} \
## CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_8_SLEW {slow} \
## CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_9_PULLUP {enabled} \
## CONFIG.PCW_MIO_9_SLEW {slow} \
## CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#Enet 0#Enet 0} \
## CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#mdc#mdio} \
## CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 2.5V} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
## CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {125} \
## CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
## CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
## CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_WP_IO {MIO 47} \
## CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
## CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
## CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
## CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} \
## CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
## CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
## CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART1_UART1_IO {MIO 8 .. 9} \
## CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
## CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
## CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_ENABLE {1} \
## CONFIG.PCW_USB0_RESET_IO {MIO 48} \
## CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
## CONFIG.PCW_USB_RESET_ENABLE {1} \
## CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
## CONFIG.PCW_USE_M_AXI_GP1 {1} \
## CONFIG.PCW_USE_S_AXI_HP0 {0} \
## CONFIG.PCW_USE_S_AXI_HP1 {0} \
##  ] $processing_system7
## 
##   # Create instance: xadc, and set properties
##   set xadc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc ]
##   set_property -dict [ list \
## CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} \
## CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} \
## CONFIG.CHANNEL_ENABLE_VP_VN {true} \
## CONFIG.ENABLE_AXI4STREAM {false} \
## CONFIG.ENABLE_RESET {false} \
## CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
## CONFIG.INTERFACE_SELECTION {Enable_AXI} \
## CONFIG.SEQUENCER_MODE {Off} \
## CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
## CONFIG.XADC_STARUP_SELECTION {independent_adc} \
##  ] $xadc
## 
##   # Create instance: xlconstant, and set properties
##   set xlconstant [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net Vaux0_1 [get_bd_intf_ports Vaux0] [get_bd_intf_pins xadc/Vaux0]
##   connect_bd_intf_net -intf_net Vaux1_1 [get_bd_intf_ports Vaux1] [get_bd_intf_pins xadc/Vaux1]
##   connect_bd_intf_net -intf_net Vaux8_1 [get_bd_intf_ports Vaux8] [get_bd_intf_pins xadc/Vaux8]
##   connect_bd_intf_net -intf_net Vaux9_1 [get_bd_intf_ports Vaux9] [get_bd_intf_pins xadc/Vaux9]
##   connect_bd_intf_net -intf_net Vp_Vn_1 [get_bd_intf_ports Vp_Vn] [get_bd_intf_pins xadc/Vp_Vn]
##   connect_bd_intf_net -intf_net axi_protocol_converter_0_M_AXI [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins xadc/s_axi_lite]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_ports M_AXI_GP0] [get_bd_intf_pins processing_system7/M_AXI_GP0]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP1 [get_bd_intf_pins axi_protocol_converter_0/S_AXI] [get_bd_intf_pins processing_system7/M_AXI_GP1]
##   connect_bd_intf_net -intf_net processing_system7_0_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_GPIO_0 [get_bd_intf_ports GPIO] [get_bd_intf_pins processing_system7/GPIO_0]
##   connect_bd_intf_net -intf_net processing_system7_SPI_0 [get_bd_intf_ports SPI0] [get_bd_intf_pins processing_system7/SPI_0]
## 
##   # Create port connections
##   connect_bd_net -net m_axi_gp0_aclk_1 [get_bd_ports M_AXI_GP0_ACLK] [get_bd_pins processing_system7/M_AXI_GP0_ACLK]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins proc_sys_reset/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset/peripheral_aresetn] [get_bd_pins xadc/s_axi_aresetn]
##   connect_bd_net -net processing_system7_0_fclk_clk0 [get_bd_ports FCLK_CLK0] [get_bd_pins processing_system7/FCLK_CLK0]
##   connect_bd_net -net processing_system7_0_fclk_clk1 [get_bd_ports FCLK_CLK1] [get_bd_pins processing_system7/FCLK_CLK1]
##   connect_bd_net -net processing_system7_0_fclk_clk2 [get_bd_ports FCLK_CLK2] [get_bd_pins processing_system7/FCLK_CLK2]
##   connect_bd_net -net processing_system7_0_fclk_clk3 [get_bd_ports FCLK_CLK3] [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins proc_sys_reset/slowest_sync_clk] [get_bd_pins processing_system7/FCLK_CLK3] [get_bd_pins processing_system7/M_AXI_GP1_ACLK] [get_bd_pins xadc/s_axi_aclk]
##   connect_bd_net -net processing_system7_0_fclk_reset0_n [get_bd_ports FCLK_RESET0_N] [get_bd_pins processing_system7/FCLK_RESET0_N]
##   connect_bd_net -net processing_system7_0_fclk_reset1_n [get_bd_ports FCLK_RESET1_N] [get_bd_pins processing_system7/FCLK_RESET1_N]
##   connect_bd_net -net processing_system7_0_fclk_reset2_n [get_bd_ports FCLK_RESET2_N] [get_bd_pins processing_system7/FCLK_RESET2_N]
##   connect_bd_net -net processing_system7_0_fclk_reset3_n [get_bd_ports FCLK_RESET3_N] [get_bd_pins proc_sys_reset/ext_reset_in] [get_bd_pins processing_system7/FCLK_RESET3_N]
##   connect_bd_net -net xadc_ip2intc_irpt [get_bd_pins processing_system7/IRQ_F2P] [get_bd_pins xadc/ip2intc_irpt]
##   connect_bd_net -net xlconstant_dout [get_bd_pins proc_sys_reset/aux_reset_in] [get_bd_pins xlconstant/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs M_AXI_GP0/Reg] SEG_system_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x83C00000 [get_bd_addr_spaces processing_system7/Data] [get_bd_addr_segs xadc/s_axi_lite/Reg] SEG_xadc_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [Device 21-403] Loading part xc7z010clg400-1
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1470.586 ; gain = 138.562 ; free physical = 115 ; free virtual = 3592
Wrote  : </home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/system.bd> 
# generate_target all [get_files    system.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : </home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1564.637 ; gain = 83.191 ; free physical = 134 ; free virtual = 3620
# write_hwdef -force       -file    $path_sdk/red_pitaya.hwdef
# add_files -quiet                  [glob -nocomplain ../../$path_rtl/*_pkg.sv]
# add_files -quiet                  [glob -nocomplain       $path_rtl/*_pkg.sv]
# add_files                         ../../$path_rtl
WARNING: [filemgmt 56-12] File '/home/jzsmith/git/RedPitaya/fpga/rtl/evn_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
# add_files                               $path_rtl
# read_xdc                          ../../$path_sdc/red_pitaya.xdc
# set gith [exec git log -1 --format="%H"]
# set_property generic "GITH=160'h$gith" [current_fileset]
# synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Starting synth_design
Using part: xc7z010clg400-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3864 
WARNING: [Synth 8-2135] illegal format specifier p for display [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_scope_tb.sv:182]
WARNING: [Synth 8-2135] illegal format specifier p for display [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_scope_tb.sv:183]
WARNING: [Synth 8-2135] illegal format specifier p for display [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_scope_tb.sv:184]
WARNING: [Synth 8-2490] overwriting previous definition of module red_pitaya_scope_tb [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_scope_tb.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.008 ; gain = 79.293 ; free physical = 116 ; free virtual = 3520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_top' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
	Parameter GITH bound to: 160'b0111101101100101111100000001000001111111100110000001010110110111111010100010100111110100110010001010001111010001010001001000010110111110111110011000000001000001 
	Parameter MNA bound to: 32'b00000000000000000000000000000010 
	Parameter MNG bound to: 32'b00000000000000000000000000000010 
	Parameter GDW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (0#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_stub' [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_stub' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_if' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-6157] synthesizing module 'gpio_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/gpio_if.sv:1]
	Parameter DW bound to: 32'b00000000000000000000000000011000 
INFO: [Synth 8-6155] done synthesizing module 'gpio_if' (1#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pll' [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pll' (4#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ps' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-6157] synthesizing module 'axi4_if' [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/axi4_if.sv:1]
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter LW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'axi4_if' (5#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_slave' [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:49]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:144]
INFO: [Synth 8-6155] done synthesizing module 'axi4_slave' (6#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/axi4_slave.sv:49]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_axi_protocol_converter_0_0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (7#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (8#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (9#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (10#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (11#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (12#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (12#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (13#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (14#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (15#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (15#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (15#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (16#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (17#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (17#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (17#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (17#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (18#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (19#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (20#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (21#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (22#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_protocol_converter_0_0' (23#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/synth/system_axi_protocol_converter_0_0.v:58]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' requires 59 connections, but only 57 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:434]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (24#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (25#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (26#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (27#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (28#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (29#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (30#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/synth/system_proc_sys_reset_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:492]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 24 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (31#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (32#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (33#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:528]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0' (34#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/synth/system_processing_system7_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7' of module 'system_processing_system7_0' requires 131 connections, but only 126 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:500]
INFO: [Synth 8-6157] synthesizing module 'system_xadc_0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:53]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_xadc' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:246]
	Parameter C_INSTANCE bound to: system_xadc_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:164]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_axi_lite_ipif' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_slave_attachment' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_address_decoder' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized0' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized1' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized1' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized2' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized2' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized3' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized3' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized4' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized4' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized5' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized5' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized6' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized6' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized7' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized7' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized8' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized8' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized9' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized9' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized10' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized10' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized11' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized11' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized12' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized12' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized13' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized13' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized14' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized14' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized15' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized15' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized16' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized16' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized17' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized17' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized18' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized18' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized19' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized19' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized20' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized20' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized21' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized21' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized22' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized22' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized23' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized23' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized24' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized24' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_pselect_f__parameterized25' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_pselect_f__parameterized25' (35#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_address_decoder' (36#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_slave_attachment' (37#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_lite_ipif' (38#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'system_xadc_0_xadc_core_drp' declared at '/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'system_xadc_0_xadc_core_drp' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:708]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_xadc_core_drp' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:194]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b1000000100000000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000100000000000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:977]
WARNING: [Synth 8-6014] Unused sequential element convst_reg_input_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_xadc_core_drp' (39#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd:194]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_soft_reset' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_soft_reset' (40#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0_interrupt_control' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_interrupt_control' (41#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0_axi_xadc' (42#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd:246]
INFO: [Synth 8-6155] done synthesizing module 'system_xadc_0' (43#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.v:53]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 42 connections, but only 30 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:627]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (44#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0' (45#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xlconstant_0/synth/system_xlconstant_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system' (46#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ps' (47#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-6157] synthesizing module 'sys_bus_interconnect' [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_interconnect.sv:7]
	Parameter SN bound to: 32'b00000000000000000000000000001000 
	Parameter SW bound to: 32'b00000000000000000000000000010100 
	Parameter SL bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'sys_bus_interconnect' (48#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_ams' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_ams' (49#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pwm' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pwm.sv:13]
	Parameter CCW bound to: 32'b00000000000000000000000000011000 
	Parameter FULL bound to: 8'b10011100 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pwm' (50#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pwm.sv:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30653]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (51#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30653]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_id' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_id.v:24]
	Parameter DWL bound to: 8 - type: integer 
	Parameter DWE bound to: 8 - type: integer 
	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (52#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_id' (53#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (54#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_scope' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_scope.v:50]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_dfilt1' [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:66]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_dfilt1' (55#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axi_wr_fifo' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/axi_wr_fifo.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FW bound to: 8 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_wr_fifo' (56#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/axi_wr_fifo.v:13]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_scope' (57#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_scope.v:50]
WARNING: [Synth 8-350] instance 'i_scope' of module 'red_pitaya_scope' requires 33 connections, but only 13 given [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:403]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg.v:51]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_asg_ch' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg_ch' (58#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_asg' (59#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg.v:51]
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid.v:52]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'red_pitaya_pid_block' [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:49]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pid_block' (60#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:49]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_pid' (61#1) [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'red_pitaya_top' (62#1) [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.clk
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.rstn
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wen
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.ren
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[0]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[0]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[19]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[18]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[17]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[16]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[15]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[14]
WARNING: [Synth 8-3331] design red_pitaya_asg_ch has unconnected port set_once_i
WARNING: [Synth 8-3331] design red_pitaya_asg has unconnected port sys_addr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1831.758 ; gain = 267.043 ; free physical = 279 ; free virtual = 3491
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_werr_i to constant 0 [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:403]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_wrdy_i to constant 0 [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:403]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_werr_i to constant 0 [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:403]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_wrdy_i to constant 0 [/home/jzsmith/git/RedPitaya/fpga/prj/classic/rtl/red_pitaya_top.sv:403]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1831.758 ; gain = 267.043 ; free physical = 295 ; free virtual = 3506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1831.758 ; gain = 267.043 ; free physical = 295 ; free virtual = 3506
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  FDR => FDRE: 12 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1924.770 ; gain = 0.000 ; free physical = 143 ; free virtual = 3374
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1924.770 ; gain = 360.055 ; free physical = 253 ; free virtual = 3485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1924.770 ; gain = 360.055 ; free physical = 253 ; free virtual = 3485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ps/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xlconstant. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/proc_sys_reset/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/processing_system7/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xadc/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1924.770 ; gain = 360.055 ; free physical = 255 ; free virtual = 3487
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_xadc_0_slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dac_a_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_b_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_c_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_d_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp1_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:70]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/axi_wr_fifo.v:216]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/axi_wr_fifo.v:145]
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
INFO: [Synth 8-5546] ROM "set_a_amp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_ofs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_ncyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_rnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_rdly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_amp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_ofs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_ncyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_rnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_rdly" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-5546] ROM "set_11_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_irst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_xadc_0_slave_attachment'
INFO: [Synth 8-6430] The Block RAM dac_buf_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1924.770 ; gain = 360.055 ; free physical = 241 ; free virtual = 3474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     49 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 6     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 14    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---XORs : 
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               57 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 42    
	               30 Bit    Registers := 10    
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 8     
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 59    
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 260   
+---RAMs : 
	             224K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 38    
	  36 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 4     
	   4 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 32    
	   8 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 35    
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 224   
	   3 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               14 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
Module axi4_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module system_xadc_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module system_xadc_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module system_xadc_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module system_xadc_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module system_xadc_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module system_xadc_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module system_xadc_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
Module red_pitaya_ams 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module red_pitaya_dfilt1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     49 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module axi_wr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module red_pitaya_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 23    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  36 Input     32 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	  36 Input      1 Bit        Muxes := 1     
Module red_pitaya_asg_ch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             224K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module red_pitaya_asg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  20 Input      1 Bit        Muxes := 1     
Module red_pitaya_pid_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
Module red_pitaya_pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 18    
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
Module red_pitaya_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dac_a_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_b_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_c_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_d_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp1_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:70]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:92]
DSP Report: Generating DSP aa_mult, operation Mode is: A2*B.
DSP Report: register r3_reg_dsp1_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP bb_mult, operation Mode is: A*B.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP pp_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp1_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:70]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/red_pitaya_dfilt1.sv:92]
DSP Report: Generating DSP aa_mult, operation Mode is: A2*B.
DSP Report: register r3_reg_dsp1_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP bb_mult, operation Mode is: A*B.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP pp_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element int_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
DSP Report: Generating DSP int_sum, operation Mode is: C'+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register int_reg_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element int_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
DSP Report: Generating DSP int_sum, operation Mode is: C'+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register int_reg_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element int_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
DSP Report: Generating DSP int_sum, operation Mode is: C'+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register int_reg_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element int_reg_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [/home/jzsmith/git/RedPitaya/fpga/rtl/classic/red_pitaya_pid_block.v:79]
DSP Report: Generating DSP int_sum, operation Mode is: C'+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register int_reg_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_p_o[1] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_n_o[1] driven by constant 0
INFO: [Synth 8-6430] The Block RAM dac_buf_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_wr_fifo:/axi_wfixed_o_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_wr_fifo:/\axi_wsel_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_scope/\set_b_axi_trig_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_scope/\set_a_axi_trig_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_b_rpnt_rd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/axi_slave_gp0/\axi\.RRESP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/axi_slave_gp0/\axi\.BRESP_reg[0] )
WARNING: [Synth 8-3332] Sequential element (axi\.BRESP_reg[0]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (axi\.RRESP_reg[0]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[31]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[30]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[29]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[28]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[27]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[26]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[25]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[24]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (wr_awaddr_reg[23]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[31]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[30]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[29]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[28]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[27]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[26]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[25]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[24]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (rd_araddr_reg[23]) is unused and will be removed from module axi4_slave.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[31]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[30]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[29]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[28]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[27]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[26]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[25]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[24]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_id.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[17]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[16]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[15]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[14]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[13]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[12]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[11]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[10]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[9]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[8]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[7]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[6]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[5]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[4]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[3]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[2]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[1]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r01_reg_reg[0]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[9]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[8]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[7]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[6]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[5]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[4]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[3]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[2]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[1]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r1_reg_reg[0]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[22]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[21]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[20]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[19]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[18]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[17]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[16]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (r3_reg_dsp3_reg[15]) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[7]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[6]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[5]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[4]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[3]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[2]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[1]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pt_reg_rep[0]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[7]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[6]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[5]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[4]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[3]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[2]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[1]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wsel_o_reg[0]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wlen_o_reg[3]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wlen_o_reg[2]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wlen_o_reg[1]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wlen_o_reg[0]) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (axi_wfixed_o_reg) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (stat_overflow_o_reg) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (stat_write_data_o_reg) is unused and will be removed from module axi_wr_fifo.
WARNING: [Synth 8-3332] Sequential element (set_a_axi_trig_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (set_b_axi_trig_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[63]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[62]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[61]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[60]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[59]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[58]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[57]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (axi_a_dat_reg[56]) is unused and will be removed from module red_pitaya_scope.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/axi_protocol_converter_0/inst/\gen_axilite.gen_b2s_conv.axilite_b2s /\WR.aw_channel_0 /\s_awlen_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/axi_protocol_converter_0/inst/\gen_axilite.gen_b2s_conv.axilite_b2s /\WR.aw_channel_0 /\s_awlen_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/axi_protocol_converter_0/inst/\gen_axilite.gen_b2s_conv.axilite_b2s /\WR.aw_channel_0 /\s_awlen_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/axi_protocol_converter_0/inst/\gen_axilite.gen_b2s_conv.axilite_b2s /\WR.aw_channel_0 /\s_awlen_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/xadc/inst/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/xadc/inst/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/system_i/xadc/inst/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 1924.770 ; gain = 360.055 ; free physical = 197 ; free virtual = 3442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|red_pitaya_scope:  | adc_a_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_scope:  | adc_b_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_dfilt1    | A2*B        | 23     | 18     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B         | 25     | 14     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B2        | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B2        | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A2*B        | 23     | 18     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B         | 25     | 14     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B2        | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1    | A*B2        | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_asg_ch    | (A*B'')'    | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_asg_ch    | (A*B'')'    | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block | C'+(A2*B)'  | 15     | 14     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | C'+(A2*B)'  | 15     | 14     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | C'+(A2*B)'  | 15     | 14     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | C'+(A2*B)'  | 15     | 14     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_pid_block | A2*B        | 15     | 14     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_105/adc_a_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/i_106/adc_b_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/i_19/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/i_19/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:35 . Memory (MB): peak = 2060.770 ; gain = 496.055 ; free physical = 121 ; free virtual = 3116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:38 . Memory (MB): peak = 2096.793 ; gain = 532.078 ; free physical = 113 ; free virtual = 3088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|red_pitaya_scope:  | adc_a_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_scope:  | adc_b_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2120.816 ; gain = 556.102 ; free physical = 144 ; free virtual = 3080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 38 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 16 to 7 by creating 2 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2120.816 ; gain = 556.102 ; free physical = 137 ; free virtual = 3073
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2120.816 ; gain = 556.102 ; free physical = 137 ; free virtual = 3073
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 2120.816 ; gain = 556.102 ; free physical = 137 ; free virtual = 3073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_scope | adc_rval_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    14|
|3     |CARRY4     |   493|
|4     |DNA_PORT   |     1|
|5     |DSP48E1    |     2|
|6     |DSP48E1_1  |     2|
|7     |DSP48E1_2  |     4|
|8     |DSP48E1_4  |     4|
|9     |DSP48E1_5  |     8|
|10    |DSP48E1_6  |     2|
|11    |LUT1       |   488|
|12    |LUT2       |  1026|
|13    |LUT3       |  1036|
|14    |LUT4       |   883|
|15    |LUT5       |   876|
|16    |LUT6       |  1214|
|17    |MUXF7      |    86|
|18    |ODDR       |    18|
|19    |PLLE2_ADV  |     1|
|20    |PS7        |     1|
|21    |RAMB36E1   |    14|
|22    |RAMB36E1_1 |    14|
|23    |SRL16      |     1|
|24    |SRL16E     |    19|
|25    |SRLC32E    |    47|
|26    |XADC       |     1|
|27    |FDR        |     8|
|28    |FDRE       |  4473|
|29    |FDSE       |   244|
|30    |IBUF       |    36|
|31    |IBUFDS     |     1|
|32    |IOBUF      |    24|
|33    |OBUF       |    27|
|34    |OBUFT      |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                         |Module                                                         |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                              |                                                               | 11200|
|2     |  pll                                                                            |red_pitaya_pll                                                 |     2|
|3     |  ps                                                                             |red_pitaya_ps                                                  |  2195|
|4     |    axi_slave_gp0                                                                |axi4_slave                                                     |   208|
|5     |    system_i                                                                     |system                                                         |  1983|
|6     |      axi_protocol_converter_0                                                   |system_axi_protocol_converter_0_0                              |  1203|
|7     |        inst                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter          |  1203|
|8     |          \gen_axilite.gen_b2s_conv.axilite_b2s                                  |axi_protocol_converter_v2_1_17_b2s                             |  1203|
|9     |            \WR.aw_channel_0                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel                  |   236|
|10    |              cmd_translator_0                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator__1           |   211|
|11    |                incr_cmd_0                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd__1                 |    81|
|12    |                wrap_cmd_0                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1                 |   111|
|13    |              aw_cmd_fsm_0                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                  |     8|
|14    |            \WR.b_channel_0                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel                   |    66|
|15    |              bid_fifo_0                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo                 |    26|
|16    |              bresp_fifo_0                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 |     7|
|17    |            \RD.ar_channel_0                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel                  |   234|
|18    |              cmd_translator_0                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator              |   211|
|19    |                incr_cmd_0                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd                    |    81|
|20    |                wrap_cmd_0                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                    |   111|
|21    |              ar_cmd_fsm_0                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                  |     8|
|22    |            \RD.r_channel_0                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel                   |   123|
|23    |              rd_data_fifo_0                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 |    68|
|24    |              transaction_fifo_0                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 |    36|
|25    |            SI_REG                                                               |axi_register_slice_v2_1_17_axi_register_slice                  |   542|
|26    |              \aw.aw_pipe                                                        |axi_register_slice_v2_1_17_axic_register_slice__1              |   172|
|27    |              \b.b_pipe                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1 |    49|
|28    |              \ar.ar_pipe                                                        |axi_register_slice_v2_1_17_axic_register_slice                 |   172|
|29    |              \r.r_pipe                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2 |   148|
|30    |      proc_sys_reset                                                             |system_proc_sys_reset_0                                        |    66|
|31    |        U0                                                                       |proc_sys_reset                                                 |    66|
|32    |          EXT_LPF                                                                |lpf                                                            |    19|
|33    |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                           |cdc_sync__1                                                    |     4|
|34    |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                           |cdc_sync                                                       |     4|
|35    |          SEQ                                                                    |sequence_psr                                                   |    40|
|36    |            SEQ_COUNTER                                                          |upcnt_n                                                        |    13|
|37    |      processing_system7                                                         |system_processing_system7_0                                    |   207|
|38    |        inst                                                                     |processing_system7_v5_5_processing_system7                     |   207|
|39    |      xadc                                                                       |system_xadc_0                                                  |   507|
|40    |        inst                                                                     |system_xadc_0_axi_xadc                                         |   507|
|41    |          AXI_LITE_IPIF_I                                                        |system_xadc_0_axi_lite_ipif                                    |   175|
|42    |            I_SLAVE_ATTACHMENT                                                   |system_xadc_0_slave_attachment                                 |   175|
|43    |              I_DECODER                                                          |system_xadc_0_address_decoder                                  |   105|
|44    |                \MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                 |system_xadc_0_pselect_f                                        |     1|
|45    |                \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                 |system_xadc_0_pselect_f__parameterized8                        |     1|
|46    |                \MEM_DECODE_GEN[2].GEN_FOR_MULTI_CS.MEM_SELECT_I                 |system_xadc_0_pselect_f__parameterized25                       |     1|
|47    |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized0                        |     1|
|48    |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized1                        |     1|
|49    |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized2                        |     1|
|50    |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized3                        |     1|
|51    |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized4                        |     1|
|52    |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized5                        |     1|
|53    |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized6                        |     1|
|54    |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized7                        |     1|
|55    |                \MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized9                        |     1|
|56    |                \MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized10                       |     1|
|57    |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized11                       |     1|
|58    |                \MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized12                       |     1|
|59    |                \MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized13                       |     1|
|60    |                \MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized14                       |     1|
|61    |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized15                       |     1|
|62    |                \MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized16                       |     1|
|63    |                \MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized17                       |     1|
|64    |                \MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I   |system_xadc_0_pselect_f__parameterized18                       |     1|
|65    |                \MEM_DECODE_GEN[1].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized19                       |     1|
|66    |                \MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized20                       |     1|
|67    |                \MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized21                       |     1|
|68    |                \MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized22                       |     1|
|69    |                \MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized23                       |     1|
|70    |                \MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I  |system_xadc_0_pselect_f__parameterized24                       |     1|
|71    |          AXI_XADC_CORE_I                                                        |system_xadc_0_xadc_core_drp                                    |    99|
|72    |          SOFT_RESET_I                                                           |system_xadc_0_soft_reset                                       |    41|
|73    |          \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                  |system_xadc_0_interrupt_control                                |   124|
|74    |      xlconstant                                                                 |system_xlconstant_0                                            |     0|
|75    |  sys_bus_interconnect                                                           |sys_bus_interconnect                                           |    93|
|76    |  i_ams                                                                          |red_pitaya_ams                                                 |   164|
|77    |  i_id                                                                           |red_pitaya_id                                                  |   156|
|78    |  i_scope                                                                        |red_pitaya_scope                                               |  4349|
|79    |    i_dfilt1_cha                                                                 |red_pitaya_dfilt1__1                                           |   369|
|80    |    i_dfilt1_chb                                                                 |red_pitaya_dfilt1                                              |   369|
|81    |    i_wr0                                                                        |axi_wr_fifo__1                                                 |   457|
|82    |    i_wr1                                                                        |axi_wr_fifo                                                    |   457|
|83    |  i_asg                                                                          |red_pitaya_asg                                                 |  2148|
|84    |    \ch[1]                                                                       |red_pitaya_asg_ch__1                                           |   683|
|85    |    \ch[0]                                                                       |red_pitaya_asg_ch                                              |   682|
|86    |  i_pid                                                                          |red_pitaya_pid                                                 |  1412|
|87    |    i_pid11                                                                      |red_pitaya_pid_block__1                                        |   238|
|88    |    i_pid21                                                                      |red_pitaya_pid_block__2                                        |   238|
|89    |    i_pid12                                                                      |red_pitaya_pid_block__3                                        |   238|
|90    |    i_pid22                                                                      |red_pitaya_pid_block                                           |   238|
|91    |  \pwm[3]                                                                        |red_pitaya_pwm__1                                              |   106|
|92    |  \pwm[2]                                                                        |red_pitaya_pwm__2                                              |   106|
|93    |  \pwm[1]                                                                        |red_pitaya_pwm__3                                              |   106|
|94    |  \pwm[0]                                                                        |red_pitaya_pwm                                                 |   106|
+------+---------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 2120.816 ; gain = 556.102 ; free physical = 137 ; free virtual = 3073
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1023 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 2120.816 ; gain = 463.090 ; free physical = 206 ; free virtual = 3142
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 2120.824 ; gain = 556.102 ; free physical = 206 ; free virtual = 3142
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 719 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/prj/classic/.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
INFO: [Timing 38-2] Deriving generated clocks [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2487.008 ; gain = 366.184 ; free physical = 115 ; free virtual = 2801
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:218]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jzsmith/git/RedPitaya/fpga/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
628 Infos, 293 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:07 . Memory (MB): peak = 2487.047 ; gain = 922.410 ; free physical = 385 ; free virtual = 3053
# write_checkpoint         -force   $path_out/post_synth
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2487.047 ; gain = 0.000 ; free physical = 364 ; free virtual = 3055
INFO: [Common 17-1381] The checkpoint '/home/jzsmith/git/RedPitaya/fpga/prj/classic/out/post_synth.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_power             -file    $path_out/post_synth_power.rpt
Command: report_power -file out/post_synth_power.rpt
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 348 ; free virtual = 3036

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14a478e34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 348 ; free virtual = 3037

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c46b7fb2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 361 ; free virtual = 3050
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f25d1836

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 361 ; free virtual = 3051
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 56 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ee9c286a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 361 ; free virtual = 3051
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 197 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ee9c286a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 361 ; free virtual = 3051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e41fb617

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 360 ; free virtual = 3051
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e41fb617

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 360 ; free virtual = 3051
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 360 ; free virtual = 3051
Ending Logic Optimization Task | Checksum: 1e41fb617

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.027 ; gain = 0.000 ; free physical = 360 ; free virtual = 3051

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.597 | TNS=-275.815 |
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 14 Total Ports: 56
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 232d58bed

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 347 ; free virtual = 3043
Ending Power Optimization Task | Checksum: 232d58bed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.031 ; gain = 72.004 ; free physical = 353 ; free virtual = 3049

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c96cd1b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 355 ; free virtual = 3051
Ending Final Cleanup Task | Checksum: 1c96cd1b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 355 ; free virtual = 3051
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.031 ; gain = 72.004 ; free physical = 355 ; free virtual = 3051
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1c96cd1b9
INFO: [Pwropt 34-50] Optimizing power for module red_pitaya_top ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
INFO: [Pwropt 34-54] Flop output of ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11] does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11] does not fanout to any other flop but itself
Pre-processing: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 241 ; free virtual = 2944
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 201 ; free virtual = 2904
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.597 | TNS=-275.815 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 196 ; free virtual = 2899
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 187 ; free virtual = 2890
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 185 ; free virtual = 2888

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 323 ; free virtual = 3026


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design red_pitaya_top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 190 accepted clusters 190

Number of Slice Registers augmented: 126 newly gated: 268 Total: 4608
Number of SRLs augmented: 0  newly gated: 0 Total: 53
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 56
Number of Flops added for Enable Generation: 0

Flops dropped: 2/536 RAMS dropped: 0/0 Clusters dropped: 2/190 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1cda61ef4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 305 ; free virtual = 3015
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1cda61ef4
Power optimization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 320 ; free virtual = 3029
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -13275024 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f963cda7

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 332 ; free virtual = 3042
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1f963cda7

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 332 ; free virtual = 3042
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 2099b3cab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 328 ; free virtual = 3038
INFO: [Opt 31-389] Phase Remap created 485 cells and removed 529 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1fbde5f28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 329 ; free virtual = 3042
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 10e256584

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 328 ; free virtual = 3042
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 328 ; free virtual = 3042
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 324 ; free virtual = 3041
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8722058

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 324 ; free virtual = 3041
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 325 ; free virtual = 3042

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cd56d4fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 311 ; free virtual = 3033

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 148308588

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 302 ; free virtual = 3027

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 148308588

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 302 ; free virtual = 3027
Phase 1 Placer Initialization | Checksum: 148308588

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 302 ; free virtual = 3027

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a7bb1eb9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 298 ; free virtual = 3023

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 295 ; free virtual = 3024

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 182f32e4a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 295 ; free virtual = 3024
Phase 2 Global Placement | Checksum: 1b51d1986

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 297 ; free virtual = 3026

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b51d1986

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 297 ; free virtual = 3026

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b5accbd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 296 ; free virtual = 3025

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f769421b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 296 ; free virtual = 3025

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 146986e6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 296 ; free virtual = 3025

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 146986e6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 296 ; free virtual = 3025

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 197d8fd9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 258 ; free virtual = 3013

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 80088d64

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 250 ; free virtual = 3007

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d049b37d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d049b37d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 945ba871

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 248 ; free virtual = 3007
Phase 3 Detail Placement | Checksum: 945ba871

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 248 ; free virtual = 3007

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1353c9009

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1353c9009

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 243 ; free virtual = 3001
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.525. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fc3a8bf1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007
Phase 4.1 Post Commit Optimization | Checksum: 1fc3a8bf1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc3a8bf1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fc3a8bf1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c08b719b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c08b719b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3007
Ending Placer Task | Checksum: d5f03497

Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 255 ; free virtual = 3014
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 255 ; free virtual = 3014
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 254 ; free virtual = 3013

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.525 | TNS=-165.593 |
Phase 1 Physical Synthesis Initialization | Checksum: 6b535d64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3008
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.525 | TNS=-165.593 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 6b535d64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 249 ; free virtual = 3008

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 51 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[3].  Did not re-place instance i_scope/set_a_filt_aa_reg[3]
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_reg_dsp1[21].  Did not re-place instance i_scope/i_dfilt1_cha/aa_mult_i_2
INFO: [Physopt 32-663] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[0].  Re-placed instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_35
INFO: [Physopt 32-663] Processed net i_scope/set_a_filt_aa_reg_n_0_[5].  Re-placed instance i_scope/set_a_filt_aa_reg[5]
INFO: [Physopt 32-663] Processed net i_scope/set_a_filt_aa_reg_n_0_[14].  Re-placed instance i_scope/set_a_filt_aa_reg[14]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[1].  Did not re-place instance i_scope/set_a_filt_aa_reg[1]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[2].  Did not re-place instance i_scope/set_a_filt_aa_reg[2]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[0].  Did not re-place instance i_scope/set_a_filt_aa_reg[0]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[11].  Did not re-place instance i_scope/set_a_filt_aa_reg[11]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[7].  Did not re-place instance i_scope/set_a_filt_aa_reg[7]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[4].  Did not re-place instance i_scope/set_a_filt_aa_reg[4]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[6].  Did not re-place instance i_scope/set_a_filt_aa_reg[6]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[9].  Did not re-place instance i_scope/set_a_filt_aa_reg[9]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[10].  Did not re-place instance i_scope/set_a_filt_aa_reg[10]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[8].  Did not re-place instance i_scope/set_a_filt_aa_reg[8]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[15].  Did not re-place instance i_scope/set_a_filt_aa_reg[15]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[12].  Did not re-place instance i_scope/set_a_filt_aa_reg[12]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[13].  Did not re-place instance i_scope/set_a_filt_aa_reg[13]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[16].  Did not re-place instance i_scope/set_a_filt_aa_reg[16]
INFO: [Physopt 32-662] Processed net i_scope/set_a_filt_aa_reg_n_0_[17].  Did not re-place instance i_scope/set_a_filt_aa_reg[17]
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_reg_dsp1[22].  Did not re-place instance i_scope/i_dfilt1_cha/aa_mult_i_1
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[1].  Did not re-place instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_39
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[2].  Did not re-place instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_38
INFO: [Physopt 32-663] Processed net i_scope/set_b_filt_aa_reg_n_0_[12].  Re-placed instance i_scope/set_b_filt_aa_reg[12]
INFO: [Physopt 32-663] Processed net i_scope/set_b_filt_aa_reg_n_0_[13].  Re-placed instance i_scope/set_b_filt_aa_reg[13]
INFO: [Physopt 32-663] Processed net i_scope/set_b_filt_aa_reg_n_0_[16].  Re-placed instance i_scope/set_b_filt_aa_reg[16]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[17].  Did not re-place instance i_scope/set_b_filt_aa_reg[17]
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_reg_dsp1[21].  Did not re-place instance i_scope/i_dfilt1_chb/aa_mult_i_2
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_sum10_in[2].  Did not re-place instance i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_38
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_sum10_in[0].  Did not re-place instance i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_35
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_reg_dsp1[22].  Did not re-place instance i_scope/i_dfilt1_chb/aa_mult_i_1
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[0].  Did not re-place instance i_scope/set_b_filt_aa_reg[0]
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[5].  Did not re-place instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_34
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[7].  Did not re-place instance i_scope/set_b_filt_aa_reg[7]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[10].  Did not re-place instance i_scope/set_b_filt_aa_reg[10]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[11].  Did not re-place instance i_scope/set_b_filt_aa_reg[11]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[2].  Did not re-place instance i_scope/set_b_filt_aa_reg[2]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[5].  Did not re-place instance i_scope/set_b_filt_aa_reg[5]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[1].  Did not re-place instance i_scope/set_b_filt_aa_reg[1]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[3].  Did not re-place instance i_scope/set_b_filt_aa_reg[3]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[4].  Did not re-place instance i_scope/set_b_filt_aa_reg[4]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[6].  Did not re-place instance i_scope/set_b_filt_aa_reg[6]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[8].  Did not re-place instance i_scope/set_b_filt_aa_reg[8]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[9].  Did not re-place instance i_scope/set_b_filt_aa_reg[9]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[14].  Did not re-place instance i_scope/set_b_filt_aa_reg[14]
INFO: [Physopt 32-662] Processed net i_scope/set_b_filt_aa_reg_n_0_[15].  Did not re-place instance i_scope/set_b_filt_aa_reg[15]
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[6].  Did not re-place instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_33
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_reg_dsp1[20].  Did not re-place instance i_scope/i_dfilt1_cha/aa_mult_i_3
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_8_n_0.  Did not re-place instance i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_8
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_cha/r3_sum10_in[4].  Did not re-place instance i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_36
INFO: [Physopt 32-662] Processed net i_scope/i_dfilt1_chb/r3_sum10_in[6].  Did not re-place instance i_scope/i_dfilt1_chb/r3_reg_dsp2[3]_i_33
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-164.333 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 237 ; free virtual = 3008
Phase 3 Placement Based Optimization | Checksum: 311c302b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 237 ; free virtual = 3008

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 237 ; free virtual = 3008
Phase 4 Rewire | Checksum: 311c302b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 237 ; free virtual = 3008

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 38 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_scope/set_a_filt_aa_reg_n_0_[10]. Replicated 1 times.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_a_filt_aa_reg_n_0_[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_scope/set_a_filt_aa_reg_n_0_[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net i_scope/i_dfilt1_cha/r3_reg_dsp1[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_scope/set_b_filt_aa_reg_n_0_[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net i_scope/i_dfilt1_chb/r3_reg_dsp1[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_scope/set_b_filt_aa_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_scope/set_b_filt_aa_reg_n_0_[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_scope/set_b_filt_aa_reg_n_0_[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-163.986 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 236 ; free virtual = 3008
Phase 5 Critical Cell Optimization | Checksum: 9774a7ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 236 ; free virtual = 3008

Phase 6 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell i_scope/i_dfilt1_cha/aa_mult. No change.
INFO: [Physopt 32-666] Processed cell i_scope/i_dfilt1_chb/aa_mult. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007
Phase 6 DSP Register Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 15 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 37 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-162.766 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007
Phase 10 Critical Pin Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1589d6272

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.497 | TNS=-162.766 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.028  |          1.260  |            0  |              0  |                     6  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.348  |            5  |              0  |                     5  |           0  |           1  |  00:00:05  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          1.220  |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.028  |          2.828  |            5  |              0  |                    14  |           0  |          11  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 106b76a85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 235 ; free virtual = 3007
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 239 ; free virtual = 3011
# write_checkpoint         -force   $path_out/post_place
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 214 ; free virtual = 3012
INFO: [Common 17-1381] The checkpoint '/home/jzsmith/git/RedPitaya/fpga/prj/classic/out/post_place.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 9d7ef4c9 ConstDB: 0 ShapeSum: 16e05013 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d170adb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 162 ; free virtual = 2939
Post Restoration Checksum: NetGraph: 89e524c1 NumContArr: 478b88ef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d170adb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 162 ; free virtual = 2940

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d170adb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 157 ; free virtual = 2936

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d170adb0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 157 ; free virtual = 2936
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19a6f6041

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 140 ; free virtual = 2920
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.619 | TNS=-159.416| WHS=-0.332 | THS=-75.327|

Phase 2 Router Initialization | Checksum: 1e95dc221

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 141 ; free virtual = 2921

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 178380a82

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 141 ; free virtual = 2921

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 999
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.708 | TNS=-376.493| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12e7a5fd4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.708 | TNS=-368.683| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18405f83a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2919
Phase 4 Rip-up And Reroute | Checksum: 18405f83a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2919

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fea2bbfb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.559 | TNS=-287.268| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12e0f82a1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e0f82a1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918
Phase 5 Delay and Skew Optimization | Checksum: 12e0f82a1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b44cd09f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.559 | TNS=-266.753| WHS=-2.164 | THS=-58.870|

Phase 6.1 Hold Fix Iter | Checksum: 222d72121

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918
Phase 6 Post Hold Fix | Checksum: 1bbc5e282

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.41118 %
  Global Horizontal Routing Utilization  = 8.3796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a3c6f166

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3c6f166

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 138 ; free virtual = 2918

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1610ff098

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 137 ; free virtual = 2918

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1843af77c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 137 ; free virtual = 2918
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.559 | TNS=-266.753| WHS=-2.164 | THS=-58.870|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1843af77c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 137 ; free virtual = 2918
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 150 ; free virtual = 2931

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 150 ; free virtual = 2931
# write_checkpoint         -force   $path_out/post_route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2599.031 ; gain = 0.000 ; free physical = 121 ; free virtual = 2929
INFO: [Common 17-1381] The checkpoint '/home/jzsmith/git/RedPitaya/fpga/prj/classic/out/post_route.dcp' has been generated.
# report_timing_summary    -file    $path_out/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_timing            -file    $path_out/post_route_timing.rpt -sort_by group -max_paths 100 -path_type summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file    $path_out/clock_util.rpt
# report_utilization       -file    $path_out/post_route_util.rpt
report_utilization: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 2615.039 ; gain = 16.008 ; free physical = 138 ; free virtual = 2925
# report_power             -file    $path_out/post_route_power.rpt
Command: report_power -file out/post_route_power.rpt
INFO: [Power 33-23] Power model is not available for i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc               -file    $path_out/post_imp_drc.rpt
Command: report_drc -file out/post_imp_drc.rpt
INFO: [Coretcl 2-168] The results of DRC are in file /home/jzsmith/git/RedPitaya/fpga/prj/classic/out/post_imp_drc.rpt.
report_drc completed successfully
# report_io                -file    $path_out/post_imp_io.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2615.039 ; gain = 0.000 ; free physical = 132 ; free virtual = 2904
# xilinx::ultrafast::report_io_reg -verbose -file $path_out/post_route_iob.rpt

 Report file /home/jzsmith/git/RedPitaya/fpga/prj/classic/out/post_route_iob.rpt has been generated

# set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# write_bitstream -force            $path_out/red_pitaya.bit
Command: write_bitstream -force out/red_pitaya.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[0]/dac_mult_reg input i_asg/ch[0]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[1]/dac_mult_reg input i_asg/ch[1]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/int_sum input i_pid/i_pid11/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/kd_mult input i_pid/i_pid11/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/kp_mult input i_pid/i_pid11/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/int_sum input i_pid/i_pid12/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/kd_mult input i_pid/i_pid12/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/kp_mult input i_pid/i_pid12/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/int_sum input i_pid/i_pid21/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/kd_mult input i_pid/i_pid21/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/kp_mult input i_pid/i_pid21/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/int_sum input i_pid/i_pid22/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/kd_mult input i_pid/i_pid22/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/kp_mult input i_pid/i_pid22/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/aa_mult input i_scope/i_dfilt1_cha/aa_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/bb_mult input i_scope/i_dfilt1_cha/bb_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/bb_mult input i_scope/i_dfilt1_cha/bb_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/kk_mult input i_scope/i_dfilt1_cha/kk_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/pp_mult input i_scope/i_dfilt1_cha/pp_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/aa_mult input i_scope/i_dfilt1_chb/aa_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/bb_mult input i_scope/i_dfilt1_chb/bb_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/bb_mult input i_scope/i_dfilt1_chb/bb_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/kk_mult input i_scope/i_dfilt1_chb/kk_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/pp_mult input i_scope/i_dfilt1_chb/pp_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/aa_mult output i_scope/i_dfilt1_cha/aa_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/kk_mult output i_scope/i_dfilt1_cha/kk_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/pp_mult output i_scope/i_dfilt1_cha/pp_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/aa_mult output i_scope/i_dfilt1_chb/aa_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/kk_mult output i_scope/i_dfilt1_chb/kk_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/pp_mult output i_scope/i_dfilt1_chb/pp_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[0]/dac_mult_reg multiplier stage i_asg/ch[0]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[1]/dac_mult_reg multiplier stage i_asg/ch[1]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid11/kd_mult multiplier stage i_pid/i_pid11/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid11/kp_mult multiplier stage i_pid/i_pid11/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid12/kd_mult multiplier stage i_pid/i_pid12/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid12/kp_mult multiplier stage i_pid/i_pid12/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid21/kd_mult multiplier stage i_pid/i_pid21/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid21/kp_mult multiplier stage i_pid/i_pid21/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid22/kd_mult multiplier stage i_pid/i_pid22/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid22/kp_mult multiplier stage i_pid/i_pid22/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/aa_mult multiplier stage i_scope/i_dfilt1_cha/aa_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/bb_mult multiplier stage i_scope/i_dfilt1_cha/bb_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/kk_mult multiplier stage i_scope/i_dfilt1_cha/kk_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/pp_mult multiplier stage i_scope/i_dfilt1_cha/pp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/aa_mult multiplier stage i_scope/i_dfilt1_chb/aa_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/bb_mult multiplier stage i_scope/i_dfilt1_chb/bb_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/kk_mult multiplier stage i_scope/i_dfilt1_chb/kk_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/pp_mult multiplier stage i_scope/i_dfilt1_chb/pp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO exp_p_io[0] connects to flops which have these i_asg/ch[0]/clear, i_scope/clear, and i_asg/ch[1]/clear set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 61 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9143264 bits.
Writing bitstream out/red_pitaya.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 61 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2696.691 ; gain = 81.652 ; free physical = 414 ; free virtual = 2916
# write_bitstream -force -bin_file  $path_out/red_pitaya
Command: write_bitstream -force -bin_file out/red_pitaya
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[0]/dac_mult_reg input i_asg/ch[0]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_asg/ch[1]/dac_mult_reg input i_asg/ch[1]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/int_sum input i_pid/i_pid11/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/kd_mult input i_pid/i_pid11/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid11/kp_mult input i_pid/i_pid11/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/int_sum input i_pid/i_pid12/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/kd_mult input i_pid/i_pid12/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid12/kp_mult input i_pid/i_pid12/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/int_sum input i_pid/i_pid21/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/kd_mult input i_pid/i_pid21/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid21/kp_mult input i_pid/i_pid21/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/int_sum input i_pid/i_pid22/int_sum/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/kd_mult input i_pid/i_pid22/kd_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_pid/i_pid22/kp_mult input i_pid/i_pid22/kp_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/aa_mult input i_scope/i_dfilt1_cha/aa_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/bb_mult input i_scope/i_dfilt1_cha/bb_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/bb_mult input i_scope/i_dfilt1_cha/bb_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/kk_mult input i_scope/i_dfilt1_cha/kk_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_cha/pp_mult input i_scope/i_dfilt1_cha/pp_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/aa_mult input i_scope/i_dfilt1_chb/aa_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/bb_mult input i_scope/i_dfilt1_chb/bb_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/bb_mult input i_scope/i_dfilt1_chb/bb_mult/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/kk_mult input i_scope/i_dfilt1_chb/kk_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_scope/i_dfilt1_chb/pp_mult input i_scope/i_dfilt1_chb/pp_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid11/int_sum output i_pid/i_pid11/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid12/int_sum output i_pid/i_pid12/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid21/int_sum output i_pid/i_pid21/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_pid/i_pid22/int_sum output i_pid/i_pid22/int_sum/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/aa_mult output i_scope/i_dfilt1_cha/aa_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/kk_mult output i_scope/i_dfilt1_cha/kk_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_cha/pp_mult output i_scope/i_dfilt1_cha/pp_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/aa_mult output i_scope/i_dfilt1_chb/aa_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/kk_mult output i_scope/i_dfilt1_chb/kk_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_scope/i_dfilt1_chb/pp_mult output i_scope/i_dfilt1_chb/pp_mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[0]/dac_mult_reg multiplier stage i_asg/ch[0]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_asg/ch[1]/dac_mult_reg multiplier stage i_asg/ch[1]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid11/kd_mult multiplier stage i_pid/i_pid11/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid11/kp_mult multiplier stage i_pid/i_pid11/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid12/kd_mult multiplier stage i_pid/i_pid12/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid12/kp_mult multiplier stage i_pid/i_pid12/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid21/kd_mult multiplier stage i_pid/i_pid21/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid21/kp_mult multiplier stage i_pid/i_pid21/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid22/kd_mult multiplier stage i_pid/i_pid22/kd_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_pid/i_pid22/kp_mult multiplier stage i_pid/i_pid22/kp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/aa_mult multiplier stage i_scope/i_dfilt1_cha/aa_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/bb_mult multiplier stage i_scope/i_dfilt1_cha/bb_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/kk_mult multiplier stage i_scope/i_dfilt1_cha/kk_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_cha/pp_mult multiplier stage i_scope/i_dfilt1_cha/pp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/aa_mult multiplier stage i_scope/i_dfilt1_chb/aa_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/bb_mult multiplier stage i_scope/i_dfilt1_chb/bb_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/kk_mult multiplier stage i_scope/i_dfilt1_chb/kk_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_scope/i_dfilt1_chb/pp_mult multiplier stage i_scope/i_dfilt1_chb/pp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO exp_p_io[0] connects to flops which have these i_asg/ch[0]/clear, i_scope/clear, and i_asg/ch[1]/clear set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 61 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9143264 bits.
Writing bitstream out/red_pitaya.bit...
Writing bitstream out/red_pitaya.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 61 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.773 ; gain = 0.082 ; free physical = 431 ; free virtual = 2912
# write_sysdef -force      -hwdef   $path_sdk/red_pitaya.hwdef \
#                          -bitfile $path_out/red_pitaya.bit \
#                          -file    $path_sdk/red_pitaya.sysdef
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 09:43:52 2018...
