Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 908fd2dd996940a298acfca8faf25c9d --debug typical --relax -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_PPU_TEST_behav xil_defaultlib.CPU_PPU_TEST xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addra [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port dinb [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:322]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:323]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv" Line 2. Module PPU_BG_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv" Line 3. Module PPU_SPRITE_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv" Line 2. Module PPU_MAIN_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv" Line 2. Module PPU_BG_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv" Line 3. Module PPU_SPRITE_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv" Line 2. Module PPU_MAIN_FSM doesn't have a timescale but at least one module in design has a timescale.
INFO: [XSIM 43-4009] "valid", written at line 69 in file "C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/vga.sv", has also been read in this always_comb/always_latch block and is not added to the sensitivity list.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divide_16
Compiling module xil_defaultlib.auto_add(W=9)
Compiling module xil_defaultlib.DMA
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_regs_fwd_v8_2(C_DATA...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.OAM
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.Palette
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.VRAM
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.PPU_BG_FSM
Compiling module xil_defaultlib.PPU_SPRITE_FSM
Compiling module xil_defaultlib.counter(W=32)
Compiling module xil_defaultlib.PPU_MAIN_FSM
Compiling module xil_defaultlib.selectLowBit
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.VROM
Compiling module xil_defaultlib.auto_add
Compiling module xil_defaultlib.PPU_LOW_BITS
Compiling module xil_defaultlib.PPU
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.COLOR_TABLE
Compiling module xil_defaultlib.selectData
Compiling module xil_defaultlib.saveData
Compiling module xil_defaultlib.MY_SCAN_LINE_BUF
Compiling module xil_defaultlib.set_reset
Compiling module xil_defaultlib.createH
Compiling module xil_defaultlib.createV
Compiling module xil_defaultlib.createHV
Compiling module xil_defaultlib.vga_sig
Compiling module xil_defaultlib.INS_DECODER
Compiling module xil_defaultlib.NMI_PULSE
Compiling module xil_defaultlib.MAIN_LOOP_FSM
Compiling module xil_defaultlib.ADDR_FSM
Compiling module xil_defaultlib.CPU6502
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.PRAM
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.PROM
Compiling module xil_defaultlib.CPU_PPU_TEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot CPU_PPU_TEST_behav
