#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jun 19 19:32:58 2018
# Process ID: 3388
# Current directory: C:/Users/shzhang/Desktop/frame-compression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6652 C:\Users\shzhang\Desktop\frame-compression\frame-compression.xpr
# Log file: C:/Users/shzhang/Desktop/frame-compression/vivado.log
# Journal file: C:/Users/shzhang/Desktop/frame-compression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shzhang/Desktop/frame-compression/frame-compression.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 779.004 ; gain = 102.043
update_compile_order -fileset sources_1
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v w ]
add_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] axi_bram_ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] axi_bram_ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] axi_bram_ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] axi_bram_ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] axi_bram_ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] axi_bram_ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_ips Residual_BRAM]
generate_target all [get_files  C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Residual_BRAM'...
export_ip_user_files -of_objects [get_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -no_script -force -quiet
reset_run Residual_BRAM_synth_1
launch_run -jobs 2 Residual_BRAM_synth_1
[Tue Jun 19 20:19:56 2018] Launched Residual_BRAM_synth_1...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -directory C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files -ipstatic_source_dir C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v w ]
add_files -fileset sim_1 C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v
update_compile_order -fileset sim_1
set_property top VLC_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
WARNING: [VRFC 10-143] m was previously declared with a range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port m [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:45:05 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
WARNING: [VRFC 10-143] m was previously declared with a range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port m [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:45:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:47:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:48:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:51:50 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:59:10 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 20:59:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 21:00:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1148.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 21:02:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 21:05:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.891 ; gain = 1.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 21:06:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 21:08:05 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:50]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:71]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-91] abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-91] abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-91] abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-1412] syntax error near ( [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol pro, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol pro, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2458] undeclared symbol pro, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register count is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register count is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:78]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:78]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:78]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:74]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:79]
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:79]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DataOut is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:79]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-60] count is not a constant [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:80]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:80]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 23:36:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.254 ; gain = 1.371
set_property top IBP_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'IBP_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj IBP_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/IBP_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IBP_Test_behav xil_defaultlib.IBP_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.IBP_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot IBP_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/IBP_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 23:51:16 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "IBP_Test_behav -key {Behavioral:sim_1:Functional:IBP_Test} -tclbatch {IBP_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source IBP_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IBP_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.230 ; gain = 12.711
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v w ]
add_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v w ]
add_files -fileset sim_1 C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v
update_compile_order -fileset sim_1
set_property top Top_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:51]
ERROR: [VRFC 10-1040] module Top ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 00:46:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.863 ; gain = 3.465
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_ips Residual_BRAM]
set_property top VLC_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:11:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:12:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:14:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:16:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.762 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST}] [get_ips Residual_BRAM]
generate_target all [get_files  C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Residual_BRAM'...
export_ip_user_files -of_objects [get_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -no_script -force -quiet
reset_run Residual_BRAM_synth_1
launch_run -jobs 2 Residual_BRAM_synth_1
[Wed Jun 20 01:21:55 2018] Launched Residual_BRAM_synth_1...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -directory C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files -ipstatic_source_dir C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadEn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadEn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:51]
ERROR: [VRFC 10-1040] module VLC_Test ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_15
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadEn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ReadEn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:51]
ERROR: [VRFC 10-1040] module VLC_Test ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:93]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:26:28 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_15
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:93]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:27:11 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.762 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/BRAM_Test.v w ]
add_files -fileset sim_1 C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/BRAM_Test.v
update_compile_order -fileset sim_1
set_property top BRAM_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'BRAM_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj BRAM_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/BRAM_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BRAM_Test_behav xil_defaultlib.BRAM_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/BRAM_Test.v:67]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port douta [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/BRAM_Test.v:68]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.BRAM_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BRAM_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/BRAM_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:40:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "BRAM_Test_behav -key {Behavioral:sim_1:Functional:BRAM_Test} -tclbatch {BRAM_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source BRAM_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module BRAM_Test.uut.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BRAM_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1374.848 ; gain = 3.102
current_sim simulation_21
set_property top VLC_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:93]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:43:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1407.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_22
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:93]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:45:54 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1407.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:93]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:55:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:96]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:56:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:97]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 01:59:18 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_22
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:97]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:00:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 316 differs from formal bit length 16 for port dina [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v:97]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:02:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:03:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:05:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.578 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Top_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_15
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol Address, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:155]
ERROR: [VRFC 10-1241] port BP_mode is not defined [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BP_mode is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BP_mode is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:75]
ERROR: [VRFC 10-91] flag is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-91] flag is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-91] flag is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:88]
ERROR: [VRFC 10-91] flag is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:90]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:183]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:183]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
ERROR: [VRFC 10-1040] module Top ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol Address, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:157]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BP_mode is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BP_mode is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:187]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Address is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:187]
ERROR: [VRFC 10-1040] module Top ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:143]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:152]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:160]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:169]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:178]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:48:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:139]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:148]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:157]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:165]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:174]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:183]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:52:18 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1452.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2458] undeclared symbol VLCOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:61]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:141]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:150]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:159]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:167]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:176]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:53:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:61]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:101]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:141]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:150]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:159]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:167]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:176]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:185]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:54:28 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:147]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:165]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:173]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:182]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:191]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:57:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.207 ; gain = 1.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:67]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:102]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:104]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:106]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:147]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:156]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:165]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:173]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:182]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:191]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 02:59:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:71]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:103]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:105]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:151]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:160]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:169]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:177]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:186]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:195]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:02:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:73]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:104]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:106]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:153]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:162]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:171]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:179]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:188]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:197]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:03:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:63]
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:68]
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:73]
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:78]
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:83]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_31
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-91] Abs is not declared [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:63]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:73]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:104]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:106]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:153]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:162]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:171]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:179]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:188]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:197]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:08:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.930 ; gain = 3.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] VLCOut1 was previously declared with a different range [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:73]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:104]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:106]
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 8 for port VLCOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:153]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:162]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 512 for port DataOut [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:171]
WARNING: [VRFC 10-597] element index 511 into VLCOut1 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:179]
WARNING: [VRFC 10-597] element index 511 into VLCOut2 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:188]
WARNING: [VRFC 10-597] element index 511 into VLCOut3 is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:197]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:13:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:14:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1518.684 ; gain = 42.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
ERROR: [VRFC 10-1412] syntax error near t [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:70]
ERROR: [VRFC 10-1040] module VLC ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_31
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:18:12 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1552.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:19:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.070 ; gain = 0.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_31
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:20:03 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.176 ; gain = 0.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:22:20 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.859 ; gain = 2.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:23:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:25:01 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-1241] port idx is not defined [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:49]
ERROR: [VRFC 10-1040] module Top ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_31
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
ERROR: [VRFC 10-1241] port idx is not defined [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:49]
ERROR: [VRFC 10-1040] module Top ignored due to previous errors [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:28:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol Bram_Out1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol Bram_Out2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol Bram_Out3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port douta [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:165]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port douta [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port douta [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v:183]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:29:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:30:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.938 ; gain = 5.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/BRAM_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/IBP_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/Top_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/VLC_Test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Top_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 03:31:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_3_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1608.938 ; gain = 0.000
remove_files C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP_mode.v
file delete -force C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP_mode.v
set_property top IBP_mode_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Top_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/IBP_mode_Test.v
file delete -force C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sim_1/new/IBP_mode_Test.v
launch_runs synth_1 -jobs 2
[Wed Jun 20 03:37:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp' for cell 'b1'
INFO: [Netlist 29-17] Analyzing 1574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1871.406 ; gain = 262.469
report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2433.453 ; gain = 147.156
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
config_timing_analysis -disable_flight_delays true
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2433.453 ; gain = 0.000
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7vx485tffg1157-1
current_run [get_runs synth_2]
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
launch_runs synth_2 -jobs 2
[Wed Jun 20 03:52:55 2018] Launched synth_2...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_2/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2457.113 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_4
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2457.113 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 2
[Wed Jun 20 04:06:11 2018] Launched synth_2...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/synth_2/runme.log
report_power -name {power_2}
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2477.371 ; gain = 20.113
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -nworst 3 -input_pins -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2480.617 ; gain = 0.000
report_drc -name drc_1 -ruledecks {default}
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2506.383 ; gain = 20.121
launch_runs impl_2 -jobs 2
[Wed Jun 20 04:13:57 2018] Launched impl_2...
Run output will be captured here: C:/Users/shzhang/Desktop/frame-compression/frame-compression.runs/impl_2/runme.log
file mkdir C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new
close [ open C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc w ]
add_files -fileset constrs_1 C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc
set_property target_constrs_file C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc [current_fileset -constrset]
save_constraints -force
open_run impl_2
INFO: [Netlist 29-17] Analyzing 1571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2689.590 ; gain = 61.527
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 2689.590 ; gain = 61.527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 2689.590 ; gain = 145.570
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2762.859 ; gain = 16.359
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2918.488 ; gain = 131.805
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_drc -name drc_1 -ruledecks {default}
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2948.117 ; gain = 29.629
set_property strategy Performance_Retiming [get_runs impl_2]
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2948.117 ; gain = 0.000
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp' for cell 'b1'
INFO: [Netlist 29-17] Analyzing 1574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc:1]
Finished Parsing XDC File [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2948.117 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.832 ; gain = 21.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2972.910 ; gain = 0.000
current_sim simulation_31
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 04:30:00 2018...
