{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1592752161529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592752162169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592752162214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592752162214 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"AN831:AN831\|mypll:c0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 10913 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1592752162419 ""}  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 10913 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592752162419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592752164259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592752164299 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592752166159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592752166159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592752166159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592752166159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592752166159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592752166159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 167237 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592752166239 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 167238 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592752166239 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 167239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592752166239 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592752166239 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1592752173079 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592752173117 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{AN831\|c0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{AN831\|c0\|altpll_component\|pll\|clk\[0\]\} \{AN831\|c0\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{AN831\|c0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{AN831\|c0\|altpll_component\|pll\|clk\[0\]\} \{AN831\|c0\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173484 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1592752173484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|sample_available_from_adc " "Node: AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|sample_available_from_adc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mTransmitter:mTransmitter\|current_state.finish " "Node: mTransmitter:mTransmitter\|current_state.finish was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|mTransmitter:mTransmitter|current_state.finish"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start " "Node: mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AN831:AN831\|out_page_sample_available " "Node: AN831:AN831\|out_page_sample_available was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|AN831:AN831|out_page_sample_available"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int " "Node: AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592752173589 "|top|AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592752173869 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  90.909           11 " "  90.909           11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          100 " "  10.000          100" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 AN831\|c0\|altpll_component\|pll\|clk\[0\] " "  20.000 AN831\|c0\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1592752173869 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592752173869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node AN831:AN831\|mypll:c0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "altpll.tdf" "" { Text "d:/programs/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mypll:c0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 10913 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node iCLK_100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|out_page_sample_available " "Destination node AN831:AN831\|out_page_sample_available" {  } { { "AN831.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/AN831.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|out_page_sample_available } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 11051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_100 } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_100" } } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/top.vhd" 40 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_11MHz (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node iCLK_11MHz (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start " "Destination node mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start" {  } { { "mTXD.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTXD.vhd" 36 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 2505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|current_state.finish " "Destination node mTransmitter:mTransmitter\|current_state.finish" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 44 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_11MHz } } } { "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_11MHz" } } } } { "top.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/top.vhd" 41 0 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_11MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|sample_available_from_adc  " "Automatically promoted node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|sample_available_from_adc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|Selector0~2 " "Destination node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE\|Selector0~2" {  } { { "dsp_slave_reader.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/dsp_slave_reader.vhd" 62 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 165441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "dsp_slave_reader.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/dsp_slave_reader.vhd" 31 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|sample_available_from_adc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|out_page_sample_available  " "Automatically promoted node AN831:AN831\|out_page_sample_available " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|REG~1 " "Destination node mTransmitter:mTransmitter\|REG~1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|REG~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69140 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|current_state.idle~0 " "Destination node mTransmitter:mTransmitter\|current_state.idle~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 44 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|Selector0~0 " "Destination node AN831:AN831\|Selector0~0" {  } { { "AN831.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/AN831.vhd" 222 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|REG~2 " "Destination node mTransmitter:mTransmitter\|REG~2" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|REG~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|next_state.start~0 " "Destination node mTransmitter:mTransmitter\|next_state.start~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 44 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|next_state.start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69709 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "AN831.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/AN831.vhd" 43 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|out_page_sample_available } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 11051 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int  " "Automatically promoted node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE\|i2c_sclk " "Destination node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE\|i2c_sclk" {  } { { "i2c_master_writer.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/i2c_master_writer.vhd" 37 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int~0 " "Destination node AN831:AN831\|mw8731_controller:MW8731_CONTROLLER1\|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE\|clk_100kHz_int~0" {  } { { "i2c_clk_prescaler.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/i2c_clk_prescaler.vhd" 36 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "i2c_clk_prescaler.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/i2c_clk_prescaler.vhd" 36 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mTransmitter:mTransmitter\|current_state.finish  " "Automatically promoted node mTransmitter:mTransmitter\|current_state.finish " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|mTXD:txd\|REG~1 " "Destination node mTransmitter:mTransmitter\|mTXD:txd\|REG~1" {  } { { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|REG~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 68984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|send_total " "Destination node mTransmitter:mTransmitter\|send_total" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 52 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|send_total } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3078 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|current_state.idle~0 " "Destination node mTransmitter:mTransmitter\|current_state.idle~0" {  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 44 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 69144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "mTransmitter.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTransmitter.vhd" 44 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|current_state.finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 3100 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start  " "Automatically promoted node mTransmitter:mTransmitter\|mTXD:txd\|TX_current_stat.start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mTransmitter:mTransmitter\|mTXD:txd\|Selector2~0 " "Destination node mTransmitter:mTransmitter\|mTXD:txd\|Selector2~0" {  } { { "mTXD.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTXD.vhd" 60 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 68973 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592752176399 ""}  } { { "mTXD.vhd" "" { Text "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/mTXD.vhd" 36 -1 0 } } { "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 0 { 0 ""} 0 2505 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592752176399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592752182839 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592752182889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592752182889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592752182939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592752182989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592752183029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592752183624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592752183659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592752183659 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592752185044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592752191679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592752247436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592752247819 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592752395522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:28 " "Fitter placement operations ending: elapsed time is 00:02:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592752395522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592752402689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "38 " "Router estimated average interconnect usage is 38% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "69 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/" { { 1 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592752439319 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592752439319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592752462652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1592752462670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "20.05 " "Total time spent on timing analysis during the Fitter is 20.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592752464343 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592752464449 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1592752466577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx_out 0 " "Pin \"tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1592752466577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1592752466577 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1592752466577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592752476179 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592752479359 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592752489089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592752491879 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1592752493703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/output_files/top.fit.smsg " "Generated suppressed messages file D:/Tsinghua/2020Spring/DigitalLogicDesign/LightCube/MyCode/Music3D_Final/src/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592752499304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5754 " "Peak virtual memory: 5754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592752511149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 23:15:11 2020 " "Processing ended: Sun Jun 21 23:15:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592752511149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:55 " "Elapsed time: 00:05:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592752511149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:42 " "Total CPU time (on all processors): 00:13:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592752511149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592752511149 ""}
