

================================================================
== Vitis HLS Report for 'matmul_1'
================================================================
* Date:           Thu Oct  2 22:23:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   590629|   590629|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                Instance                |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |load_vec_U0                             |load_vec                             |     1585|     1585|  6.340 us|  6.340 us|    1585|    1585|                                              no|
        |load_mat_burst_U0                       |load_mat_burst                       |   589838|   589838|  2.359 ms|  2.359 ms|  589837|  589837|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |compute_vec_mat_U0                      |compute_vec_mat                      |   590603|   590603|  2.362 ms|  2.362 ms|  590603|  590603|                                              no|
        |matmul_1_Loop_VITIS_LOOP_112_1_proc_U0  |matmul_1_Loop_VITIS_LOOP_112_1_proc  |      783|      783|  3.132 us|  3.132 us|     783|     783|                                              no|
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        1|      -|      163|      281|     -|
|Instance             |       16|      2|     2752|     4712|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        2|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       17|      2|     2918|     5007|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |compute_vec_mat_U0                      |compute_vec_mat                      |       16|   2|  1315|  1839|    0|
    |load_mat_burst_U0                       |load_mat_burst                       |        0|   0|  1312|  2407|    0|
    |load_vec_U0                             |load_vec                             |        0|   0|    34|   243|    0|
    |matmul_1_Loop_VITIS_LOOP_112_1_proc_U0  |matmul_1_Loop_VITIS_LOOP_112_1_proc  |        0|   0|    91|   223|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |       16|   2|  2752|  4712|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |mat_stream_U  |        1|  37|   0|    -|   256|   32|     8192|
    |res_stream_U  |        0|  61|   0|    -|    64|   32|     2048|
    |vec_stream_U  |        0|  65|   0|    -|   128|   32|     4096|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        1| 163|   0|    0|   448|   96|    14336|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |load_mat_burst_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_vec_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_load_mat_burst_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_vec_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  12|           6|           6|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_load_mat_burst_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_load_vec_U0_ap_ready        |   1|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |   2|          4|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_ready                           |  1|   0|    1|          0|
    |ap_sync_reg_load_mat_burst_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_vec_U0_ap_ready        |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|m_axi_gmem1_0_AWVALID                        |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWREADY                        |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWADDR                         |  out|   64|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWID                           |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWLEN                          |  out|   32|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE                         |  out|    3|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWBURST                        |  out|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK                         |  out|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE                        |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWPROT                         |  out|    3|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWQOS                          |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWREGION                       |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_AWUSER                         |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WVALID                         |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WREADY                         |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WDATA                          |  out|   32|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WSTRB                          |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WLAST                          |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WID                            |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_WUSER                          |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARVALID                        |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARREADY                        |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARADDR                         |  out|   64|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARID                           |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARLEN                          |  out|   32|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE                         |  out|    3|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARBURST                        |  out|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK                         |  out|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE                        |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARPROT                         |  out|    3|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARQOS                          |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARREGION                       |  out|    4|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_ARUSER                         |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RVALID                         |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RREADY                         |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RDATA                          |   in|   32|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RLAST                          |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RID                            |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM                       |   in|    9|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RUSER                          |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_RRESP                          |   in|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_BVALID                         |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_BREADY                         |  out|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_BRESP                          |   in|    2|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_BID                            |   in|    1|       m_axi|                               gmem1|       pointer|
|m_axi_gmem1_0_BUSER                          |   in|    1|       m_axi|                               gmem1|       pointer|
|o_vec                                        |   in|   64|     ap_none|                               o_vec|        scalar|
|o_vec_ap_vld                                 |   in|    1|     ap_none|                               o_vec|        scalar|
|m_axi_gmem2_0_AWVALID                        |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWREADY                        |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWADDR                         |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWID                           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWLEN                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWBURST                        |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK                         |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE                        |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWPROT                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWQOS                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWREGION                       |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_AWUSER                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WVALID                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WREADY                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WDATA                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WSTRB                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WLAST                          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WID                            |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_WUSER                          |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARVALID                        |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARREADY                        |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARADDR                         |  out|   64|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARID                           |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARLEN                          |  out|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARBURST                        |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK                         |  out|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE                        |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARPROT                         |  out|    3|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARQOS                          |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARREGION                       |  out|    4|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_ARUSER                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RVALID                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RREADY                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RDATA                          |   in|   32|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RLAST                          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RID                            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM                       |   in|   13|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RUSER                          |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_RRESP                          |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BVALID                         |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BREADY                         |  out|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BRESP                          |   in|    2|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BID                            |   in|    1|       m_axi|                               gmem2|       pointer|
|m_axi_gmem2_0_BUSER                          |   in|    1|       m_axi|                               gmem2|       pointer|
|i_mat                                        |   in|   64|     ap_none|                               i_mat|        scalar|
|i_mat_ap_vld                                 |   in|    1|     ap_none|                               i_mat|        scalar|
|p_ZZ11llama_layerE11norm_output_10_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_11_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_12_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_13_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_14_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_15_address0  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_d0        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q0        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_we0       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_q1        |   in|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|norm_output_address0                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce0                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_d0                               |  out|   32|   ap_memory|                         norm_output|         array|
|norm_output_q0                               |   in|   32|   ap_memory|                         norm_output|         array|
|norm_output_we0                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_address1                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_d1                               |  out|   32|   ap_memory|                         norm_output|         array|
|norm_output_q1                               |   in|   32|   ap_memory|                         norm_output|         array|
|norm_output_we1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_35_address0                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce0                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_d0                            |  out|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_q0                            |   in|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_we0                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_address1                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_d1                            |  out|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_q1                            |   in|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_35_we1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_36_address0                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce0                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_d0                            |  out|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_q0                            |   in|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_we0                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_address1                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_d1                            |  out|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_q1                            |   in|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_36_we1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_37_address0                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce0                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_d0                            |  out|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_q0                            |   in|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_we0                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_address1                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_d1                            |  out|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_q1                            |   in|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_37_we1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_38_address0                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce0                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_d0                            |  out|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_q0                            |   in|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_we0                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_address1                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_d1                            |  out|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_q1                            |   in|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_38_we1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_39_address0                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce0                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_d0                            |  out|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_q0                            |   in|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_we0                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_address1                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_d1                            |  out|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_q1                            |   in|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_39_we1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_40_address0                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce0                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_d0                            |  out|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_q0                            |   in|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_we0                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_address1                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_d1                            |  out|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_q1                            |   in|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_40_we1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_41_address0                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce0                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_d0                            |  out|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_q0                            |   in|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_we0                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_address1                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_d1                            |  out|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_q1                            |   in|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_41_we1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_42_address0                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce0                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_d0                            |  out|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_q0                            |   in|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_we0                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_address1                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_d1                            |  out|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_q1                            |   in|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_42_we1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_43_address0                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce0                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_d0                            |  out|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_q0                            |   in|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_we0                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_address1                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_d1                            |  out|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_q1                            |   in|   32|   ap_memory|                      norm_output_43|         array|
|norm_output_43_we1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                            matmul.1|  return value|
|ap_continue                                  |   in|    1|  ap_ctrl_hs|                            matmul.1|  return value|
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+

