{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708261027203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708261027205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 14:57:06 2024 " "Processing started: Sun Feb 18 14:57:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708261027205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708261027205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCyclePro -c singleCyclePro --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCyclePro -c singleCyclePro --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708261027205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708261027862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027973 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(95) " "Verilog HDL warning at controller.v(95): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/controller.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708261027977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC4 pc4 dataPath.v(16) " "Verilog HDL Declaration information at dataPath.v(16): object \"PC4\" differs only in case from object \"pc4\" in the same scope" {  } { { "dataPath.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708261027984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261027995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261027995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll2.v 1 1 " "Found 1 design units, including 1 entities, in source file sll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2 " "Found entity 1: sll2" {  } { { "sll2.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/sll2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261028010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261028010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExt " "Found entity 1: signExt" {  } { { "signExt.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/signExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261028018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261028018 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(15) " "Verilog HDL warning at ALU.v(15): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/ALU.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1708261028021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261028022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261028022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261028024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261028024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclepro.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclepro.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCyclePro " "Found entity 1: singleCyclePro" {  } { { "singleCyclePro.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708261028028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708261028028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708261028087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleCyclePro singleCyclePro:uut " "Elaborating entity \"singleCyclePro\" for hierarchy \"singleCyclePro:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/testbench.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory singleCyclePro:uut\|data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"singleCyclePro:uut\|data_memory:dm\"" {  } { { "singleCyclePro.v" "dm" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory singleCyclePro:uut\|instr_memory:im " "Elaborating entity \"instr_memory\" for hierarchy \"singleCyclePro:uut\|instr_memory:im\"" {  } { { "singleCyclePro.v" "im" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028127 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 instr_memory.v(7) " "Verilog HDL warning at instr_memory.v(7): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instr_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1708261028128 "|testbench|singleCyclePro:uut|instr_memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instr_memory.v(5) " "Net \"memory.data_a\" at instr_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1708261028129 "|testbench|singleCyclePro:uut|instr_memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instr_memory.v(5) " "Net \"memory.waddr_a\" at instr_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1708261028129 "|testbench|singleCyclePro:uut|instr_memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instr_memory.v(5) " "Net \"memory.we_a\" at instr_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instr_memory.v" "" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/instr_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1708261028129 "|testbench|singleCyclePro:uut|instr_memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips singleCyclePro:uut\|mips:m " "Elaborating entity \"mips\" for hierarchy \"singleCyclePro:uut\|mips:m\"" {  } { { "singleCyclePro.v" "m" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/singleCyclePro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller singleCyclePro:uut\|mips:m\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"singleCyclePro:uut\|mips:m\|controller:controller\"" {  } { { "mips.v" "controller" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath singleCyclePro:uut\|mips:m\|dataPath:dataPath " "Elaborating entity \"dataPath\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\"" {  } { { "mips.v" "dataPath" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 singleCyclePro:uut\|mips:m\|dataPath:dataPath\|mux2:mtr " "Elaborating entity \"mux2\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|mux2:mtr\"" {  } { { "dataPath.v" "mtr" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 singleCyclePro:uut\|mips:m\|dataPath:dataPath\|mux2:rd " "Elaborating entity \"mux2\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|mux2:rd\"" {  } { { "dataPath.v" "rd" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile singleCyclePro:uut\|mips:m\|dataPath:dataPath\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|regFile:rf\"" {  } { { "dataPath.v" "rf" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExt singleCyclePro:uut\|mips:m\|dataPath:dataPath\|signExt:se " "Elaborating entity \"signExt\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|signExt:se\"" {  } { { "dataPath.v" "se" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU singleCyclePro:uut\|mips:m\|dataPath:dataPath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|ALU:ALU\"" {  } { { "dataPath.v" "ALU" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 singleCyclePro:uut\|mips:m\|dataPath:dataPath\|sll2:sll2b " "Elaborating entity \"sll2\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|sll2:sll2b\"" {  } { { "dataPath.v" "sll2b" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add singleCyclePro:uut\|mips:m\|dataPath:dataPath\|add:pc4 " "Elaborating entity \"add\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|add:pc4\"" {  } { { "dataPath.v" "pc4" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 singleCyclePro:uut\|mips:m\|dataPath:dataPath\|sll2:sll2j " "Elaborating entity \"sll2\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|sll2:sll2j\"" {  } { { "dataPath.v" "sll2j" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop singleCyclePro:uut\|mips:m\|dataPath:dataPath\|flipflop:ff " "Elaborating entity \"flipflop\" for hierarchy \"singleCyclePro:uut\|mips:m\|dataPath:dataPath\|flipflop:ff\"" {  } { { "dataPath.v" "ff" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/dataPath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708261028252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hamad/OneDrive/Documents/Digital_design/output_files/singleCyclePro.map.smsg " "Generated suppressed messages file C:/Users/Hamad/OneDrive/Documents/Digital_design/output_files/singleCyclePro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708261028750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708261028778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 18 14:57:08 2024 " "Processing ended: Sun Feb 18 14:57:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708261028778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708261028778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708261028778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708261028778 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus II Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708261029401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708261030145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708261030145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 14:57:09 2024 " "Processing started: Sun Feb 18 14:57:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708261030145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708261030145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim singleCyclePro singleCyclePro " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim singleCyclePro singleCyclePro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708261030145 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim singleCyclePro singleCyclePro " "Quartus(args): --rtl_sim singleCyclePro singleCyclePro" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1708261030145 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1708261030405 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1708261030622 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1708261030627 ""}
{ "Warning" "0" "" "Warning: File singleCyclePro_run_msim_rtl_verilog.do already exists - backing up current file as singleCyclePro_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File singleCyclePro_run_msim_rtl_verilog.do already exists - backing up current file as singleCyclePro_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1708261030771 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Hamad/OneDrive/Documents/Digital_design/simulation/modelsim/singleCyclePro_run_msim_rtl_verilog.do" {  } { { "C:/Users/Hamad/OneDrive/Documents/Digital_design/simulation/modelsim/singleCyclePro_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Hamad/OneDrive/Documents/Digital_design/simulation/modelsim/singleCyclePro_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Hamad/OneDrive/Documents/Digital_design/simulation/modelsim/singleCyclePro_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1708261030822 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1708261030827 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1708261031344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus II Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708261299297 ""}
