git clone --depth 1 --no-tags https://github.com/parimalp/FPGA-Design-Flow-using-Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479107091
git clone --depth 1 --no-tags https://github.com/john-bush/tron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479216304
git clone --depth 1 --no-tags https://github.com/farhan2077/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478570558
git clone --depth 1 --no-tags https://github.com/KevlarKanou/Verilog-Homework-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478970138
git clone --depth 1 --no-tags https://github.com/shahaojie/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477259086
git clone --depth 1 --no-tags https://github.com/58191554/CSC3050_P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476149208
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476652603
git clone --depth 1 --no-tags https://github.com/Jerpin/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477268444
git clone --depth 1 --no-tags https://github.com/JRRL157/FFT12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478575342
git clone --depth 1 --no-tags https://github.com/U1ltra/cuhksz_csc3050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480034715
git clone --depth 1 --no-tags https://github.com/phanendhar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476617539
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-Advanced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476687475
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project/actions-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476887360
git clone --depth 1 --no-tags https://github.com/ZXMicroJack/sam-coupe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477451945
git clone --depth 1 --no-tags https://github.com/tamojeetroychowdhury/SSP-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476835043
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/IITB_RISC_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478873240
git clone --depth 1 --no-tags https://github.com/trevortaulien/HDLBits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478759198
git clone --depth 1 --no-tags https://github.com/tejsudarshan/4-Request_RoundRobinArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481220208
git clone --depth 1 --no-tags https://github.com/ioitami/50.002-1D-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475591284
git clone --depth 1 --no-tags https://github.com/HyoyeonLee/HW_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476679753
git clone --depth 1 --no-tags https://github.com/WashingtonKK/VHDL-Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476715458
git clone --depth 1 --no-tags https://github.com/baetis-ma/max1000-oscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476790269
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/RespaldoProyectoContador9675.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476559701
git clone --depth 1 --no-tags https://github.com/bltblt/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476840831
git clone --depth 1 --no-tags https://github.com/AlexandeGomez/PWMGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478736668
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481295182
git clone --depth 1 --no-tags https://github.com/ngochai99/FIFO_TNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479650398
git clone --depth 1 --no-tags https://github.com/eymay/lojik_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479715568
git clone --depth 1 --no-tags https://github.com/ridethepig/42MIPSPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479630660
git clone --depth 1 --no-tags https://github.com/franklinmoy3/385_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479906041
git clone --depth 1 --no-tags https://github.com/TzuHaoLi/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479956083
git clone --depth 1 --no-tags https://github.com/antonram/CatTrap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481025628
git clone --depth 1 --no-tags https://github.com/johnlim2019/Team31_Stackeriffic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480288148
git clone --depth 1 --no-tags https://github.com/prxkhxr/RS_Cryptosystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480681467
git clone --depth 1 --no-tags https://github.com/nealzhao0217/Signalcontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480902079
git clone --depth 1 --no-tags https://github.com/01fe20bec426/SR_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477640795
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Pipelining_1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477647915
git clone --depth 1 --no-tags https://github.com/zizhenji/ECE243lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477445199
git clone --depth 1 --no-tags https://github.com/Ayushinegi1420/01FE19BEC218.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477408938
git clone --depth 1 --no-tags https://github.com/kanishkyallurkar6366/adld_01fe19bec075.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477410925
git clone --depth 1 --no-tags https://github.com/engeeinfo/car-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477407464
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/multiplication-using-repeated-addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477453777
git clone --depth 1 --no-tags https://github.com/ben-piggott/verysmall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476260019
git clone --depth 1 --no-tags https://github.com/biridiz/bo-bc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476074713
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2021_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476227214
git clone --depth 1 --no-tags https://github.com/2017053334/32-bit-Brent-Kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476099092
git clone --depth 1 --no-tags https://github.com/igarg2001/Floating-Point-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475990515
git clone --depth 1 --no-tags https://github.com/SamuelEllenhorn/linear-feedback-shift-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475987847
git clone --depth 1 --no-tags https://github.com/01fe20bec404/SRFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477711987
git clone --depth 1 --no-tags https://github.com/01fe20bec415/AND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477809389
git clone --depth 1 --no-tags https://github.com/ninadshenvi/JK_Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477830932
git clone --depth 1 --no-tags https://github.com/tejsudarshan/HalfSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477678329
git clone --depth 1 --no-tags https://github.com/Ting10-01/Pinball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476327438
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476622521
git clone --depth 1 --no-tags https://github.com/ryhnAp/CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476650875
git clone --depth 1 --no-tags https://github.com/Waxpple/generated_src_SBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478414472
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479167388
git clone --depth 1 --no-tags https://github.com/SamMKilsdonk/CA-LAB-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477344044
git clone --depth 1 --no-tags https://github.com/Adnan-Elhammoudi/Maximum-Minimum-Calculator-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477704456
git clone --depth 1 --no-tags https://github.com/antonblaise/verilog_class_exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478063538
git clone --depth 1 --no-tags https://github.com/Kshreenath/VLSI_STUFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480488245
git clone --depth 1 --no-tags https://github.com/Rluthen/mul_4bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475269807
git clone --depth 1 --no-tags https://github.com/always-maap/Verilog-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477178845
git clone --depth 1 --no-tags https://github.com/nik0809/upcounter.verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477589858
git clone --depth 1 --no-tags https://github.com/Adiboy3112/Double-Dabbler-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477554590
git clone --depth 1 --no-tags https://github.com/TatshSiow/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477246255
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/UP_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478001182
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/GCD-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477771400
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477769147
git clone --depth 1 --no-tags https://github.com/saudzahirr/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478899333
git clone --depth 1 --no-tags https://github.com/01fe20bec413/sr_ff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477636393
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477669328
git clone --depth 1 --no-tags https://github.com/01fe19bec163/car-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477780594
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Mux2_1-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477754266
git clone --depth 1 --no-tags https://github.com/UnrealNightZero/logic_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479924204
git clone --depth 1 --no-tags https://github.com/Khoabk/FPGA-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479399899
git clone --depth 1 --no-tags https://github.com/Harack1126/https---gitee.com-Harack-csapp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479393441
git clone --depth 1 --no-tags https://github.com/01fe21mve004/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479279185
git clone --depth 1 --no-tags https://github.com/ONecessario/Problema-1---TEC-498.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481212293
git clone --depth 1 --no-tags https://github.com/damyan-p/460m-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476172628
git clone --depth 1 --no-tags https://github.com/rithviknishad/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475928601
git clone --depth 1 --no-tags https://github.com/madhushree36/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475916297
git clone --depth 1 --no-tags https://github.com/stephen447/LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476646156
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Parking_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476620936
git clone --depth 1 --no-tags https://github.com/mint0102/Verilog-with-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476848600
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/J-K-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476961094
git clone --depth 1 --no-tags https://github.com/01fe19bec163/Sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476947487
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477781231
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477765663
git clone --depth 1 --no-tags https://github.com/01fe20bec404/OR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477712388
git clone --depth 1 --no-tags https://github.com/tejsudarshan/UpCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477709786
git clone --depth 1 --no-tags https://github.com/usmanshaikh251/ADLD-project-01fe19bec196.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477806622
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477826967
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/VENDINGMACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481504048
git clone --depth 1 --no-tags https://github.com/Djock0818/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481017434
git clone --depth 1 --no-tags https://github.com/Tommywei0628/homework3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481222686
git clone --depth 1 --no-tags https://github.com/os-fpga/LiteX_Reference_Design_rs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477692327
