INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/lab_intro/lab_intro.sim/sim_1/impl/timing/xsim/lab_intro_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_intro
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/lab_intro/lab_intro.srcs/sim_1/imports/lab_intro/lab_intro_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab_intro_tb'
