WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508339 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 14 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508340 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 14 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508340 (Simulation time: 0 hr 0 min 14 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8208404 heartbeat IPC: 1.75437 cumulative IPC: 1.75437 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13942191 heartbeat IPC: 1.74405 cumulative IPC: 1.7492 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19611065 heartbeat IPC: 1.76402 cumulative IPC: 1.75411 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25338771 heartbeat IPC: 1.74591 cumulative IPC: 1.75205 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 31118748 heartbeat IPC: 1.73012 cumulative IPC: 1.74762 (Simulation time: 0 hr 2 min 6 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 28610410 cumulative IPC: 1.74762 (Simulation time: 0 hr 2 min 6 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 28610410 (Simulation time: 0 hr 2 min 6 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74762 instructions: 50000002 cycles: 28610410
CPU 0 Branch Prediction Accuracy: 86.2681% MPKI: 14.394 Average ROB Occupancy at Mispredict: 26.171
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 14.3928
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

LLC TOTAL       ACCESS:      10906  HIT:       1829  MISS:       9077
LLC LOAD         ACCESS:       2909  HIT:        353  MISS:       2556
LLC RFO          ACCESS:       6532  HIT:         23  MISS:       6509
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1453  HIT:       1453  MISS:          0
LLC TRANSLATION  ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 89.9288 cycles
cpu0_DTLB TOTAL       ACCESS:    7186171  HIT:    7184693  MISS:       1478
cpu0_DTLB LOAD         ACCESS:    7186171  HIT:    7184693  MISS:       1478
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.722 cycles
cpu0_ITLB TOTAL       ACCESS:     524698  HIT:     524698  MISS:          0
cpu0_ITLB LOAD         ACCESS:     524698  HIT:     524698  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8193167  HIT:    8090039  MISS:     103128
cpu0_L1D LOAD         ACCESS:    5062428  HIT:    5031778  MISS:      30650
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3130556  HIT:    3058190  MISS:      72366
cpu0_L1D TRANSLATION  ACCESS:        183  HIT:         71  MISS:        112
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.7879 cycles
cpu0_L1I TOTAL       ACCESS:     605906  HIT:     605899  MISS:          7
cpu0_L1I LOAD         ACCESS:     605906  HIT:     605899  MISS:          7
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.858 cycles
cpu0_L2C TOTAL       ACCESS:      25594  HIT:      15868  MISS:       9726
cpu0_L2C LOAD         ACCESS:       9137  HIT:       6228  MISS:       2909
cpu0_L2C RFO          ACCESS:       9448  HIT:       2916  MISS:       6532
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6925  HIT:       6652  MISS:        273
cpu0_L2C TRANSLATION  ACCESS:         84  HIT:         72  MISS:         12
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 104.304 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 247.394 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.90816
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
