Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 11 14:35:53 2024
| Host         : Bert_Pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.675        0.000                      0                  541        0.096        0.000                      0                  541        4.020        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.675        0.000                      0                  541        0.096        0.000                      0                  541        4.020        0.000                       0                   223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 2.735ns (49.541%)  route 2.786ns (50.459%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=10, routed)          0.678     6.168    gameTop/graphicEngineVGA/pixelYBack__0[7]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.299     6.467 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.467    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/S[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.000 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.000    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_14__0/O[0]
                         net (fo=1, routed)           0.560     7.779    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[8]
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     8.714 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12__0/O[3]
                         net (fo=1, routed)           0.831     9.545    gameTop/graphicEngineVGA/_T_219[10]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.330     9.875 r  gameTop/graphicEngineVGA/RAM_reg_i_1__0/O
                         net (fo=1, routed)           0.717    10.592    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/ADDRARDADDR[10]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    14.267    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.673ns (50.694%)  route 2.600ns (49.306%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=10, routed)          0.678     6.168    gameTop/graphicEngineVGA/pixelYBack__0[7]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.299     6.467 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.467    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/S[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.000 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.000    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.219 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_14__0/O[0]
                         net (fo=1, routed)           0.560     7.779    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[8]
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     8.654 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12__0/O[2]
                         net (fo=1, routed)           0.766     9.420    gameTop/graphicEngineVGA/_T_219[9]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.328     9.748 r  gameTop/graphicEngineVGA/RAM_reg_i_2__0/O
                         net (fo=1, routed)           0.595    10.344    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/ADDRARDADDR[9]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790    14.247    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.519ns (49.810%)  route 2.538ns (50.190%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=10, routed)          0.678     6.168    gameTop/graphicEngineVGA/pixelYBack__0[7]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.299     6.467 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.467    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/S[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.045 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0/O[2]
                         net (fo=1, routed)           0.454     7.499    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[6]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     8.201 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.201    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.423 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12__0/O[0]
                         net (fo=1, routed)           0.975     9.398    gameTop/graphicEngineVGA/_T_219[7]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.299     9.697 r  gameTop/graphicEngineVGA/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.432    10.128    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/ADDRARDADDR[7]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.471    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.278ns (26.195%)  route 3.601ns (73.805%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.851     9.942    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.637    14.358    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.278ns (26.195%)  route 3.601ns (73.805%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.851     9.942    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.637    14.358    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.278ns (26.195%)  route 3.601ns (73.805%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.851     9.942    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[2]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.637    14.358    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.278ns (26.195%)  route 3.601ns (73.805%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.851     9.942    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[3]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.637    14.358    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 2.635ns (53.160%)  route 2.322ns (46.840%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterYReg_reg[7]/Q
                         net (fo=10, routed)          0.678     6.168    gameTop/graphicEngineVGA/pixelYBack__0[7]
    SLICE_X52Y81         LUT2 (Prop_lut2_I0_O)        0.299     6.467 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.467    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/S[0]
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.045 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_15__0/O[2]
                         net (fo=1, routed)           0.454     7.499    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/_T_218[6]
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     8.201 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     8.201    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_13__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.535 r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg_i_12__0/O[1]
                         net (fo=1, routed)           0.612     9.147    gameTop/graphicEngineVGA/_T_219[8]
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.303     9.450 r  gameTop/graphicEngineVGA/RAM_reg_i_3__0/O
                         net (fo=1, routed)           0.577    10.028    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/ADDRARDADDR[8]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.471    gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.278ns (26.968%)  route 3.461ns (73.032%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.711     9.802    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.432    14.773    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[4]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X55Y81         FDRE (Setup_fdre_C_R)       -0.637    14.359    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.278ns (26.968%)  route 3.461ns (73.032%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.542     5.063    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  gameTop/graphicEngineVGA/frameClockCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.581 f  gameTop/graphicEngineVGA/frameClockCount_reg[8]/Q
                         net (fo=3, routed)           0.662     6.243    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/frameClockCount_reg[8]
    SLICE_X57Y76         LUT2 (Prop_lut2_I1_O)        0.152     6.395 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24/O
                         net (fo=1, routed)           0.810     7.205    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_24_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I2_O)        0.332     7.537 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21/O
                         net (fo=1, routed)           0.406     7.944    gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_21_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.068 f  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg_i_18/O
                         net (fo=13, routed)          0.871     8.939    gameTop/graphicEngineVGA/preDisplayArea__19
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     9.091 r  gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1/O
                         net (fo=12, routed)          0.711     9.802    gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.432    14.773    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[5]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X55Y81         FDRE (Setup_fdre_C_R)       -0.637    14.359    gameTop/graphicEngineVGA/backMemoryCopyCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.932%)  route 0.195ns (58.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/Q
                         net (fo=17, routed)          0.195     1.777    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/ADDRARDADDR[5]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.682    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.932%)  route 0.195ns (58.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/graphicEngineVGA/CounterYReg_reg[0]/Q
                         net (fo=17, routed)          0.195     1.777    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/ADDRARDADDR[5]
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.682    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.357%)  route 0.236ns (62.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.236     1.821    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/D[7]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.707    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.399%)  route 0.197ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/Q
                         net (fo=15, routed)          0.197     1.766    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/ADDRARDADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     1.629    gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.399%)  route 0.197ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.558     1.441    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  gameTop/graphicEngineVGA/CounterYReg_reg[4]/Q
                         net (fo=15, routed)          0.197     1.766    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/ADDRARDADDR[9]
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     1.629    gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.398%)  route 0.257ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=14, routed)          0.257     1.836    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/ADDRARDADDR[3]
    RAMB18_X1Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.864     1.992    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.697    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.398%)  route 0.257ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=14, routed)          0.257     1.836    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/ADDRARDADDR[3]
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.864     1.992    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X1Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.697    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.330%)  route 0.258ns (64.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=17, routed)          0.258     1.836    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X1Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.864     1.992    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.697    gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.330%)  route 0.258ns (64.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=17, routed)          0.258     1.836    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.864     1.992    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X1Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.697    gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.449%)  route 0.268ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/Q
                         net (fo=3, routed)           0.268     1.853    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/D[10]
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.874     2.002    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.707    gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backBufferRestoreMemory/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33  gameTop/graphicEngineVGA/backBufferShadowMemory/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31  gameTop/graphicEngineVGA/backTileMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backTileMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  gameTop/graphicEngineVGA/backTileMemories_2/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/backTileMemories_3/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/backTileMemories_31/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backTileMemories_4/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/backTileMemories_5/RamInitSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y85  gameTop/gameLogic/_T_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y85  gameTop/gameLogic/_T_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  _T_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y85  gameTop/gameLogic/_T_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y85  gameTop/gameLogic/_T_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y71  gameTop/graphicEngineVGA/_T_756_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y73  _T_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.146ns (50.680%)  route 4.034ns (49.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           4.034     9.574    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.242 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.242    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 4.013ns (51.065%)  route 3.846ns (48.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/_T_765_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.846     9.424    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.919 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.919    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.158ns (53.234%)  route 3.653ns (46.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           3.653     9.193    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    12.873 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.873    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.174ns (54.041%)  route 3.549ns (45.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.538 r  gameTop/graphicEngineVGA/_T_765_reg[3]/Q
                         net (fo=1, routed)           3.549     9.087    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.696    12.783 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.783    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 3.958ns (51.398%)  route 3.743ns (48.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/_T_763_reg[3]/Q
                         net (fo=1, routed)           3.743     9.259    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.761 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.761    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 3.977ns (51.776%)  route 3.704ns (48.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.704     9.220    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.741 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.741    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.037ns (52.934%)  route 3.589ns (47.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/_T_765_reg[2]/Q
                         net (fo=1, routed)           3.589     9.167    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.686 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.686    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 3.980ns (52.549%)  route 3.594ns (47.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  gameTop/graphicEngineVGA/_T_763_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.594     9.111    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.634 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.634    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.023ns (53.901%)  route 3.441ns (46.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.441     9.019    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.524 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.524    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.388ns  (logic 3.980ns (53.867%)  route 3.408ns (46.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           3.408     8.925    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.449 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.449    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.363ns (68.142%)  route 0.637ns (31.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.637     2.222    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.444 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.444    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.407ns (59.158%)  route 0.971ns (40.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.148     1.582 r  gameTop/graphicEngineVGA/_T_765_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.971     2.553    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.259     3.812 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.812    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.395ns (58.328%)  route 0.997ns (41.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/_T_764_reg[3]/Q
                         net (fo=1, routed)           0.997     2.595    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.826 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.826    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.361ns (56.257%)  route 1.058ns (43.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_763_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.058     2.634    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.854 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.854    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.371ns (55.206%)  route 1.112ns (44.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_764_reg[2]/Q
                         net (fo=1, routed)           1.112     2.688    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.918 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.918    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_763_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.366ns (54.452%)  route 1.142ns (45.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X40Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_763_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_763_reg[2]/Q
                         net (fo=1, routed)           1.142     2.718    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.943 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.943    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.371ns (53.523%)  route 1.190ns (46.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/_T_764_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.190     2.788    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.995 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.995    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_765_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.384ns (53.571%)  route 1.199ns (46.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_765_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  gameTop/graphicEngineVGA/_T_765_reg[2]/Q
                         net (fo=1, routed)           1.199     2.798    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.017 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.017    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.363ns (52.459%)  route 1.235ns (47.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/_T_764_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.235     2.810    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.032 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.032    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.406ns (53.857%)  route 1.205ns (46.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           1.205     2.788    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.258     4.047 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.047    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.057ns  (logic 1.456ns (47.639%)  route 1.601ns (52.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.601     3.057    reset_IBUF
    SLICE_X58Y73         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         1.493     4.834    clock_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.224ns (26.736%)  route 0.615ns (73.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.615     0.839    reset_IBUF
    SLICE_X58Y73         FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=222, routed)         0.846     1.974    clock_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  _T_1_reg/C





