INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:05:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 buffer114/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer106/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.865ns (14.326%)  route 5.173ns (85.674%))
  Logic Levels:           13  (LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2280, unset)         0.508     0.508    buffer114/clk
                         FDRE                                         r  buffer114/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer114/dataReg_reg[2]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer114/control/Q[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 r  buffer114/control/dataReg[2]_i_2__2/O
                         net (fo=6, unplaced)         0.737     2.024    buffer114/control/dataReg_reg[2]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.067 f  buffer114/control/outputValid_i_3__16/O
                         net (fo=18, unplaced)        0.301     2.368    buffer232/fifo/Memory_reg[0][0]_0
                         LUT3 (Prop_lut3_I0_O)        0.047     2.415 f  buffer232/fifo/transmitValue_i_5__26/O
                         net (fo=3, unplaced)         0.723     3.138    buffer232/fifo/transmitValue_i_5__26_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.181 r  buffer232/fifo/dataReg[0]_i_2__6/O
                         net (fo=3, unplaced)         0.262     3.443    buffer232/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     3.486 f  buffer232/fifo/transmitValue_i_2__101/O
                         net (fo=7, unplaced)         0.412     3.898    buffer232/fifo/fullReg_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     3.941 r  buffer232/fifo/transmitValue_i_8__4/O
                         net (fo=2, unplaced)         0.255     4.196    fork95/control/generateBlocks[1].regblock/transmitValue_reg_10
                         LUT6 (Prop_lut6_I5_O)        0.043     4.239 r  fork95/control/generateBlocks[1].regblock/transmitValue_i_4__52/O
                         net (fo=3, unplaced)         0.262     4.501    control_merge11/tehb/control/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     4.544 r  control_merge11/tehb/control/transmitValue_i_4__28/O
                         net (fo=3, unplaced)         0.240     4.784    buffer209/fifo/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     4.827 f  buffer209/fifo/transmitValue_i_2__93/O
                         net (fo=6, unplaced)         0.254     5.081    fork92/control/generateBlocks[8].regblock/transmitValue_i_3__81_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.124 r  fork92/control/generateBlocks[8].regblock/transmitValue_i_5__4/O
                         net (fo=2, unplaced)         0.388     5.512    fork92/control/generateBlocks[8].regblock/Full_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     5.555 r  fork92/control/generateBlocks[8].regblock/fullReg_i_4__3/O
                         net (fo=1, unplaced)         0.377     5.932    fork92/control/generateBlocks[8].regblock/fullReg_i_4__3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.975 r  fork92/control/generateBlocks[8].regblock/fullReg_i_2__18/O
                         net (fo=6, unplaced)         0.254     6.229    buffer106/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.272 r  buffer106/control/dataReg[4]_i_1__5/O
                         net (fo=5, unplaced)         0.274     6.546    buffer106/regEnable
                         FDRE                                         r  buffer106/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2280, unset)         0.483    15.183    buffer106/clk
                         FDRE                                         r  buffer106/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer106/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  8.409    




