# Digital-Timer
This assignment uses FPGA to implement a counter that counts the seconds from 0 to 59 and
has the option to reset and pause. The output should be displayed on two seven segment
display.
