(export (version "E")
  (design
    (source "kvt/kvt.kicad_sch")
    (date "Tue Jan  2 19:52:07 2024")
    (tool "Eeschema 7.0.7")
    (sheet (number "1") (name "/") (tstamps "/")
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source "kvt.kicad_sch")
        (comment (number "1") (value ""))
        (comment (number "2") (value ""))
        (comment (number "3") (value ""))
        (comment (number "4") (value ""))
        (comment (number "5") (value ""))
        (comment (number "6") (value ""))
        (comment (number "7") (value ""))
        (comment (number "8") (value ""))
        (comment (number "9") (value "")))))
  (components
    (comp (ref "J1")
      (value "Conn_01x06_Pin")
      (footprint "Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical")
      (fields
        (field (name "VerilogCode") "// Do nothing")
        (field (name "VerilogModulePort") "2,3,5"))
      (libsource (lib "Connector") (part "Conn_01x06_Pin") (description "Generic connector, single row, 01x06, script generated"))
      (property (name "VerilogModulePort") (value "2,3,5"))
      (property (name "VerilogCode") (value "// Do nothing"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "kvt.kicad_sch"))
      (property (name "ki_description") (value "Generic connector, single row, 01x06, script generated"))
      (property (name "ki_keywords") (value "connector"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "73417a21-9c42-4702-9832-ec63427d336d"))
    (comp (ref "R1")
      (value "R")
      (libsource (lib "Device") (part "R") (description "Resistor"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "kvt.kicad_sch"))
      (property (name "ki_description") (value "Resistor"))
      (property (name "ki_keywords") (value "R res resistor"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "7b4f9616-ccd3-4604-b0c4-be98584c5a43"))
    (comp (ref "U1")
      (value "74LVC1G00")
      (footprint "Package_TO_SOT_SMD:SOT-23-5_HandSoldering")
      (datasheet "https://www.ti.com/lit/ds/symlink/sn74lvc1g00.pdf")
      (fields
        (field (name "VerilogCode") "ttl_74LVC1G00 _(A,B,Out);")
        (field (name "VerilogInclude") "ttl.v"))
      (libsource (lib "74xGxx") (part "74LVC1G00") (description "Single NAND Gate, Low-Voltage CMOS"))
      (property (name "VerilogCode") (value "ttl_74LVC1G00 _(A,B,Out);"))
      (property (name "VerilogInclude") (value "ttl.v"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "kvt.kicad_sch"))
      (property (name "ki_description") (value "Single NAND Gate, Low-Voltage CMOS"))
      (property (name "ki_keywords") (value "Single Gate NAND LVC CMOS"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "504a4355-a118-43c9-a7b5-0dbe2c3c67da"))
    (comp (ref "U2")
      (value "74LVC1G00")
      (footprint "Package_TO_SOT_SMD:SOT-23-5_HandSoldering")
      (datasheet "https://www.ti.com/lit/ds/symlink/sn74lvc1g00.pdf")
      (fields
        (field (name "VerilogCode") "ttl_74LVC1G00 _(A,B,Out);")
        (field (name "VerilogInclude") "ttl.v"))
      (libsource (lib "74xGxx") (part "74LVC1G00") (description "Single NAND Gate, Low-Voltage CMOS"))
      (property (name "VerilogCode") (value "ttl_74LVC1G00 _(A,B,Out);"))
      (property (name "VerilogInclude") (value "ttl.v"))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "kvt.kicad_sch"))
      (property (name "ki_description") (value "Single NAND Gate, Low-Voltage CMOS"))
      (property (name "ki_keywords") (value "Single Gate NAND LVC CMOS"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "d562bc2c-394e-4a47-a0fe-317a9072a6c7")))
  (libparts
    (libpart (lib "74xGxx") (part "74LVC1G00")
      (description "Single NAND Gate, Low-Voltage CMOS")
      (docs "https://www.ti.com/lit/ds/symlink/sn74lvc1g00.pdf")
      (footprints
        (fp "SOT?23*")
        (fp "Texas?R-PDSO-G5?DCK*")
        (fp "Texas?R-PDSO-N5?DRL*")
        (fp "Texas?X2SON*0.8x0.8mm*P0.48mm*"))
      (fields
        (field (name "Reference") "U1")
        (field (name "Value") "74LVC1G00")
        (field (name "Footprint") "Package_TO_SOT_SMD:SOT-23-5_HandSoldering")
        (field (name "Datasheet") "https://www.ti.com/lit/ds/symlink/sn74lvc1g00.pdf"))
      (pins
        (pin (num "1") (name "A") (type "input"))
        (pin (num "2") (name "B") (type "input"))
        (pin (num "3") (name "GND") (type "power_in"))
        (pin (num "4") (name "Out") (type "output"))
        (pin (num "5") (name "VCC") (type "power_in"))))
    (libpart (lib "Connector") (part "Conn_01x06_Pin")
      (description "Generic connector, single row, 01x06, script generated")
      (docs "~")
      (footprints
        (fp "Connector*:*_1x??_*"))
      (fields
        (field (name "Reference") "J")
        (field (name "Value") "Conn_01x06_Pin")
        (field (name "Datasheet") "~"))
      (pins
        (pin (num "1") (name "Pin_1") (type "passive"))
        (pin (num "2") (name "Pin_2") (type "passive"))
        (pin (num "3") (name "Pin_3") (type "passive"))
        (pin (num "4") (name "Pin_4") (type "passive"))
        (pin (num "5") (name "Pin_5") (type "passive"))
        (pin (num "6") (name "Pin_6") (type "passive"))))
    (libpart (lib "Device") (part "R")
      (description "Resistor")
      (docs "~")
      (footprints
        (fp "R_*"))
      (fields
        (field (name "Reference") "R")
        (field (name "Value") "R")
        (field (name "Datasheet") "~"))
      (pins
        (pin (num "1") (name "") (type "passive"))
        (pin (num "2") (name "") (type "passive")))))
  (libraries
    (library (logical "74xGxx")
      (uri "C:\\Program Files\\KiCad\\7.0\\share\\kicad\\symbols\\/74xGxx.kicad_sym"))
    (library (logical "Connector")
      (uri "C:\\Program Files\\KiCad\\7.0\\share\\kicad\\symbols\\/Connector.kicad_sym"))
    (library (logical "Device")
      (uri "C:\\Program Files\\KiCad\\7.0\\share\\kicad\\symbols\\/Device.kicad_sym")))
  (nets
    (net (code "1") (name "/A")
      (node (ref "J1") (pin "2") (pinfunction "Pin_2") (pintype "passive"))
      (node (ref "U1") (pin "1") (pinfunction "A") (pintype "input")))
    (net (code "2") (name "/B")
      (node (ref "J1") (pin "3") (pinfunction "Pin_3") (pintype "passive"))
      (node (ref "U1") (pin "2") (pinfunction "B") (pintype "input")))
    (net (code "3") (name "/OUT")
      (node (ref "J1") (pin "5") (pinfunction "Pin_5") (pintype "passive"))
      (node (ref "U2") (pin "4") (pinfunction "Out") (pintype "output")))
    (net (code "4") (name "GND")
      (node (ref "J1") (pin "4") (pinfunction "Pin_4") (pintype "passive"))
      (node (ref "J1") (pin "6") (pinfunction "Pin_6") (pintype "passive"))
      (node (ref "U1") (pin "3") (pinfunction "GND") (pintype "power_in"))
      (node (ref "U2") (pin "3") (pinfunction "GND") (pintype "power_in")))
    (net (code "5") (name "Net-(U1-Out)")
      (node (ref "U1") (pin "4") (pinfunction "Out") (pintype "output"))
      (node (ref "U2") (pin "1") (pinfunction "A") (pintype "input")))
    (net (code "6") (name "Net-(U2-B)")
      (node (ref "R1") (pin "2") (pintype "passive"))
      (node (ref "U2") (pin "2") (pinfunction "B") (pintype "input")))
    (net (code "7") (name "VCC")
      (node (ref "J1") (pin "1") (pinfunction "Pin_1") (pintype "passive"))
      (node (ref "R1") (pin "1") (pintype "passive"))
      (node (ref "U1") (pin "5") (pinfunction "VCC") (pintype "power_in"))
      (node (ref "U2") (pin "5") (pinfunction "VCC") (pintype "power_in")))))