Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Wireless_charger_stm8\PCB1.PcbDoc
Date     : 27.05.2024
Time     : 00:52:30

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.8mm) (Preferred=0.5mm) (InNet('+5'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.9mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.2mm) (Preferred=0.2mm) (InNet('ASK_Demod'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.8mm) (Preferred=0.5mm) (InNet('5VA'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Arc (51.965mm,4mm) on Top Overlay And Pad RGB1-1(50.06mm,4mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-1(16.8mm,67.1mm) on Top Layer And Track (16.3mm,65.65mm)(16.3mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-1(16.8mm,67.1mm) on Top Layer And Track (16.3mm,67.55mm)(17.3mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-1(16.8mm,67.1mm) on Top Layer And Track (17.3mm,65.65mm)(17.3mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-2(16.8mm,66.1mm) on Top Layer And Track (16.3mm,65.65mm)(16.3mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-2(16.8mm,66.1mm) on Top Layer And Track (16.3mm,65.65mm)(17.3mm,65.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C10-2(16.8mm,66.1mm) on Top Layer And Track (17.3mm,65.65mm)(17.3mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-1(21mm,60mm) on Top Layer And Track (20.5mm,58.55mm)(20.5mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-1(21mm,60mm) on Top Layer And Track (20.5mm,60.45mm)(21.5mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-1(21mm,60mm) on Top Layer And Track (21.5mm,58.55mm)(21.5mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-2(21mm,59mm) on Top Layer And Track (20.5mm,58.55mm)(20.5mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-2(21mm,59mm) on Top Layer And Track (20.5mm,58.55mm)(21.5mm,58.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C11-2(21mm,59mm) on Top Layer And Track (21.5mm,58.55mm)(21.5mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C1-2(14.3mm,39.5mm) on Top Layer And Track (13.65mm,37.3mm)(13.65mm,39.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C1-2(14.3mm,39.5mm) on Top Layer And Track (13.65mm,39.2mm)(13.65mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C1-2(14.3mm,39.5mm) on Top Layer And Track (13.65mm,40.1mm)(14.95mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C1-2(14.3mm,39.5mm) on Top Layer And Track (14.95mm,37.3mm)(14.95mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-1(19.6mm,59mm) on Top Layer And Track (19.1mm,58.55mm)(19.1mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-1(19.6mm,59mm) on Top Layer And Track (19.1mm,58.55mm)(20.1mm,58.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-1(19.6mm,59mm) on Top Layer And Track (20.1mm,58.55mm)(20.1mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-2(19.6mm,60mm) on Top Layer And Track (19.1mm,58.55mm)(19.1mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-2(19.6mm,60mm) on Top Layer And Track (19.1mm,60.45mm)(20.1mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C12-2(19.6mm,60mm) on Top Layer And Track (20.1mm,58.55mm)(20.1mm,60.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C13-2(28.6mm,64.3mm) on Top Layer And Track (27.15mm,63.8mm)(29.05mm,63.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C13-2(28.6mm,64.3mm) on Top Layer And Track (27.15mm,64.8mm)(29.05mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C13-2(28.6mm,64.3mm) on Top Layer And Track (29.05mm,63.8mm)(29.05mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-1(18.6mm,69.2mm) on Top Layer And Track (18.15mm,68.7mm)(18.15mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-1(18.6mm,69.2mm) on Top Layer And Track (18.15mm,68.7mm)(20.05mm,68.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-1(18.6mm,69.2mm) on Top Layer And Track (18.15mm,69.7mm)(20.05mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-2(19.6mm,69.2mm) on Top Layer And Track (18.15mm,68.7mm)(20.05mm,68.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-2(19.6mm,69.2mm) on Top Layer And Track (18.15mm,69.7mm)(20.05mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C14-2(19.6mm,69.2mm) on Top Layer And Track (20.05mm,68.7mm)(20.05mm,69.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-1(32.1mm,78.5mm) on Top Layer And Track (31.65mm,78mm)(31.65mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-1(32.1mm,78.5mm) on Top Layer And Track (31.65mm,78mm)(33.55mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-1(32.1mm,78.5mm) on Top Layer And Track (31.65mm,79mm)(33.55mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-2(33.1mm,78.5mm) on Top Layer And Track (31.65mm,78mm)(33.55mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-2(33.1mm,78.5mm) on Top Layer And Track (31.65mm,79mm)(33.55mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C15-2(33.1mm,78.5mm) on Top Layer And Track (33.55mm,78mm)(33.55mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-1(44.3mm,71.9mm) on Top Layer And Track (43.8mm,70.45mm)(43.8mm,72.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-1(44.3mm,71.9mm) on Top Layer And Track (43.8mm,72.35mm)(44.8mm,72.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-1(44.3mm,71.9mm) on Top Layer And Track (44.8mm,70.45mm)(44.8mm,72.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-2(44.3mm,70.9mm) on Top Layer And Track (43.8mm,70.45mm)(43.8mm,72.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-2(44.3mm,70.9mm) on Top Layer And Track (43.8mm,70.45mm)(44.8mm,70.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C16-2(44.3mm,70.9mm) on Top Layer And Track (44.8mm,70.45mm)(44.8mm,72.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C17-1(47.5mm,64.8mm) on Top Layer And Track (46.05mm,64.3mm)(47.95mm,64.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C17-1(47.5mm,64.8mm) on Top Layer And Track (46.05mm,65.3mm)(47.95mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C17-1(47.5mm,64.8mm) on Top Layer And Track (47.95mm,64.3mm)(47.95mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C18-1(6.4mm,64.3mm) on Top Layer And Track (5.95mm,63.8mm)(5.95mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C18-1(6.4mm,64.3mm) on Top Layer And Track (5.95mm,63.8mm)(7.85mm,63.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C18-1(6.4mm,64.3mm) on Top Layer And Track (5.95mm,64.8mm)(7.85mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C19-1(7.7mm,76.7mm) on Top Layer And Track (7.25mm,76.2mm)(7.25mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C19-1(7.7mm,76.7mm) on Top Layer And Track (7.25mm,76.2mm)(9.15mm,76.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C19-1(7.7mm,76.7mm) on Top Layer And Track (7.25mm,77.2mm)(9.15mm,77.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-1(17.7mm,37.9mm) on Top Layer And Track (17.05mm,37.3mm)(17.05mm,39.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-1(17.7mm,37.9mm) on Top Layer And Track (17.05mm,37.3mm)(18.35mm,37.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-1(17.7mm,37.9mm) on Top Layer And Track (18.35mm,37.3mm)(18.35mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-1(8.7mm,75.1mm) on Top Layer And Track (7.25mm,74.6mm)(9.15mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-1(8.7mm,75.1mm) on Top Layer And Track (7.25mm,75.6mm)(9.15mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-1(8.7mm,75.1mm) on Top Layer And Track (9.15mm,74.6mm)(9.15mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-2(7.7mm,75.1mm) on Top Layer And Track (7.25mm,74.6mm)(7.25mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-2(7.7mm,75.1mm) on Top Layer And Track (7.25mm,74.6mm)(9.15mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C21-2(7.7mm,75.1mm) on Top Layer And Track (7.25mm,75.6mm)(9.15mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-2(17.7mm,39.5mm) on Top Layer And Track (17.05mm,37.3mm)(17.05mm,39.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-2(17.7mm,39.5mm) on Top Layer And Track (17.05mm,39.2mm)(17.05mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-2(17.7mm,39.5mm) on Top Layer And Track (17.05mm,40.1mm)(18.35mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C2-2(17.7mm,39.5mm) on Top Layer And Track (18.35mm,37.3mm)(18.35mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C22-2(28.1mm,12.3mm) on Top Layer And Track (27.6mm,10.85mm)(27.6mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C22-2(28.1mm,12.3mm) on Top Layer And Track (27.6mm,12.75mm)(28.6mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C22-2(28.1mm,12.3mm) on Top Layer And Track (28.6mm,10.85mm)(28.6mm,12.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C23-2(19.4mm,37.9mm) on Top Layer And Track (18.75mm,37.3mm)(18.75mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C23-2(19.4mm,37.9mm) on Top Layer And Track (18.75mm,37.3mm)(20.05mm,37.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C23-2(19.4mm,37.9mm) on Top Layer And Track (20.05mm,37.3mm)(20.05mm,38.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C23-2(19.4mm,37.9mm) on Top Layer And Track (20.05mm,38.2mm)(20.05mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-1(5.3mm,48mm) on Top Layer And Track (4.8mm,47.55mm)(4.8mm,49.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-1(5.3mm,48mm) on Top Layer And Track (4.8mm,47.55mm)(5.8mm,47.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-1(5.3mm,48mm) on Top Layer And Track (5.8mm,47.55mm)(5.8mm,49.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-2(5.3mm,49mm) on Top Layer And Track (4.8mm,47.55mm)(4.8mm,49.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-2(5.3mm,49mm) on Top Layer And Track (4.8mm,49.45mm)(5.8mm,49.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C24-2(5.3mm,49mm) on Top Layer And Track (5.8mm,47.55mm)(5.8mm,49.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C26-2(36.7mm,36.6mm) on Top Layer And Track (36.05mm,34.4mm)(36.05mm,36.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C26-2(36.7mm,36.6mm) on Top Layer And Track (36.05mm,36.3mm)(36.05mm,37.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C26-2(36.7mm,36.6mm) on Top Layer And Track (36.05mm,37.2mm)(37.35mm,37.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C26-2(36.7mm,36.6mm) on Top Layer And Track (37.35mm,34.4mm)(37.35mm,37.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C27-2(38.4mm,35mm) on Top Layer And Track (37.75mm,34.4mm)(37.75mm,37.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C27-2(38.4mm,35mm) on Top Layer And Track (37.75mm,34.4mm)(39.05mm,34.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C27-2(38.4mm,35mm) on Top Layer And Track (39.05mm,34.4mm)(39.05mm,35.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C27-2(38.4mm,35mm) on Top Layer And Track (39.05mm,35.3mm)(39.05mm,37.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C3-1(16mm,37.9mm) on Top Layer And Track (15.35mm,37.3mm)(15.35mm,39.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C3-1(16mm,37.9mm) on Top Layer And Track (15.35mm,37.3mm)(16.65mm,37.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C3-1(16mm,37.9mm) on Top Layer And Track (16.65mm,37.3mm)(16.65mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C4-2(12.6mm,39.5mm) on Top Layer And Track (11.95mm,37.3mm)(11.95mm,39.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C4-2(12.6mm,39.5mm) on Top Layer And Track (11.95mm,39.2mm)(11.95mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C4-2(12.6mm,39.5mm) on Top Layer And Track (11.95mm,40.1mm)(13.25mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C4-2(12.6mm,39.5mm) on Top Layer And Track (13.25mm,37.3mm)(13.25mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-1(40.9mm,30.7mm) on Top Layer And Track (40.4mm,29.25mm)(40.4mm,31.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-1(40.9mm,30.7mm) on Top Layer And Track (40.4mm,31.15mm)(41.4mm,31.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-1(40.9mm,30.7mm) on Top Layer And Track (41.4mm,29.25mm)(41.4mm,31.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-2(40.9mm,29.7mm) on Top Layer And Track (40.4mm,29.25mm)(40.4mm,31.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-2(40.9mm,29.7mm) on Top Layer And Track (40.4mm,29.25mm)(41.4mm,29.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C6-2(40.9mm,29.7mm) on Top Layer And Track (41.4mm,29.25mm)(41.4mm,31.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C7-1(31.9mm,10.9mm) on Top Layer And Track (31.4mm,10.45mm)(31.4mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C7-1(31.9mm,10.9mm) on Top Layer And Track (31.4mm,10.45mm)(32.4mm,10.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C7-1(31.9mm,10.9mm) on Top Layer And Track (32.4mm,10.45mm)(32.4mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(44.5mm,5.1mm) on Top Layer And Track (44.05mm,4.6mm)(44.05mm,5.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(44.5mm,5.1mm) on Top Layer And Track (44.05mm,4.6mm)(45.95mm,4.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C8-1(44.5mm,5.1mm) on Top Layer And Track (44.05mm,5.6mm)(45.95mm,5.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C9-2(19.6mm,63.9mm) on Top Layer And Track (18.15mm,63.4mm)(20.05mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C9-2(19.6mm,63.9mm) on Top Layer And Track (18.15mm,64.4mm)(20.05mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad C9-2(19.6mm,63.9mm) on Top Layer And Track (20.05mm,63.4mm)(20.05mm,64.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-1(7.6mm,25.1mm) on Top Layer And Track (6.8mm,24.3mm)(6.8mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-1(7.6mm,25.1mm) on Top Layer And Track (6.8mm,24.3mm)(7.6mm,24.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-1(7.6mm,25.1mm) on Top Layer And Track (6.8mm,25.9mm)(7.6mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-2(10.8mm,25.1mm) on Top Layer And Track (10.8mm,24.3mm)(11.6mm,24.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-2(10.8mm,25.1mm) on Top Layer And Track (10.8mm,25.9mm)(11.6mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D1-2(10.8mm,25.1mm) on Top Layer And Track (11.6mm,24.3mm)(11.6mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D2-1(10.8mm,27.5mm) on Top Layer And Track (10.8mm,26.7mm)(11.6mm,26.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D2-1(10.8mm,27.5mm) on Top Layer And Track (10.8mm,28.3mm)(11.6mm,28.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D2-1(10.8mm,27.5mm) on Top Layer And Track (11.6mm,26.7mm)(11.6mm,28.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D3-1(19.4mm,25.1mm) on Top Layer And Track (19.4mm,24.3mm)(20.2mm,24.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D3-1(19.4mm,25.1mm) on Top Layer And Track (19.4mm,25.9mm)(20.2mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D3-1(19.4mm,25.1mm) on Top Layer And Track (20.2mm,24.3mm)(20.2mm,25.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D4-1(16.2mm,27.5mm) on Top Layer And Track (15.4mm,26.7mm)(15.4mm,28.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D4-1(16.2mm,27.5mm) on Top Layer And Track (15.4mm,26.7mm)(16.2mm,26.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D4-1(16.2mm,27.5mm) on Top Layer And Track (15.4mm,28.3mm)(16.2mm,28.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-1(21.8mm,67.1mm) on Top Layer And Track (21.8mm,66.3mm)(22.6mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-1(21.8mm,67.1mm) on Top Layer And Track (21.8mm,67.9mm)(22.6mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-1(21.8mm,67.1mm) on Top Layer And Track (22.6mm,66.3mm)(22.6mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-2(18.6mm,67.1mm) on Top Layer And Track (17.8mm,66.3mm)(17.8mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-2(18.6mm,67.1mm) on Top Layer And Track (17.8mm,66.3mm)(18.6mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D5-2(18.6mm,67.1mm) on Top Layer And Track (17.8mm,67.9mm)(18.6mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D6-2(10.6mm,53.2mm) on Top Layer And Track (10.6mm,52.4mm)(11.4mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D6-2(10.6mm,53.2mm) on Top Layer And Track (10.6mm,54mm)(11.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D6-2(10.6mm,53.2mm) on Top Layer And Track (11.4mm,52.4mm)(11.4mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D9-2(18.1mm,53.2mm) on Top Layer And Track (17.3mm,52.4mm)(17.3mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D9-2(18.1mm,53.2mm) on Top Layer And Track (17.3mm,52.4mm)(18.1mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad D9-2(18.1mm,53.2mm) on Top Layer And Track (17.3mm,54mm)(18.1mm,54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad L1-2(5.35mm,42.3mm) on Top Layer And Track (3.35mm,36mm)(3.35mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad L1-2(5.35mm,42.3mm) on Top Layer And Track (3.35mm,44mm)(7.35mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad L1-2(5.35mm,42.3mm) on Top Layer And Track (7.35mm,40mm)(7.35mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q1-3(7.58mm,22.25mm) on Top Layer And Track (7.833mm,21.24mm)(7.833mm,21.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q1-3(7.58mm,22.25mm) on Top Layer And Track (7.833mm,22.755mm)(7.833mm,23.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.2mm) Between Pad Q2-3(8.5mm,31.61mm) on Top Layer And Text "Q2" (8.862mm,32.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2-3(8.5mm,31.61mm) on Top Layer And Track (7.49mm,31.357mm)(7.995mm,31.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q2-3(8.5mm,31.61mm) on Top Layer And Track (9.005mm,31.357mm)(9.51mm,31.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q4-3(18.45mm,29.18mm) on Top Layer And Track (17.44mm,29.433mm)(17.945mm,29.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.2mm) Between Pad Q4-3(18.45mm,29.18mm) on Top Layer And Track (18.955mm,29.433mm)(19.46mm,29.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-1(28.6mm,52.5mm) on Top Layer And Track (28.1mm,52.05mm)(28.1mm,53.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-1(28.6mm,52.5mm) on Top Layer And Track (28.1mm,52.05mm)(29.1mm,52.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-1(28.6mm,52.5mm) on Top Layer And Track (29.1mm,52.05mm)(29.1mm,53.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-2(28.6mm,53.5mm) on Top Layer And Track (28.1mm,52.05mm)(28.1mm,53.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-2(28.6mm,53.5mm) on Top Layer And Track (28.1mm,53.95mm)(29.1mm,53.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R10-2(28.6mm,53.5mm) on Top Layer And Track (29.1mm,52.05mm)(29.1mm,53.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R1-1(39.2mm,30.7mm) on Top Layer And Track (37.9mm,30.05mm)(39.8mm,30.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R1-1(39.2mm,30.7mm) on Top Layer And Track (37mm,31.35mm)(39.8mm,31.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R1-1(39.2mm,30.7mm) on Top Layer And Track (39.8mm,30.05mm)(39.8mm,31.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R11-1(18.6mm,70.8mm) on Top Layer And Track (18mm,70.15mm)(18mm,71.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R11-1(18.6mm,70.8mm) on Top Layer And Track (18mm,70.15mm)(20.8mm,70.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R11-1(18.6mm,70.8mm) on Top Layer And Track (18mm,71.45mm)(19.9mm,71.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R12-2(23.4mm,70.8mm) on Top Layer And Track (21.2mm,70.15mm)(24mm,70.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R12-2(23.4mm,70.8mm) on Top Layer And Track (21.2mm,71.45mm)(23.1mm,71.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R12-2(23.4mm,70.8mm) on Top Layer And Track (23.1mm,71.45mm)(24mm,71.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R12-2(23.4mm,70.8mm) on Top Layer And Track (24mm,70.15mm)(24mm,71.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R13-2(39.7mm,78.4mm) on Top Layer And Track (39.25mm,77.9mm)(39.25mm,78.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R13-2(39.7mm,78.4mm) on Top Layer And Track (39.25mm,77.9mm)(41.15mm,77.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R13-2(39.7mm,78.4mm) on Top Layer And Track (39.25mm,78.9mm)(41.15mm,78.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R14-1(39.7mm,70.9mm) on Top Layer And Track (38.25mm,70.4mm)(40.15mm,70.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R14-1(39.7mm,70.9mm) on Top Layer And Track (38.25mm,71.4mm)(40.15mm,71.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R14-1(39.7mm,70.9mm) on Top Layer And Track (40.15mm,70.4mm)(40.15mm,71.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R15-2(36.4mm,70.9mm) on Top Layer And Track (35.95mm,70.4mm)(35.95mm,71.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R15-2(36.4mm,70.9mm) on Top Layer And Track (35.95mm,70.4mm)(37.85mm,70.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R15-2(36.4mm,70.9mm) on Top Layer And Track (35.95mm,71.4mm)(37.85mm,71.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-1(42.7mm,72.5mm) on Top Layer And Track (42.05mm,70.3mm)(42.05mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-1(42.7mm,72.5mm) on Top Layer And Track (42.05mm,73.1mm)(43.35mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-1(42.7mm,72.5mm) on Top Layer And Track (43.35mm,71.2mm)(43.35mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-2(42.7mm,70.9mm) on Top Layer And Track (42.05mm,70.3mm)(42.05mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-2(42.7mm,70.9mm) on Top Layer And Track (42.05mm,70.3mm)(43.35mm,70.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-2(42.7mm,70.9mm) on Top Layer And Track (43.35mm,70.3mm)(43.35mm,71.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R16-2(42.7mm,70.9mm) on Top Layer And Track (43.35mm,71.2mm)(43.35mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R17-2(42.7mm,74.5mm) on Top Layer And Track (42.05mm,73.9mm)(42.05mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R17-2(42.7mm,74.5mm) on Top Layer And Track (42.05mm,73.9mm)(43.35mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R17-2(42.7mm,74.5mm) on Top Layer And Track (43.35mm,73.9mm)(43.35mm,74.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R17-2(42.7mm,74.5mm) on Top Layer And Track (43.35mm,74.8mm)(43.35mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-1(35.5mm,73.4mm) on Top Layer And Track (34.05mm,72.9mm)(35.95mm,72.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-1(35.5mm,73.4mm) on Top Layer And Track (34.05mm,73.9mm)(35.95mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-1(35.5mm,73.4mm) on Top Layer And Track (35.95mm,72.9mm)(35.95mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-2(34.5mm,73.4mm) on Top Layer And Track (34.05mm,72.9mm)(34.05mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-2(34.5mm,73.4mm) on Top Layer And Track (34.05mm,72.9mm)(35.95mm,72.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R18-2(34.5mm,73.4mm) on Top Layer And Track (34.05mm,73.9mm)(35.95mm,73.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R19-2(47.5mm,73.7mm) on Top Layer And Track (47mm,73.25mm)(47mm,75.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R19-2(47.5mm,73.7mm) on Top Layer And Track (47mm,73.25mm)(48mm,73.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R19-2(47.5mm,73.7mm) on Top Layer And Track (48mm,73.25mm)(48mm,75.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R20-1(46.5mm,67.6mm) on Top Layer And Track (46.05mm,67.1mm)(46.05mm,68.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R20-1(46.5mm,67.6mm) on Top Layer And Track (46.05mm,67.1mm)(47.95mm,67.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R20-1(46.5mm,67.6mm) on Top Layer And Track (46.05mm,68.1mm)(47.95mm,68.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R21-2(33.9mm,41.5mm) on Top Layer And Track (33.4mm,41.05mm)(33.4mm,42.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R21-2(33.9mm,41.5mm) on Top Layer And Track (33.4mm,41.05mm)(34.4mm,41.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R21-2(33.9mm,41.5mm) on Top Layer And Track (34.4mm,41.05mm)(34.4mm,42.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R2-2(30.5mm,11.9mm) on Top Layer And Track (30mm,10.45mm)(30mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R2-2(30.5mm,11.9mm) on Top Layer And Track (30mm,12.35mm)(31mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R2-2(30.5mm,11.9mm) on Top Layer And Track (31mm,10.45mm)(31mm,12.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R22-1(2.5mm,64.3mm) on Top Layer And Track (2mm,62.85mm)(2mm,64.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R22-1(2.5mm,64.3mm) on Top Layer And Track (2mm,64.75mm)(3mm,64.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R22-1(2.5mm,64.3mm) on Top Layer And Track (3mm,62.85mm)(3mm,64.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R23-1(2.5mm,66.7mm) on Top Layer And Track (2.05mm,66.2mm)(2.05mm,67.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R23-1(2.5mm,66.7mm) on Top Layer And Track (2.05mm,66.2mm)(3.95mm,66.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R23-1(2.5mm,66.7mm) on Top Layer And Track (2.05mm,67.2mm)(3.95mm,67.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-1(6.1mm,75.4mm) on Top Layer And Track (5.6mm,74.95mm)(5.6mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-1(6.1mm,75.4mm) on Top Layer And Track (5.6mm,74.95mm)(6.6mm,74.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-1(6.1mm,75.4mm) on Top Layer And Track (6.6mm,74.95mm)(6.6mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-2(6.1mm,76.4mm) on Top Layer And Track (5.6mm,74.95mm)(5.6mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-2(6.1mm,76.4mm) on Top Layer And Track (5.6mm,76.85mm)(6.6mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R25-2(6.1mm,76.4mm) on Top Layer And Track (6.6mm,74.95mm)(6.6mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R26-2(11.1mm,73.7mm) on Top Layer And Track (11.55mm,73.2mm)(11.55mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R26-2(11.1mm,73.7mm) on Top Layer And Track (9.65mm,73.2mm)(11.55mm,73.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R26-2(11.1mm,73.7mm) on Top Layer And Track (9.65mm,74.2mm)(11.55mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R27-1(25.5mm,73.7mm) on Top Layer And Track (25mm,73.25mm)(25mm,75.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R27-1(25.5mm,73.7mm) on Top Layer And Track (25mm,73.25mm)(26mm,73.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R27-1(25.5mm,73.7mm) on Top Layer And Track (26mm,73.25mm)(26mm,75.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R28-1(12.6mm,73.7mm) on Top Layer And Track (12.15mm,73.2mm)(12.15mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R28-1(12.6mm,73.7mm) on Top Layer And Track (12.15mm,73.2mm)(14.05mm,73.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R28-1(12.6mm,73.7mm) on Top Layer And Track (12.15mm,74.2mm)(14.05mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R29-2(20.4mm,78.2mm) on Top Layer And Track (19.8mm,77.55mm)(19.8mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R29-2(20.4mm,78.2mm) on Top Layer And Track (19.8mm,77.55mm)(20.7mm,77.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R29-2(20.4mm,78.2mm) on Top Layer And Track (19.8mm,78.85mm)(22.6mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R29-2(20.4mm,78.2mm) on Top Layer And Track (20.7mm,77.55mm)(22.6mm,77.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-1(23.7mm,78.2mm) on Top Layer And Track (23.1mm,77.55mm)(23.1mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-1(23.7mm,78.2mm) on Top Layer And Track (23.1mm,78.85mm)(25mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-2(25.3mm,78.2mm) on Top Layer And Track (23.1mm,77.55mm)(25.9mm,77.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-2(25.3mm,78.2mm) on Top Layer And Track (23.1mm,78.85mm)(25mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-2(25.3mm,78.2mm) on Top Layer And Track (25.9mm,77.55mm)(25.9mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R30-2(25.3mm,78.2mm) on Top Layer And Track (25mm,78.85mm)(25.9mm,78.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-1(21.2mm,75.5mm) on Top Layer And Track (20.7mm,74.05mm)(20.7mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-1(21.2mm,75.5mm) on Top Layer And Track (20.7mm,75.95mm)(21.7mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-1(21.2mm,75.5mm) on Top Layer And Track (21.7mm,74.05mm)(21.7mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-2(21.2mm,74.5mm) on Top Layer And Track (20.7mm,74.05mm)(20.7mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-2(21.2mm,74.5mm) on Top Layer And Track (20.7mm,74.05mm)(21.7mm,74.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R31-2(21.2mm,74.5mm) on Top Layer And Track (21.7mm,74.05mm)(21.7mm,75.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R3-2(30.5mm,13.6mm) on Top Layer And Track (29.05mm,13.1mm)(30.95mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R3-2(30.5mm,13.6mm) on Top Layer And Track (29.05mm,14.1mm)(30.95mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R3-2(30.5mm,13.6mm) on Top Layer And Track (30.95mm,13.1mm)(30.95mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R32-2(5.3mm,50.3mm) on Top Layer And Track (4.8mm,49.85mm)(4.8mm,51.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R32-2(5.3mm,50.3mm) on Top Layer And Track (4.8mm,49.85mm)(5.8mm,49.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R32-2(5.3mm,50.3mm) on Top Layer And Track (5.8mm,49.85mm)(5.8mm,51.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R34-1(2.1mm,51.3mm) on Top Layer And Track (1.5mm,50.65mm)(1.5mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R34-1(2.1mm,51.3mm) on Top Layer And Track (1.5mm,50.65mm)(4.3mm,50.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R34-1(2.1mm,51.3mm) on Top Layer And Track (1.5mm,51.95mm)(3.4mm,51.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R35-2(16mm,51.2mm) on Top Layer And Track (15.5mm,49.75mm)(15.5mm,51.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R35-2(16mm,51.2mm) on Top Layer And Track (15.5mm,51.65mm)(16.5mm,51.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R35-2(16mm,51.2mm) on Top Layer And Track (16.5mm,49.75mm)(16.5mm,51.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R36-2(19.7mm,51.2mm) on Top Layer And Track (19.1mm,50.55mm)(19.1mm,51.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R36-2(19.7mm,51.2mm) on Top Layer And Track (19.1mm,50.55mm)(20mm,50.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R36-2(19.7mm,51.2mm) on Top Layer And Track (19.1mm,51.85mm)(21.9mm,51.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R36-2(19.7mm,51.2mm) on Top Layer And Track (20mm,50.55mm)(21.9mm,50.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R37-2(13.6mm,51.2mm) on Top Layer And Track (13.15mm,50.7mm)(13.15mm,51.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R37-2(13.6mm,51.2mm) on Top Layer And Track (13.15mm,50.7mm)(15.05mm,50.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R37-2(13.6mm,51.2mm) on Top Layer And Track (13.15mm,51.7mm)(15.05mm,51.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R38-2(37.8mm,62.7mm) on Top Layer And Track (37.3mm,62.25mm)(37.3mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R38-2(37.8mm,62.7mm) on Top Layer And Track (37.3mm,62.25mm)(38.3mm,62.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R38-2(37.8mm,62.7mm) on Top Layer And Track (38.3mm,62.25mm)(38.3mm,64.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R39-2(37.8mm,59.1mm) on Top Layer And Track (37.15mm,58.5mm)(37.15mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R39-2(37.8mm,59.1mm) on Top Layer And Track (37.15mm,58.5mm)(38.45mm,58.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R39-2(37.8mm,59.1mm) on Top Layer And Track (38.45mm,58.5mm)(38.45mm,59.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R39-2(37.8mm,59.1mm) on Top Layer And Track (38.45mm,59.4mm)(38.45mm,61.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R40-1(55.5mm,47mm) on Top Layer And Track (55mm,45.55mm)(55mm,47.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R40-1(55.5mm,47mm) on Top Layer And Track (55mm,47.45mm)(56mm,47.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R40-1(55.5mm,47mm) on Top Layer And Track (56mm,45.55mm)(56mm,47.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R4-1(51.8mm,8mm) on Top Layer And Track (51.3mm,7.55mm)(51.3mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R4-1(51.8mm,8mm) on Top Layer And Track (51.3mm,7.55mm)(52.3mm,7.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R4-1(51.8mm,8mm) on Top Layer And Track (52.3mm,7.55mm)(52.3mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R41-1(55.5mm,37.5mm) on Top Layer And Track (53.5mm,35.8mm)(53.5mm,43.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R41-1(55.5mm,37.5mm) on Top Layer And Track (53.5mm,35.8mm)(57.5mm,35.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R41-1(55.5mm,37.5mm) on Top Layer And Track (57.5mm,35.8mm)(57.5mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-1(50.4mm,9mm) on Top Layer And Track (49.9mm,7.55mm)(49.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-1(50.4mm,9mm) on Top Layer And Track (49.9mm,9.45mm)(50.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-1(50.4mm,9mm) on Top Layer And Track (50.9mm,7.55mm)(50.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-2(50.4mm,8mm) on Top Layer And Track (49.9mm,7.55mm)(49.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-2(50.4mm,8mm) on Top Layer And Track (49.9mm,7.55mm)(50.9mm,7.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R42-2(50.4mm,8mm) on Top Layer And Track (50.9mm,7.55mm)(50.9mm,9.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-1(18.6mm,62.4mm) on Top Layer And Track (18.15mm,61.9mm)(18.15mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-1(18.6mm,62.4mm) on Top Layer And Track (18.15mm,61.9mm)(20.05mm,61.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-1(18.6mm,62.4mm) on Top Layer And Track (18.15mm,62.9mm)(20.05mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-2(19.6mm,62.4mm) on Top Layer And Track (18.15mm,61.9mm)(20.05mm,61.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-2(19.6mm,62.4mm) on Top Layer And Track (18.15mm,62.9mm)(20.05mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R43-2(19.6mm,62.4mm) on Top Layer And Track (20.05mm,61.9mm)(20.05mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-1(46.5mm,66.2mm) on Top Layer And Track (46.05mm,65.7mm)(46.05mm,66.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-1(46.5mm,66.2mm) on Top Layer And Track (46.05mm,65.7mm)(47.95mm,65.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-1(46.5mm,66.2mm) on Top Layer And Track (46.05mm,66.7mm)(47.95mm,66.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-2(47.5mm,66.2mm) on Top Layer And Track (46.05mm,65.7mm)(47.95mm,65.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-2(47.5mm,66.2mm) on Top Layer And Track (46.05mm,66.7mm)(47.95mm,66.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R44-2(47.5mm,66.2mm) on Top Layer And Track (47.95mm,65.7mm)(47.95mm,66.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-1(46.5mm,69mm) on Top Layer And Track (46.05mm,68.5mm)(46.05mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-1(46.5mm,69mm) on Top Layer And Track (46.05mm,68.5mm)(47.95mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-1(46.5mm,69mm) on Top Layer And Track (46.05mm,69.5mm)(47.95mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-2(47.5mm,69mm) on Top Layer And Track (46.05mm,68.5mm)(47.95mm,68.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-2(47.5mm,69mm) on Top Layer And Track (46.05mm,69.5mm)(47.95mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R45-2(47.5mm,69mm) on Top Layer And Track (47.95mm,68.5mm)(47.95mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R46-1(28.6mm,54.8mm) on Top Layer And Track (28.1mm,54.35mm)(28.1mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R46-1(28.6mm,54.8mm) on Top Layer And Track (28.1mm,54.35mm)(29.1mm,54.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R46-1(28.6mm,54.8mm) on Top Layer And Track (29.1mm,54.35mm)(29.1mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R47-1(28.6mm,57.1mm) on Top Layer And Track (28.1mm,56.65mm)(28.1mm,58.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R47-1(28.6mm,57.1mm) on Top Layer And Track (28.1mm,56.65mm)(29.1mm,56.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R47-1(28.6mm,57.1mm) on Top Layer And Track (29.1mm,56.65mm)(29.1mm,58.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-1(28.6mm,59.4mm) on Top Layer And Track (28.1mm,58.95mm)(28.1mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-1(28.6mm,59.4mm) on Top Layer And Track (28.1mm,58.95mm)(29.1mm,58.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-1(28.6mm,59.4mm) on Top Layer And Track (29.1mm,58.95mm)(29.1mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-2(28.6mm,60.4mm) on Top Layer And Track (28.1mm,58.95mm)(28.1mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-2(28.6mm,60.4mm) on Top Layer And Track (28.1mm,60.85mm)(29.1mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R48-2(28.6mm,60.4mm) on Top Layer And Track (29.1mm,58.95mm)(29.1mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R49-1(28.6mm,61.7mm) on Top Layer And Track (28.1mm,61.25mm)(28.1mm,63.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R49-1(28.6mm,61.7mm) on Top Layer And Track (28.1mm,61.25mm)(29.1mm,61.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R49-1(28.6mm,61.7mm) on Top Layer And Track (29.1mm,61.25mm)(29.1mm,63.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-1(27.1mm,58.1mm) on Top Layer And Track (26.6mm,57.65mm)(26.6mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-1(27.1mm,58.1mm) on Top Layer And Track (26.6mm,57.65mm)(27.6mm,57.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-1(27.1mm,58.1mm) on Top Layer And Track (27.6mm,57.65mm)(27.6mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-2(27.1mm,59.1mm) on Top Layer And Track (26.6mm,57.65mm)(26.6mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-2(27.1mm,59.1mm) on Top Layer And Track (26.6mm,59.55mm)(27.6mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R50-2(27.1mm,59.1mm) on Top Layer And Track (27.6mm,57.65mm)(27.6mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R51-2(12.2mm,65.8mm) on Top Layer And Track (10.75mm,65.3mm)(12.65mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R51-2(12.2mm,65.8mm) on Top Layer And Track (10.75mm,66.3mm)(12.65mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R51-2(12.2mm,65.8mm) on Top Layer And Track (12.65mm,65.3mm)(12.65mm,66.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R52-1(8.8mm,64.3mm) on Top Layer And Track (8.35mm,63.8mm)(10.25mm,63.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R52-1(8.8mm,64.3mm) on Top Layer And Track (8.35mm,63.8mm)(8.35mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R52-1(8.8mm,64.3mm) on Top Layer And Track (8.35mm,64.8mm)(10.25mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R53-1(11.2mm,64.3mm) on Top Layer And Track (10.75mm,63.8mm)(10.75mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R53-1(11.2mm,64.3mm) on Top Layer And Track (10.75mm,63.8mm)(12.65mm,63.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R53-1(11.2mm,64.3mm) on Top Layer And Track (10.75mm,64.8mm)(12.65mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-1(10.1mm,75.1mm) on Top Layer And Track (9.65mm,74.6mm)(11.55mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-1(10.1mm,75.1mm) on Top Layer And Track (9.65mm,74.6mm)(9.65mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-1(10.1mm,75.1mm) on Top Layer And Track (9.65mm,75.6mm)(11.55mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-2(11.1mm,75.1mm) on Top Layer And Track (11.55mm,74.6mm)(11.55mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-2(11.1mm,75.1mm) on Top Layer And Track (9.65mm,74.6mm)(11.55mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R54-2(11.1mm,75.1mm) on Top Layer And Track (9.65mm,75.6mm)(11.55mm,75.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R6-2(20.9mm,65.3mm) on Top Layer And Track (20.45mm,64.8mm)(20.45mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R6-2(20.9mm,65.3mm) on Top Layer And Track (20.45mm,64.8mm)(22.35mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R6-2(20.9mm,65.3mm) on Top Layer And Track (20.45mm,65.8mm)(22.35mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R7-1(18.6mm,65.3mm) on Top Layer And Track (18.15mm,64.8mm)(18.15mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R7-1(18.6mm,65.3mm) on Top Layer And Track (18.15mm,64.8mm)(20.05mm,64.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R7-1(18.6mm,65.3mm) on Top Layer And Track (18.15mm,65.8mm)(20.05mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-1(17.1mm,59mm) on Top Layer And Track (15.65mm,58.5mm)(17.55mm,58.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-1(17.1mm,59mm) on Top Layer And Track (15.65mm,59.5mm)(17.55mm,59.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-1(17.1mm,59mm) on Top Layer And Track (17.55mm,58.5mm)(17.55mm,59.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-2(16.1mm,59mm) on Top Layer And Track (15.65mm,58.5mm)(15.65mm,59.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-2(16.1mm,59mm) on Top Layer And Track (15.65mm,58.5mm)(17.55mm,58.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R8-2(16.1mm,59mm) on Top Layer And Track (15.65mm,59.5mm)(17.55mm,59.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R9-1(25.5mm,62.4mm) on Top Layer And Track (25mm,61.95mm)(25mm,63.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R9-1(25.5mm,62.4mm) on Top Layer And Track (25mm,61.95mm)(26mm,61.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad R9-1(25.5mm,62.4mm) on Top Layer And Track (26mm,61.95mm)(26mm,63.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad RGB1-1(50.06mm,4mm) on Multi-Layer And Track (49.465mm,2.53mm)(49.465mm,4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad RGB1-1(50.06mm,4mm) on Multi-Layer And Track (49.465mm,2.53mm)(49.465mm,5.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad TP1-1(21.1mm,41mm) on Top Layer And Text "C23" (19.338mm,44.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad TP7-1(22.9mm,62.7mm) on Top Layer And Text "R43" (20.669mm,61.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad TP7-1(22.9mm,62.7mm) on Top Layer And Text "R6" (22.838mm,65.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad TP9-1(26.9mm,60.9mm) on Top Layer And Text "TP7" (21.969mm,59.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-1(27.3mm,74.71mm) on Top Layer And Track (28.3mm,66.71mm)(28.3mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad U1-1(27.3mm,74.71mm) on Top Layer And Track (28.3mm,75.11mm)(31.7mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-13(32.7mm,68.36mm) on Top Layer And Track (31.7mm,66.71mm)(31.7mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad U1-14(32.7mm,67.09mm) on Top Layer And Track (28.3mm,66.71mm)(31.7mm,66.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-14(32.7mm,67.09mm) on Top Layer And Track (31.7mm,66.71mm)(31.7mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-2(27.3mm,73.44mm) on Top Layer And Track (28.3mm,66.71mm)(28.3mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-4(27.3mm,70.9mm) on Top Layer And Track (28.3mm,66.71mm)(28.3mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-5(27.3mm,69.63mm) on Top Layer And Track (28.3mm,66.71mm)(28.3mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.2mm) Between Pad U1-7(27.3mm,67.09mm) on Top Layer And Text "R9" (26.262mm,64.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-7(27.3mm,67.09mm) on Top Layer And Track (28.3mm,66.71mm)(28.3mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.2mm) Between Pad U1-7(27.3mm,67.09mm) on Top Layer And Track (28.3mm,66.71mm)(31.7mm,66.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U1-9(32.7mm,73.44mm) on Top Layer And Track (31.7mm,66.71mm)(31.7mm,75.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-11(13.3mm,5mm) on Top Layer And Track (9.11mm,6mm)(17.51mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-12(12.03mm,5mm) on Top Layer And Track (9.11mm,6mm)(17.51mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-4(13.3mm,10.4mm) on Top Layer And Track (9.11mm,9.4mm)(17.51mm,9.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-6(10.76mm,10.4mm) on Top Layer And Track (9.11mm,9.4mm)(17.51mm,9.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.2mm) Between Pad U2-8(17.11mm,5mm) on Top Layer And Track (17.51mm,6mm)(17.51mm,9.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-8(17.11mm,5mm) on Top Layer And Track (9.11mm,6mm)(17.51mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad U2-9(15.84mm,5mm) on Top Layer And Track (9.11mm,6mm)(17.51mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad XTAL1-2(43.1mm,28.3mm) on Top Layer And Track (41.95mm,31.25mm)(42.2mm,31.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad XTAL1-2(43.1mm,28.3mm) on Top Layer And Track (41.9mm,15.85mm)(41.9mm,31.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Pad XTAL1-2(43.1mm,28.3mm) on Top Layer And Track (41.9mm,31.25mm)(41.95mm,31.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad XTAL1-2(43.1mm,28.3mm) on Top Layer And Track (42.2mm,31.25mm)(44.3mm,31.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.2mm) Between Pad XTAL1-2(43.1mm,28.3mm) on Top Layer And Track (44.3mm,15.85mm)(44.3mm,31.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
Rule Violations :377

Processing Rule : Silk to Silk (Clearance=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.184mm < 0.8mm) Between Board Edge And Text "C15" (33.996mm,78.038mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.684mm < 0.8mm) Between Board Edge And Text "C19" (5.196mm,77.538mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.484mm < 0.8mm) Between Board Edge And Text "R29" (13.169mm,77.738mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.084mm < 0.8mm) Between Board Edge And Text "R30" (26.969mm,78.138mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.484mm < 0.8mm) Between Board Edge And Text "R34" (2.262mm,46.069mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.584mm < 0.8mm) Between Board Edge And Text "TP2" (19.969mm,0.838mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.8mm) Between Board Edge And Track (25.265mm,0mm)(25.265mm,0.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.8mm) Between Board Edge And Track (25.265mm,0mm)(34.735mm,0mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.8mm) Between Board Edge And Track (34.735mm,0mm)(34.735mm,0.75mm) on Top Overlay 
Rule Violations :9

Processing Rule : Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery'))
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SIP Component J1-USB4800-03-A_REVA (30mm,2.1mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SIP Component RGB1-Common anode (51.965mm,4mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SIP Component WtB1 (47.5mm,2.2mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C22-Cap (28.1mm,11.8mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C26-Cap (36.7mm,35mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C27-Cap (38.4mm,36.6mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C5-Cap (40.9mm,25.9mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C6-Cap (40.9mm,30.2mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C7-Cap (31.9mm,11.4mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component C8-Cap (45mm,5.1mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R1-Res1 (39.2mm,30.7mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R2-Res1 (30.5mm,11.4mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R3-Res1 (30mm,13.6mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R42-Res1 (50.4mm,8.5mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R4-Res1 (51.8mm,8.5mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component R5-Res1 (49mm,8.5mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SMT Small Component XTAL1-8MHz (43.1mm,23.55mm) on Top Layer 
   Violation between Room Definition: Between Room MSU_and_periphery (Bounding Region = (161.6mm, 51.5mm, 287.203mm, 73.471mm) (InComponentClass('MSU_and_periphery')) And SOIC Component MSU1-STM8S003F3P6 (32.4mm,30.4mm) on Top Layer 
Rule Violations :18

Processing Rule : Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge'))
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C1-Cap (14.3mm,37.9mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C23-Cap (19.4mm,39.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C24-Cap (5.3mm,48.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C25-Cap (16mm,48.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C2-Cap (17.7mm,37.9mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C3-Cap (16mm,37.9mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component C4-Cap (12.6mm,37.9mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D1-D Schottky (9.2mm,25.1mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D2-D Schottky (9.2mm,27.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D3-D Schottky (17.8mm,25.1mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D4-D Schottky (17.8mm,27.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D6-D Schottky (9mm,53.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D7-D Schottky (3.7mm,53.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D8-D Schottky (14.4mm,53.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component D9-D Schottky (19.7mm,53.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component L1-Inductor (5.35mm,40mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component Q1-MOSFET-N (8.59mm,22.25mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component Q2-MOSFET-N (8.5mm,30.6mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component Q3-MOSFET-N (18.4mm,22.3mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component Q4-MOSFET-N (18.45mm,30.19mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R32-Res1 (5.3mm,50.8mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R33-Res1 (10mm,51.3mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R34-Res1 (2.1mm,51.3mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R35-Res1 (16mm,50.7mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R36-Res1 (21.3mm,51.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component R37-Res1 (14.1mm,51.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP1-TP (21.1mm,41mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP2-TP (22.4mm,3.5mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP3-TP (27.65mm,26.2mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP4-TP (23.2mm,48.4mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP5-TP (19.3mm,10.4mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SMT Small Component TP6-TP (10.8mm,14.4mm) on Top Layer 
   Violation between Room Definition: Between Room H-Bridge (Bounding Region = (161.643mm, 38.724mm, 329.918mm, 50.154mm) (InComponentClass('H-Bridge')) And SOIC Component U2-LM324N (13.3mm,7.7mm) on Top Layer 
Rule Violations :33

Processing Rule : Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control'))
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C10-Cap (16.8mm,66.6mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C11-Cap (21mm,59.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C12-Cap (19.6mm,59.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C13-Cap (28.1mm,64.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C14-Cap (19.1mm,69.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C15-Cap (32.6mm,78.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C16-Cap (44.3mm,71.4mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C17-Cap (47mm,64.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C18-Cap (6.9mm,64.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C19-Cap (8.2mm,76.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C20-Cap (7.4mm,66.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C21-Cap (8.2mm,75.1mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component C9-Cap (19.1mm,63.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component D5-Diode (20.2mm,67.1mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R10-Res1 (28.6mm,53mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R11-Res1 (18.6mm,70.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R12-Res1 (21.8mm,70.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R13-Res1 (40.2mm,78.4mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R14-Res1 (39.2mm,70.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R15-Res1 (36.9mm,70.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R16-Res1 (42.7mm,72.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R17-Res1 (42.7mm,76.1mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R18-Res1 (35mm,73.4mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R19-Res1 (47.5mm,74.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R20-Res1 (47mm,67.6mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R21-Res1 (33.9mm,42mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R22-Res1 (2.5mm,63.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R23-Res1 (3mm,66.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R24-Res1 (4.6mm,75.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R25-Res1 (6.1mm,75.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R26-Res1 (10.6mm,73.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R27-Res1 (25.5mm,74.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R28-Res1 (13.1mm,73.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R29-Res1 (22mm,78.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R30-Res1 (23.7mm,78.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R31-Res1 (21.2mm,75mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R38-Res1 (37.8mm,63.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R39-Res1 (37.8mm,60.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R40-Res1 (55.5mm,46.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R41-Res1 (55.5mm,39.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R43-Res1 (19.1mm,62.4mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R44-Res1 (47mm,66.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R45-Res1 (47mm,69mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R46-Res1 (28.6mm,55.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R47-Res1 (28.6mm,57.6mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R48-Res1 (28.6mm,59.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R49-Res1 (28.6mm,62.2mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R50-Res1 (27.1mm,58.6mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R51-Res1 (11.7mm,65.8mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R52-Res1 (9.3mm,64.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R53-Res1 (11.7mm,64.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R54-Res1 (10.6mm,75.1mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R6-Res1 (21.4mm,65.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R7-Res1 (19.1mm,65.3mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R8-Res1 (16.6mm,59mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component R9-Res1 (25.5mm,62.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP10-TP (49.6mm,74.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP11-TP (37.3mm,43mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP12-TP (52.1mm,46.1mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP7-TP (22.9mm,62.7mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP8-TP (13.7mm,58.5mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SMT Small Component TP9-TP (26.9mm,60.9mm) on Top Layer 
   Violation between Room Definition: Between Room ASK_Demodulation_and_thermistor_control (Bounding Region = (161.643mm, 26.024mm, 517.116mm, 37.454mm) (InComponentClass('ASK_Demodulation_and_thermistor_control')) And SOIC Component U1-LM324N (30mm,70.9mm) on Top Layer 
Rule Violations :63

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02