

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3'
================================================================
* Date:           Wed Mar 16 13:52:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.565 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_2_VITIS_LOOP_39_3  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    257|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     201|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     201|    366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U4  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_202_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln37_fu_174_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln42_fu_234_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln44_fu_221_p2               |         +|   0|  0|  23|          16|          16|
    |outNeurons_1_fu_264_p2           |         +|   0|  0|  23|          16|           1|
    |addr_cmp_fu_253_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln37_fu_169_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln39_fu_189_p2              |      icmp|   0|  0|  13|          16|          16|
    |lhs_fu_301_p3                    |    select|   0|  0|  16|           1|          16|
    |select_ln30_1_fu_208_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln30_fu_194_p3            |    select|   0|  0|  16|           1|           1|
    |weightIndexAdded_mid2_fu_226_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 257|         213|         198|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |inNeurons_fu_74          |   9|          2|   16|         32|
    |indvar_flatten_fu_82     |   9|          2|   32|         64|
    |outNeurons_fu_70         |   9|          2|   16|         32|
    |output_r_address0        |  14|          3|    8|         24|
    |reuse_addr_reg_fu_62     |   9|          2|   64|        128|
    |reuse_reg_fu_66          |   9|          2|   16|         32|
    |weightIndexAdded_fu_78   |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 109|         24|  172|        353|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_411                     |   1|   0|    1|          0|
    |addr_cmp_reg_411_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |inNeurons_fu_74                      |  16|   0|   16|          0|
    |indvar_flatten_fu_82                 |  32|   0|   32|          0|
    |outNeurons_fu_70                     |  16|   0|   16|          0|
    |output_r_addr_reg_406                |   8|   0|    8|          0|
    |output_r_addr_reg_406_pp0_iter1_reg  |   8|   0|    8|          0|
    |output_r_load_reg_426                |  16|   0|   16|          0|
    |reuse_addr_reg_fu_62                 |  64|   0|   64|          0|
    |reuse_reg_fu_66                      |  16|   0|   16|          0|
    |weightIndexAdded_fu_78               |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 201|   0|  201|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3|  return value|
|bound              |   in|   32|     ap_none|                                             bound|        scalar|
|numOfOutNeurons    |   in|   16|     ap_none|                                   numOfOutNeurons|        scalar|
|input_r_address0   |  out|    8|   ap_memory|                                           input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|                                           input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|                                           input_r|         array|
|weights_address0   |  out|   16|   ap_memory|                                           weights|         array|
|weights_ce0        |  out|    1|   ap_memory|                                           weights|         array|
|weights_q0         |   in|   16|   ap_memory|                                           weights|         array|
|output_r_address0  |  out|    8|   ap_memory|                                          output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                          output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                          output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|                                          output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|                                          output_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

