<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <name preferredWidth="303" />
   <inputclock preferredWidth="148" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="336" />
   <clocksource preferredWidth="336" />
   <frequency preferredWidth="316" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1374" height="941" x="0" y="0" />
 <generation
   path="D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files"
   simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
