Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 8E8BA777EB1
	for <lists+qemu-devel@lfdr.de>; Thu, 10 Aug 2023 19:00:48 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1qU91F-000368-Ge; Thu, 10 Aug 2023 13:00:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1qU912-0002yv-GR; Thu, 10 Aug 2023 13:00:08 -0400
Received: from mail-vk1-xa2a.google.com ([2607:f8b0:4864:20::a2a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1qU910-0004fk-8p; Thu, 10 Aug 2023 13:00:04 -0400
Received: by mail-vk1-xa2a.google.com with SMTP id
 71dfb90a1353d-4873cd125acso443964e0c.0; 
 Thu, 10 Aug 2023 10:00:00 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20221208; t=1691686799; x=1692291599;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=7eT1BKZncXbEBuwVg11NwBeNE8Rprv2DXPZ91zIh9ng=;
 b=AMx6ZlefPw+SIpPsYPv8PKY0GdcjDVBquXJrkkOORb4kRtz/6QaLfSeSI/RRw8d6eh
 DEmx/yxHq4CoRW/RQBLlWGB9F07fm7hllqHEXXrHV7p6yMLxtDGCHFZNJPNHa0LTbw0/
 leMbnH7p+FH1EtJR9FXRM7fSaKqqDC2S1BapQNF6Am8QC5nzoXJ5McUrESYhZHA7NKhO
 hJIyRp75fqoxNeTLOJtRr4ObC+7F+m1uC/p49PM4aZ4eWTsm6P5FEe5bY9L4cei62TLF
 tnveIarNvUMv62YLt+PJpCuho8v1DFJQwmLR7itRs7PgUtkz82o7O8XrXaSPUAn3TT6t
 Phqw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20221208; t=1691686799; x=1692291599;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=7eT1BKZncXbEBuwVg11NwBeNE8Rprv2DXPZ91zIh9ng=;
 b=D8JLRVtScw5TbFgiOXv6TYUgyLeRQzVESIeiz5NanPESL9BJhRbKznU192WRUleMKw
 iC4+rUpGuvhNBNTQmrdaMyIqLlVLMJDFKgiaGju8IU09MiWT4npO9TtndfvHBo7j6Mbj
 TazlMLILkewcuR/z6covt87BEo6WIDwKEFwxGguqLv/Cf+CEIl3ow8eToh6s+ceyHAPt
 lS2/FLI2pJDxdYtAMmxc8HJ1bnL6JTs0LOOv5mruEB94TmFtq4acXyf9UWsjXL5z3/qM
 giXhj1WqSXzFXdkqiKovjhKSfa62Yy1Z6xOqlg1HNjvYXFvLmFd+9Ey/LuDQgDxhe8h2
 EKlg==
X-Gm-Message-State: AOJu0YzTkr2vXM4Zy5q3ktdQHAvrIPOR6xSqHHUVOoDrm9flCy68o5Jq
 aI0eCR37GfgOHApe4bpWrdXGy4/5aG8FxkUOKSU=
X-Google-Smtp-Source: AGHT+IHoyrUJG3EKhaPjGHHlWxFRa5aYemnNrcTkh/5t33KmEPuL0+l6vxhOzwZszxih/aeJm0ZsnfEAtBVY+QLOrHs=
X-Received: by 2002:a1f:c14e:0:b0:471:1785:e838 with SMTP id
 r75-20020a1fc14e000000b004711785e838mr2673433vkf.2.1691686799694; Thu, 10 Aug
 2023 09:59:59 -0700 (PDT)
MIME-Version: 1.0
References: <20230802180058.281385-1-dbarboza@ventanamicro.com>
In-Reply-To: <20230802180058.281385-1-dbarboza@ventanamicro.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 10 Aug 2023 12:59:33 -0400
Message-ID: <CAKmqyKOHcjK51i4Tbw=Dmz1F+dkHpe3NzfXP57LyeMsV1TRxSQ@mail.gmail.com>
Subject: Re: [PATCH] target/riscv/kvm.c: fix mvendorid size in
 vcpu_set_machine_ids()
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, alistair.francis@wdc.com, 
 bmeng@tinylab.org, liweiwei@iscas.ac.cn, zhiwei_liu@linux.alibaba.com, 
 palmer@rivosinc.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::a2a;
 envelope-from=alistair23@gmail.com; helo=mail-vk1-xa2a.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Aug 2, 2023 at 2:02=E2=80=AFPM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> cpu->cfg.mvendorid is a 32 bit field and kvm_set_one_reg() always write
> a target_ulong val, i.e. a 64 bit field in a 64 bit host.
>
> Given that we're passing a pointer to the mvendorid field, the reg is
> reading 64 bits starting from mvendorid and going 32 bits in the next
> field, marchid. Here's an example:
>
> $ ./qemu-system-riscv64 -machine virt,accel=3Dkvm -m 2G -smp 1 \
>    -cpu rv64,marchid=3D0xab,mvendorid=3D0xcd,mimpid=3D0xef(...)
>
> (inside the guest)
>  # cat /proc/cpuinfo
> processor       : 0
> hart            : 0
> isa             : rv64imafdc_zicbom_zicboz_zihintpause_zbb_sstc
> mmu             : sv57
> mvendorid       : 0xab000000cd
> marchid         : 0xab
> mimpid          : 0xef
>
> 'mvendorid' was written as a combination of 0xab (the value from the
> adjacent field, marchid) and its intended value 0xcd.
>
> Fix it by assigning cpu->cfg.mvendorid to a target_ulong var 'reg' and
> use it as input for kvm_set_one_reg(). Here's the result with this patch
> applied and using the same QEMU command line:
>
>  # cat /proc/cpuinfo
> processor       : 0
> hart            : 0
> isa             : rv64imafdc_zicbom_zicboz_zihintpause_zbb_sstc
> mmu             : sv57
> mvendorid       : 0xcd
> marchid         : 0xab
> mimpid          : 0xef
>
> This bug affects only the generic (rv64) CPUs when running with KVM in a
> 64 bit env since the 'host' CPU does not allow the machine IDs to be
> changed via command line.
>
> Fixes: 1fb5a622f7 ("target/riscv: handle mvendorid/marchid/mimpid for KVM=
 CPUs")
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

Thanks!

Applied to riscv-to-apply.next

Alistair

> ---
>  target/riscv/kvm.c | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
>
> diff --git a/target/riscv/kvm.c b/target/riscv/kvm.c
> index 9d8a8982f9..b1fd2233c0 100644
> --- a/target/riscv/kvm.c
> +++ b/target/riscv/kvm.c
> @@ -852,12 +852,19 @@ void kvm_arch_init_irq_routing(KVMState *s)
>  static int kvm_vcpu_set_machine_ids(RISCVCPU *cpu, CPUState *cs)
>  {
>      CPURISCVState *env =3D &cpu->env;
> +    target_ulong reg;
>      uint64_t id;
>      int ret;
>
>      id =3D kvm_riscv_reg_id(env, KVM_REG_RISCV_CONFIG,
>                            KVM_REG_RISCV_CONFIG_REG(mvendorid));
> -    ret =3D kvm_set_one_reg(cs, id, &cpu->cfg.mvendorid);
> +    /*
> +     * cfg.mvendorid is an uint32 but a target_ulong will
> +     * be written. Assign it to a target_ulong var to avoid
> +     * writing pieces of other cpu->cfg fields in the reg.
> +     */
> +    reg =3D cpu->cfg.mvendorid;
> +    ret =3D kvm_set_one_reg(cs, id, &reg);
>      if (ret !=3D 0) {
>          return ret;
>      }
> --
> 2.41.0
>
>

