{:input (genetic.crossover/dumb-crossover 1004722554 (genetic.mutation/change-constant-value 315088640 (genetic.mutation/change-constant-value 1927748902 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_:missing , wire1_4, \\wire:missing_edge , \\wire18_:missing_30 , \\wire19_:missing_32 , wire20_29_30_32, wire22_4);\n  wire \\:missing_edge ;\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  wire wire15;\n  input \\wire18_:missing_30 ;\n  wire \\wire18_:missing_30 ;\n  input \\wire19_:missing_32 ;\n  wire \\wire19_:missing_32 ;\n  output wire1_4;\n  wire wire1_4;\n  input wire20_29_30_32;\n  wire wire20_29_30_32;\n  output wire22_4;\n  wire wire22_4;\n  wire \\wire23_:missing_42 ;\n  wire wire24;\n  wire wire25_4;\n  wire \\wire26_33_:missing ;\n  wire wire26_37;\n  wire wire28_4;\n  wire \\wire28_:missing ;\n  wire wire29_35;\n  wire wire2_6;\n  wire wire31_33;\n  wire wire34_40;\n  wire \\wire34_:missing_35 ;\n  wire \\wire34_:missing_36 ;\n  wire \\wire3_:missing ;\n  wire wire42;\n  wire wire4_12;\n  wire wire4_15;\n  wire wire4_29;\n  wire wire4_31;\n  wire wire4_33;\n  wire \\wire4_38_:missing_41 ;\n  wire wire4_5;\n  wire wire4_6;\n  wire wire4_8;\n  wire \\wire4_:missing ;\n  wire wire5_11;\n  wire \\wire6_:missing ;\n  wire wire8_10_43;\n  wire wire9_10;\n  wire \\wire:missing_10_16 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_4_43 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_7_9_11 ;\n  wire \\wire:missing_7_9_12 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire2_6 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire25_4;\n  assign wire26_37 = 2'h1 >> \\wire26_33_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire3_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_4;\n  assign wire29_35 = 4'h6 >> { wire20_29_30_32, wire4_29 };\n  assign \\wire:missing_30  = 4'h8 >> { wire20_29_30_32, \\wire18_:missing_30  };\n  assign wire31_33 = 4'h8 >> { wire4_31, \\wire:missing_edge  };\n  assign \\wire:missing_32  = 4'h8 >> { wire20_29_30_32, \\wire19_:missing_32  };\n  assign \\wire26_33_:missing  = 4'h8 >> { wire4_33, wire31_33 };\n  assign wire34_40 = 4'h6 >> { \\wire34_:missing_36 , \\wire34_:missing_35  };\n  assign \\wire:missing_edge  = 2'hx >> wire26_37;\n  assign \\wire4_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire5_11 = 4'h6 >> { \\wire0_5_:missing , wire4_5 };\n  assign \\wire6_:missing  = 4'h8 >> { wire4_6, wire2_6 };\n  assign \\wire:missing_7  = 4'h8 >> { \\wire:missing_7_9_12 , \\wire:missing_7_9_11  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire4_8, wire8_10_43 };\n  assign wire9_10 = 4'h8 >> { \\wire:missing_7_9_12 , \\wire:missing_7_9_11  };\n  assign \\wire:missing_10_16  = 4'h8 >> { wire8_10_43, wire9_10 };\n  assign \\wire23_:missing_42  = 1'h1;\n  assign wire24 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire8_10_43 = \\wire:missing_4_43 ;\n  assign wire42 = \\wire23_:missing_42 ;\n  assign \\wire:missing_edge  = \\wire4_38_:missing_41 ;\n  assign \\wire:missing_40  = wire34_40;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_38_:missing_41 ;\n  assign \\wire34_:missing_36  = \\wire:missing_edge ;\n  assign \\wire34_:missing_35  = wire29_35;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = \\wire:missing_10_16 ;\n  assign wire15 = wire4_15;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_7_9_12  = wire4_12;\n  assign \\wire:missing_7_9_11  = wire5_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:3.1-98.10\" *)\nmodule postsynth(\\wire0_5_:missing , wire1_4, \\wire:missing_edge , \\wire18_:missing_30 , \\wire19_:missing_32 , wire20_29_30_32, wire22_4);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:5.9-5.26\" *)\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:8.9-8.28\" *)\n  input \\wire18_:missing_30 ;\n  wire \\wire18_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:10.9-10.28\" *)\n  input \\wire19_:missing_32 ;\n  wire \\wire19_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:12.10-12.17\" *)\n  output wire1_4;\n  wire wire1_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:14.9-14.24\" *)\n  input wire20_29_30_32;\n  wire wire20_29_30_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:16.10-16.18\" *)\n  output wire22_4;\n  wire wire22_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:18.8-18.27\" *)\n  wire \\wire23_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:19.8-19.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:20.8-20.16\" *)\n  wire wire25_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:21.8-21.27\" *)\n  wire \\wire26_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:22.8-22.17\" *)\n  wire wire26_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:27.8-27.17\" *)\n  wire wire31_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:30.8-30.27\" *)\n  wire \\wire34_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:32.8-32.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:36.8-36.16\" *)\n  wire wire4_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:37.8-37.16\" *)\n  wire wire4_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:38.8-38.29\" *)\n  wire \\wire4_38_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:41.8-41.15\" *)\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:45.8-45.19\" *)\n  wire wire8_10_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:49.8-49.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:52.8-52.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:54.8-54.26\" *)\n  wire \\wire:missing_4_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A0E915CF.v:58.10-58.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_4 = 1'hx;\n  assign wire22_4 = 1'hx;\n  assign \\wire23_:missing_42  = 1'h1;\n  assign wire24 = 1'h0;\n  assign wire25_4 = 1'hx;\n  assign \\wire26_33_:missing  = 1'hx;\n  assign wire26_37 = 1'hx;\n  assign wire31_33 = 1'hx;\n  assign \\wire34_:missing_36  = 1'hx;\n  assign wire42 = 1'h1;\n  assign wire4_31 = 1'hx;\n  assign wire4_33 = 1'hx;\n  assign \\wire4_38_:missing_41  = 1'hx;\n  assign wire4_8 = 1'hx;\n  assign wire8_10_43 = 1'hx;\n  assign \\wire:missing_17  = 1'hx;\n  assign \\wire:missing_39  = 1'hx;\n  assign \\wire:missing_4_43  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:06:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8/src/top.v'.\nSBY  2:06:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] Copy '/tmp/fuzzmount2DDF5D8C/A0E915CF.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8/src/A0E915CF.v'.\nSBY  2:06:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] Copy '/tmp/fuzzmount2DDF5D8C/A0E915CF.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8/src/A0E915CF.post.v'.\nSBY  2:06:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: abc pdr\nSBY  2:06:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:61$24 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:62$25 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:64$27 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:73$36 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:78$41 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire22_4 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire4_8 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire8_10_43 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire4_33 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire4_31 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: Wire presynth.\\wire25_4 is used but has no driver.\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: found logic loop in module presynth:\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:61$24 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire:missing_edge\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: found logic loop in module presynth:\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:63$26 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:69$32 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:71$34 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:73$36 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire26_33_:missing\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire26_37\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire31_33\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire:missing_edge\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: Warning: found logic loop in module presynth:\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:64$27 ($shr)\nSBY  2:06:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: wire \\wire:missing_edge\nSBY  2:06:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] base: finished (returncode=0)\nSBY  2:06:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:61$24 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:62$25 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:64$27 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:73$36 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:78$41 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire22_4 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire4_8 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire8_10_43 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire4_33 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire4_31 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: Wire presynth.\\wire25_4 is used but has no driver.\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: found logic loop in module presynth:\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:61$24 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire:missing_edge\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: found logic loop in module presynth:\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:63$26 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:69$32 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:71$34 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:73$36 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire26_33_:missing\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire26_37\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire31_33\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire:missing_edge\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: Warning: found logic loop in module presynth:\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A0E915CF.v:64$27 ($shr)\nSBY  2:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: wire \\wire:missing_edge\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] aig: finished (returncode=0)\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: Warning: The network has no constraints.\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: finished (returncode=0)\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] engine_0: Status returned by engine: FAIL\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8'.\nSBY  2:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppjg7kfe8] DONE (FAIL, rc=2)\n", :err ""}}}