$date
	Mon Sep 22 19:42:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top_design $end
$var wire 1 ! y $end
$var reg 3 " x [2:0] $end
$scope module dut $end
$var wire 3 # in [2:0] $end
$var wire 1 ! y $end
$var wire 1 $ and2_out $end
$var wire 1 % and1_out $end
$scope module AND1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 % y $end
$upscope $end
$scope module AND2 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 $ y $end
$upscope $end
$scope module OR1 $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
1*
0)
1(
0'
1&
0%
0$
b0 #
b0 "
0!
$end
#10
0(
1+
b1 "
b1 #
#20
1!
1%
1(
0*
1'
0+
b10 "
b10 #
#30
0!
0%
0(
1+
b11 "
b11 #
#40
0&
1(
1*
0'
1)
0+
b100 "
b100 #
#50
1!
0(
1$
1+
b101 "
b101 #
#60
0!
1(
0*
0$
1'
0+
b110 "
b110 #
#70
0(
1+
b111 "
b111 #
#80
