Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RicardoWin7/Documents/git/TOC/practica3/practica3/test0_isim_beh.exe -prj C:/Users/RicardoWin7/Documents/git/TOC/practica3/practica3/test0_beh.prj work.test0 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica3/practica3/adder.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica3/practica3/recursos/test0.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture rtl of entity adder [adder_default]
Compiling architecture behavioral of entity test0
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/RicardoWin7/Documents/git/TOC/practica3/practica3/test0_isim_beh.exe
Fuse Memory Usage: 32232 KB
Fuse CPU Usage: 436 ms
