{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677438788354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677438788368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:13:08 2023 " "Processing started: Sun Feb 26 11:13:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677438788368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438788368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438788369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677438789059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677438789060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3-a " "Found design unit 1: Lab3-a" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677438799215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677438799215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time Lab3.vhd(69) " "VHDL Process Statement warning at Lab3.vhd(69): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_alarm Lab3.vhd(69) " "VHDL Process Statement warning at Lab3.vhd(69): signal \"set_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_time Lab3.vhd(109) " "VHDL Process Statement warning at Lab3.vhd(109): signal \"set_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(111) " "VHDL Process Statement warning at Lab3.vhd(111): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(112) " "VHDL Process Statement warning at Lab3.vhd(112): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(115) " "VHDL Process Statement warning at Lab3.vhd(115): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(116) " "VHDL Process Statement warning at Lab3.vhd(116): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(119) " "VHDL Process Statement warning at Lab3.vhd(119): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(120) " "VHDL Process Statement warning at Lab3.vhd(120): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(123) " "VHDL Process Statement warning at Lab3.vhd(123): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_alarm Lab3.vhd(126) " "VHDL Process Statement warning at Lab3.vhd(126): signal \"set_alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799249 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(128) " "VHDL Process Statement warning at Lab3.vhd(128): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(129) " "VHDL Process Statement warning at Lab3.vhd(129): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(132) " "VHDL Process Statement warning at Lab3.vhd(132): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(133) " "VHDL Process Statement warning at Lab3.vhd(133): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab3.vhd(136) " "VHDL Process Statement warning at Lab3.vhd(136): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(137) " "VHDL Process Statement warning at Lab3.vhd(137): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab3.vhd(140) " "VHDL Process Statement warning at Lab3.vhd(140): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AH1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AH1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AH2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AH2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AM1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AM2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS1 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AS1\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS2 Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AS2\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799253 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AAMPM Lab3.vhd(66) " "VHDL Process Statement warning at Lab3.vhd(66): inferring latch(es) for signal or variable \"AAMPM\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM Lab3.vhd(146) " "VHDL Process Statement warning at Lab3.vhd(146): inferring latch(es) for signal or variable \"ALARM\", which holds its previous value in one or more paths through the process" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM Lab3.vhd(146) " "Inferred latch for \"ALARM\" at Lab3.vhd(146)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AAMPM Lab3.vhd(66) " "Inferred latch for \"AAMPM\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[0\] Lab3.vhd(66) " "Inferred latch for \"AS2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[1\] Lab3.vhd(66) " "Inferred latch for \"AS2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[2\] Lab3.vhd(66) " "Inferred latch for \"AS2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS2\[3\] Lab3.vhd(66) " "Inferred latch for \"AS2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[0\] Lab3.vhd(66) " "Inferred latch for \"AS1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[1\] Lab3.vhd(66) " "Inferred latch for \"AS1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS1\[2\] Lab3.vhd(66) " "Inferred latch for \"AS1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[0\] Lab3.vhd(66) " "Inferred latch for \"AM2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[1\] Lab3.vhd(66) " "Inferred latch for \"AM2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[2\] Lab3.vhd(66) " "Inferred latch for \"AM2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM2\[3\] Lab3.vhd(66) " "Inferred latch for \"AM2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[0\] Lab3.vhd(66) " "Inferred latch for \"AM1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[1\] Lab3.vhd(66) " "Inferred latch for \"AM1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM1\[2\] Lab3.vhd(66) " "Inferred latch for \"AM1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[0\] Lab3.vhd(66) " "Inferred latch for \"AH2\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[1\] Lab3.vhd(66) " "Inferred latch for \"AH2\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[2\] Lab3.vhd(66) " "Inferred latch for \"AH2\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH2\[3\] Lab3.vhd(66) " "Inferred latch for \"AH2\[3\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[0\] Lab3.vhd(66) " "Inferred latch for \"AH1\[0\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[1\] Lab3.vhd(66) " "Inferred latch for \"AH1\[1\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AH1\[2\] Lab3.vhd(66) " "Inferred latch for \"AH1\[2\]\" at Lab3.vhd(66)" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438799254 "|Lab3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[2\] H1\[2\]~_emulated H1\[2\]~1 " "Register \"H1\[2\]\" is converted into an equivalent circuit using register \"H1\[2\]~_emulated\" and latch \"H1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[1\] H1\[1\]~_emulated H1\[1\]~5 " "Register \"H1\[1\]\" is converted into an equivalent circuit using register \"H1\[1\]~_emulated\" and latch \"H1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H1\[0\] H1\[0\]~_emulated H1\[0\]~9 " "Register \"H1\[0\]\" is converted into an equivalent circuit using register \"H1\[0\]~_emulated\" and latch \"H1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[0\] H2\[0\]~_emulated H2\[0\]~1 " "Register \"H2\[0\]\" is converted into an equivalent circuit using register \"H2\[0\]~_emulated\" and latch \"H2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[1\] H2\[1\]~_emulated H2\[1\]~5 " "Register \"H2\[1\]\" is converted into an equivalent circuit using register \"H2\[1\]~_emulated\" and latch \"H2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[2\] H2\[2\]~_emulated H2\[2\]~9 " "Register \"H2\[2\]\" is converted into an equivalent circuit using register \"H2\[2\]~_emulated\" and latch \"H2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "H2\[3\] H2\[3\]~_emulated H2\[3\]~13 " "Register \"H2\[3\]\" is converted into an equivalent circuit using register \"H2\[3\]~_emulated\" and latch \"H2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|H2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[2\] M1\[2\]~_emulated M1\[2\]~1 " "Register \"M1\[2\]\" is converted into an equivalent circuit using register \"M1\[2\]~_emulated\" and latch \"M1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[1\] M1\[1\]~_emulated M1\[1\]~5 " "Register \"M1\[1\]\" is converted into an equivalent circuit using register \"M1\[1\]~_emulated\" and latch \"M1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M1\[0\] M1\[0\]~_emulated M1\[0\]~9 " "Register \"M1\[0\]\" is converted into an equivalent circuit using register \"M1\[0\]~_emulated\" and latch \"M1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[0\] M2\[0\]~_emulated M2\[0\]~1 " "Register \"M2\[0\]\" is converted into an equivalent circuit using register \"M2\[0\]~_emulated\" and latch \"M2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[1\] M2\[1\]~_emulated M2\[1\]~5 " "Register \"M2\[1\]\" is converted into an equivalent circuit using register \"M2\[1\]~_emulated\" and latch \"M2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[2\] M2\[2\]~_emulated M2\[2\]~9 " "Register \"M2\[2\]\" is converted into an equivalent circuit using register \"M2\[2\]~_emulated\" and latch \"M2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "M2\[3\] M2\[3\]~_emulated M2\[3\]~13 " "Register \"M2\[3\]\" is converted into an equivalent circuit using register \"M2\[3\]~_emulated\" and latch \"M2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|M2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[2\] S1\[2\]~_emulated S1\[2\]~1 " "Register \"S1\[2\]\" is converted into an equivalent circuit using register \"S1\[2\]~_emulated\" and latch \"S1\[2\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[1\] S1\[1\]~_emulated S1\[1\]~5 " "Register \"S1\[1\]\" is converted into an equivalent circuit using register \"S1\[1\]~_emulated\" and latch \"S1\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S1\[0\] S1\[0\]~_emulated S1\[0\]~9 " "Register \"S1\[0\]\" is converted into an equivalent circuit using register \"S1\[0\]~_emulated\" and latch \"S1\[0\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[0\] S2\[0\]~_emulated S2\[0\]~1 " "Register \"S2\[0\]\" is converted into an equivalent circuit using register \"S2\[0\]~_emulated\" and latch \"S2\[0\]~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[1\] S2\[1\]~_emulated S2\[1\]~5 " "Register \"S2\[1\]\" is converted into an equivalent circuit using register \"S2\[1\]~_emulated\" and latch \"S2\[1\]~5\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[2\] S2\[2\]~_emulated S2\[2\]~9 " "Register \"S2\[2\]\" is converted into an equivalent circuit using register \"S2\[2\]~_emulated\" and latch \"S2\[2\]~9\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "S2\[3\] S2\[3\]~_emulated S2\[3\]~13 " "Register \"S2\[3\]\" is converted into an equivalent circuit using register \"S2\[3\]~_emulated\" and latch \"S2\[3\]~13\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|S2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AMPM AMPM~_emulated AMPM~1 " "Register \"AMPM\" is converted into an equivalent circuit using register \"AMPM~_emulated\" and latch \"AMPM~1\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677438799701 "|Lab3|AMPM"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677438799701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[0\] VCC " "Pin \"outH1\[0\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677438799735 "|Lab3|outH1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[1\] VCC " "Pin \"outH1\[1\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677438799735 "|Lab3|outH1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[2\] VCC " "Pin \"outH1\[2\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677438799735 "|Lab3|outH1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[3\] VCC " "Pin \"outH1\[3\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677438799735 "|Lab3|outH1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outH1\[6\] VCC " "Pin \"outH1\[6\]\" is stuck at VCC" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677438799735 "|Lab3|outH1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677438799735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677438799807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677438800100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677438800100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438800160 "|Lab3|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677438800160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677438800161 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677438800161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677438800161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677438800161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677438800182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:13:20 2023 " "Processing ended: Sun Feb 26 11:13:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677438800182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677438800182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677438800182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677438800182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677438801544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677438801556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:13:21 2023 " "Processing started: Sun Feb 26 11:13:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677438801556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677438801556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677438801556 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677438801743 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1677438801744 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1677438801744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677438801864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677438801864 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677438801873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677438801907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677438801907 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677438802138 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677438802156 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1677438802453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677438802454 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1677438806106 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677438806208 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1677438806208 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438806208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677438806220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677438806220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677438806221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677438806221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677438806221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677438806221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677438806221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677438806222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677438806222 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438806272 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677438808422 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677438808427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677438808427 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AMPM~9\|combout " "Node \"AMPM~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~2\|datad " "Node \"AMPM~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~2\|combout " "Node \"AMPM~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~9\|datad " "Node \"AMPM~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[3\]~14\|combout " "Node \"H2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~28\|datac " "Node \"H2~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~28\|combout " "Node \"H2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2\[3\]~14\|datad " "Node \"H2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[2\]~10\|combout " "Node \"H2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~27\|datac " "Node \"H2~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~27\|combout " "Node \"H2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2\[2\]~10\|datad " "Node \"H2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[1\]~6\|combout " "Node \"H2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~26\|datac " "Node \"H2~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~26\|combout " "Node \"H2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2\[1\]~6\|datad " "Node \"H2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[0\]~2\|combout " "Node \"H2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~25\|datac " "Node \"H2~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2~25\|combout " "Node \"H2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "H2\[0\]~2\|datad " "Node \"H2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[0\]~10\|combout " "Node \"M1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "M1~21\|datad " "Node \"M1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "M1~21\|combout " "Node \"M1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "M1\[0\]~10\|datad " "Node \"M1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[3\]~14\|combout " "Node \"S2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2~27\|datad " "Node \"S2~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2~27\|combout " "Node \"S2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2\[3\]~14\|datad " "Node \"S2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[2\]~10\|combout " "Node \"S2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2~26\|datad " "Node \"S2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2~26\|combout " "Node \"S2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""} { "Warning" "WSTA_SCC_NODE" "S2\[2\]~10\|datad " "Node \"S2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808428 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808428 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[1\]~6\|combout " "Node \"S2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2~25\|datad " "Node \"S2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2~25\|combout " "Node \"S2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2\[1\]~6\|datad " "Node \"S2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[0\]~2\|combout " "Node \"S2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2~24\|datad " "Node \"S2~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2~24\|combout " "Node \"S2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S2\[0\]~2\|datad " "Node \"S2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[3\]~14\|combout " "Node \"M2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~28\|datad " "Node \"M2~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~28\|combout " "Node \"M2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2\[3\]~14\|datad " "Node \"M2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[2\]~10\|combout " "Node \"M2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~27\|datad " "Node \"M2~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~27\|combout " "Node \"M2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2\[2\]~10\|datad " "Node \"M2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[1\]~6\|combout " "Node \"M2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~26\|datad " "Node \"M2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~26\|combout " "Node \"M2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2\[1\]~6\|datad " "Node \"M2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[0\]~2\|combout " "Node \"M2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~25\|datad " "Node \"M2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2~25\|combout " "Node \"M2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M2\[0\]~2\|datad " "Node \"M2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[0\]~10\|combout " "Node \"S1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~20\|datad " "Node \"S1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~20\|combout " "Node \"S1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1\[0\]~10\|datad " "Node \"S1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[1\]~6\|combout " "Node \"S1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~19\|datad " "Node \"S1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~19\|combout " "Node \"S1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1\[1\]~6\|datad " "Node \"S1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[2\]~2\|combout " "Node \"S1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~18\|datad " "Node \"S1~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1~18\|combout " "Node \"S1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "S1\[2\]~2\|datad " "Node \"S1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1~20\|combout " "Node \"M1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~6\|datad " "Node \"M1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~6\|combout " "Node \"M1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""} { "Warning" "WSTA_SCC_NODE" "M1~20\|datad " "Node \"M1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808431 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808431 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1~19\|combout " "Node \"M1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "M1\[2\]~2\|datad " "Node \"M1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "M1\[2\]~2\|combout " "Node \"M1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "M1~19\|datad " "Node \"M1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808432 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[2\]~2\|combout " "Node \"H1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1~21\|datac " "Node \"H1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1~21\|combout " "Node \"H1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1\[2\]~2\|datad " "Node \"H1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808432 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[1\]~6\|combout " "Node \"H1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1~23\|datac " "Node \"H1~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1~23\|combout " "Node \"H1~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""} { "Warning" "WSTA_SCC_NODE" "H1\[1\]~6\|datad " "Node \"H1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808432 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808432 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[0\]~10\|combout " "Node \"H1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808433 ""} { "Warning" "WSTA_SCC_NODE" "H1~24\|datac " "Node \"H1~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808433 ""} { "Warning" "WSTA_SCC_NODE" "H1~24\|combout " "Node \"H1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808433 ""} { "Warning" "WSTA_SCC_NODE" "H1\[0\]~10\|datad " "Node \"H1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438808433 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677438808433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677438808434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677438808435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677438808435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677438808443 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1677438808539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438814990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677438819848 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677438821363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438821363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677438822385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/tbwil/Documents/CPEN312/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677438824179 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677438824179 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1677438827723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677438829476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677438829476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438829482 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677438830938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677438830955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677438831365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677438831365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677438831756 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677438835033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tbwil/Documents/CPEN312/Lab3/output_files/Lab3.fit.smsg " "Generated suppressed messages file C:/Users/tbwil/Documents/CPEN312/Lab3/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677438835273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7554 " "Peak virtual memory: 7554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677438835788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:13:55 2023 " "Processing ended: Sun Feb 26 11:13:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677438835788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677438835788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677438835788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677438835788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677438837007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677438837020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:13:56 2023 " "Processing started: Sun Feb 26 11:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677438837020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677438837020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677438837020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677438837886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677438840276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677438841299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:14:01 2023 " "Processing ended: Sun Feb 26 11:14:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677438841299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677438841299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677438841299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677438841299 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677438841954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677438842626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677438842638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 11:14:02 2023 " "Processing started: Sun Feb 26 11:14:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677438842638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677438842638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677438842638 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677438842832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677438843773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677438843773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438843824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438843824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677438844123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677438844150 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677438844151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name set_alarm set_alarm " "create_clock -period 1.000 -name set_alarm set_alarm" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677438844151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677438844151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677438844151 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AMPM~9\|combout " "Node \"AMPM~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~2\|datad " "Node \"AMPM~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~2\|combout " "Node \"AMPM~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "AMPM~9\|dataf " "Node \"AMPM~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844152 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[1\]~6\|combout " "Node \"H2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "H2~26\|dataa " "Node \"H2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "H2~26\|combout " "Node \"H2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""} { "Warning" "WSTA_SCC_NODE" "H2\[1\]~6\|datac " "Node \"H2\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844152 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844152 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[3\]~14\|combout " "Node \"H2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~28\|datab " "Node \"H2~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~28\|combout " "Node \"H2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2\[3\]~14\|datad " "Node \"H2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[2\]~10\|combout " "Node \"H2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~27\|dataf " "Node \"H2~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~27\|combout " "Node \"H2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2\[2\]~10\|datac " "Node \"H2\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H2\[0\]~2\|combout " "Node \"H2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~25\|dataf " "Node \"H2~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2~25\|combout " "Node \"H2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "H2\[0\]~2\|datac " "Node \"H2\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1\[0\]~10\|combout " "Node \"M1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M1~21\|dataf " "Node \"M1~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M1~21\|combout " "Node \"M1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M1\[0\]~10\|dataa " "Node \"M1\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[2\]~2\|combout " "Node \"S1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "S1~18\|dataf " "Node \"S1~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "S1~18\|combout " "Node \"S1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "S1\[2\]~2\|datad " "Node \"S1\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[2\]~10\|combout " "Node \"M2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M2~27\|dataf " "Node \"M2~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M2~27\|combout " "Node \"M2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""} { "Warning" "WSTA_SCC_NODE" "M2\[2\]~10\|datad " "Node \"M2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844153 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844153 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[1\]~6\|combout " "Node \"M2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~26\|dataf " "Node \"M2~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~26\|combout " "Node \"M2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2\[1\]~6\|datad " "Node \"M2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[3\]~14\|combout " "Node \"M2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~28\|dataf " "Node \"M2~28\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~28\|combout " "Node \"M2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2\[3\]~14\|datab " "Node \"M2\[3\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M2\[0\]~2\|combout " "Node \"M2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~25\|datad " "Node \"M2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2~25\|combout " "Node \"M2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "M2\[0\]~2\|datad " "Node \"M2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 37 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[0\]~2\|combout " "Node \"S2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~24\|dataf " "Node \"S2~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~24\|combout " "Node \"S2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2\[0\]~2\|datad " "Node \"S2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[1\]~6\|combout " "Node \"S2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~25\|dataa " "Node \"S2~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~25\|combout " "Node \"S2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2\[1\]~6\|dataa " "Node \"S2\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[2\]~10\|combout " "Node \"S2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~26\|dataf " "Node \"S2~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~26\|combout " "Node \"S2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2\[2\]~10\|datac " "Node \"S2\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S2\[3\]~14\|combout " "Node \"S2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~27\|dataf " "Node \"S2~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2~27\|combout " "Node \"S2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S2\[3\]~14\|datad " "Node \"S2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[0\]~10\|combout " "Node \"S1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1~20\|datab " "Node \"S1~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1~20\|combout " "Node \"S1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1\[0\]~10\|dataa " "Node \"S1\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "S1\[1\]~6\|combout " "Node \"S1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1~19\|dataf " "Node \"S1~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1~19\|combout " "Node \"S1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""} { "Warning" "WSTA_SCC_NODE" "S1\[1\]~6\|dataa " "Node \"S1\[1\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844154 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1~20\|combout " "Node \"M1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~6\|datac " "Node \"M1\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1\[1\]~6\|combout " "Node \"M1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1~20\|dataf " "Node \"M1~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844155 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "M1~19\|combout " "Node \"M1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1\[2\]~2\|datac " "Node \"M1\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1\[2\]~2\|combout " "Node \"M1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "M1~19\|datad " "Node \"M1~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 36 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844155 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[2\]~2\|combout " "Node \"H1\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~21\|datab " "Node \"H1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~21\|combout " "Node \"H1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1\[2\]~2\|dataa " "Node \"H1\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844155 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[1\]~6\|combout " "Node \"H1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~23\|datad " "Node \"H1~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~23\|combout " "Node \"H1~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1\[1\]~6\|datad " "Node \"H1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844155 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "H1\[0\]~10\|combout " "Node \"H1\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~24\|dataf " "Node \"H1~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1~24\|combout " "Node \"H1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""} { "Warning" "WSTA_SCC_NODE" "H1\[0\]~10\|datad " "Node \"H1\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677438844155 ""}  } { { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 70 -1 0 } } { "Lab3.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab3/Lab3.vhd" 34 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677438844155 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677438844156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677438844156 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677438844156 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677438844171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677438844199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677438844199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.387 " "Worst-case setup slack is -7.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.387            -147.275 ClkFlag  " "   -7.387            -147.275 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.571            -142.067 CLK_50  " "   -5.571            -142.067 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.191             -78.596 set_alarm  " "   -5.191             -78.596 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.596 " "Worst-case hold slack is -2.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596              -7.776 set_alarm  " "   -2.596              -7.776 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 CLK_50  " "    0.437               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 ClkFlag  " "    0.624               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.737 " "Worst-case recovery slack is -3.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737             -79.146 ClkFlag  " "   -3.737             -79.146 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.260 " "Worst-case removal slack is 2.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 ClkFlag  " "    2.260               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.614 CLK_50  " "   -0.538             -28.614 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.883 ClkFlag  " "   -0.538             -17.883 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -0.433 set_alarm  " "   -0.127              -0.433 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438844224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438844224 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677438844237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677438844268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677438845083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677438845140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677438845156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677438845156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.414 " "Worst-case setup slack is -7.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.414            -145.838 ClkFlag  " "   -7.414            -145.838 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.714            -138.294 CLK_50  " "   -5.714            -138.294 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.941             -78.024 set_alarm  " "   -4.941             -78.024 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438845160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.643 " "Worst-case hold slack is -2.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643              -8.966 set_alarm  " "   -2.643              -8.966 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLK_50  " "    0.445               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 ClkFlag  " "    0.616               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438845169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.704 " "Worst-case recovery slack is -3.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704             -78.286 ClkFlag  " "   -3.704             -78.286 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438845175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.267 " "Worst-case removal slack is 2.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.267               0.000 ClkFlag  " "    2.267               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438845181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.010 CLK_50  " "   -0.538             -29.010 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.720 ClkFlag  " "   -0.538             -17.720 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.083 set_alarm  " "   -0.043              -0.083 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438845186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438845186 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677438845200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677438845339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677438846049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677438846126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677438846130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677438846130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.919 " "Worst-case setup slack is -3.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.919             -78.561 ClkFlag  " "   -3.919             -78.561 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912             -52.800 CLK_50  " "   -2.912             -52.800 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784             -33.092 set_alarm  " "   -2.784             -33.092 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.611 " "Worst-case hold slack is -1.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611              -7.085 set_alarm  " "   -1.611              -7.085 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLK_50  " "    0.198               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 ClkFlag  " "    0.235               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.143 " "Worst-case recovery slack is -2.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143             -45.022 ClkFlag  " "   -2.143             -45.022 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.913 " "Worst-case removal slack is 0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 ClkFlag  " "    0.913               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.373 " "Worst-case minimum pulse width slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -3.835 CLK_50  " "   -0.373              -3.835 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -6.915 set_alarm  " "   -0.229              -6.915 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.006 ClkFlag  " "   -0.004              -0.006 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846161 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677438846175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677438846324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677438846331 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677438846331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.694 " "Worst-case setup slack is -3.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.694             -73.787 ClkFlag  " "   -3.694             -73.787 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624             -45.150 CLK_50  " "   -2.624             -45.150 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267             -26.433 set_alarm  " "   -2.267             -26.433 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.579 " "Worst-case hold slack is -1.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579              -8.330 set_alarm  " "   -1.579              -8.330 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 CLK_50  " "    0.189               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 ClkFlag  " "    0.208               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.056 " "Worst-case recovery slack is -2.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056             -43.246 ClkFlag  " "   -2.056             -43.246 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.912 " "Worst-case removal slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 ClkFlag  " "    0.912               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.362 " "Worst-case minimum pulse width slack is -0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -3.817 CLK_50  " "   -0.362              -3.817 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -4.518 set_alarm  " "   -0.168              -4.518 set_alarm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 ClkFlag  " "    0.034               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677438846359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677438846359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677438847967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677438847967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 117 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677438848039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 11:14:08 2023 " "Processing ended: Sun Feb 26 11:14:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677438848039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677438848039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677438848039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677438848039 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677438848782 ""}
