#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 18 02:54:49 2023
# Process ID: 759201
# Current directory: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1
# Command line: vivado -log top_artya7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_artya7.tcl
# Log file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/top_artya7.vds
# Journal file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source top_artya7.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/utils_1/imports/synth_1/clock_gen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/utils_1/imports/synth_1/clock_gen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_artya7 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 759224
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2774.781 ; gain = 389.676 ; free physical = 14465 ; free virtual = 84258
Synthesis current peak Physical Memory [PSS] (MB): peak = 2207.307; parent = 1997.672; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3806.875; parent = 2778.754; children = 1028.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_artya7' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/new/top_artya7.v:23]
INFO: [Synth 8-6157] synthesizing module 'servant' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant.v:1]
	Parameter memsize bound to: 8192 - type: integer 
	Parameter RESET_ADDR bound to: 0 - type: integer 
	Parameter E_EXT bound to: 1 - type: integer 
	Parameter CSR_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'servant_arbiter' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_arbiter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'servant_arbiter' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_arbiter.v:4]
INFO: [Synth 8-6157] synthesizing module 'servant_mux' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'servant_mux' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'servant_ram' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_ram.v:1]
	Parameter depth bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'servant_ram' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/timer.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/timer.v:1]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/gpio.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/gpio.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:1]
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter E_EXT bound to: 1 - type: integer 
	Parameter RF_WIDTH bound to: 8 - type: integer 
	Parameter CSR_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_top.v:1]
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter E_EXT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_state.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_decode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_immdec' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_immdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_immdec' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_immdec.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg2' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_bufreg2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg2' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_bufreg2.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_ctrl.v:1]
	Parameter RESET_PC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_if.v:1]
	Parameter E_EXT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_if.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_mem_if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_mem_if.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_csr.v:1]
	Parameter E_EXT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_csr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_ram_if.v:1]
	Parameter width bound to: 8 - type: integer 
	Parameter csr_regs bound to: 8 - type: integer 
	Parameter rf_count bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_ram_if.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'i_wreg0' does not match port width (5) of module 'serv_rf_ram_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:108]
WARNING: [Synth 8-689] width (6) of port connection 'i_wreg1' does not match port width (5) of module 'serv_rf_ram_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:109]
WARNING: [Synth 8-689] width (6) of port connection 'i_rreg0' does not match port width (5) of module 'serv_rf_ram_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:114]
WARNING: [Synth 8-689] width (6) of port connection 'i_rreg1' does not match port width (5) of module 'serv_rf_ram_if' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:115]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_ram.v:1]
	Parameter width bound to: 8 - type: integer 
	Parameter rf_count bound to: 16 - type: integer 
	Parameter csr_count bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_rf_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/new/spi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/new/spi.v:23]
INFO: [Synth 8-6157] synthesizing module 'debug_dtm' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:2]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/.Xil/Vivado-759201-binhkieudo-hotswap/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/.Xil/Vivado-759201-binhkieudo-hotswap/realtime/vio_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:118]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/.Xil/Vivado-759201-binhkieudo-hotswap/realtime/ila_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/.Xil/Vivado-759201-binhkieudo-hotswap/realtime/ila_1_stub.v:5]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:131]
INFO: [Synth 8-6155] done synthesizing module 'debug_dtm' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:2]
INFO: [Synth 8-6157] synthesizing module 'debug_dm' [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dm.v:2]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dm.v:627]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dm.v:630]
INFO: [Synth 8-6155] done synthesizing module 'debug_dm' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dm.v:2]
INFO: [Synth 8-6155] done synthesizing module 'servant' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_artya7' (0#1) [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/new/top_artya7.v:23]
WARNING: [Synth 8-6014] Unused sequential element op29_reg was removed.  [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_decode.v:282]
WARNING: [Synth 8-6014] Unused sequential element op31_reg was removed.  [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/core/serv_decode.v:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0_inst'. This will prevent further optimization [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1_inst'. This will prevent further optimization [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dtm.v:118]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'serv_dtm'. This will prevent further optimization [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/system/servant.v:282]
WARNING: [Synth 8-6014] Unused sequential element r_dmi_req_valid_reg was removed.  [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/imports/rtl/ip/debug_dm.v:460]
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_RST driven by constant 1
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_WP driven by constant 0
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_HOLD driven by constant 0
WARNING: [Synth 8-7129] Port i_dmi_rsp_ready in module debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sbus_adr[1] in module debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sbus_adr[0] in module debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_sel[3] in module spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module serv_rf_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ren in module serv_rf_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mhartid_en in module serv_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_dret in module serv_csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pcnext in module serv_rf_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rs2_raddr[4] in module serv_rf_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ebreak in module serv_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[31] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[29] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[28] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[25] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[24] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[23] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[19] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[18] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[17] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[16] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[15] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[11] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[10] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[9] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[8] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[7] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[1] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[0] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[31] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[30] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[29] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[28] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[27] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[26] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[25] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[24] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[23] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[22] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[21] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[20] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[19] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[18] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[17] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[16] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[15] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[14] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_adr[13] in module servant_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_flash_ack in module servant_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.719 ; gain = 471.613 ; free physical = 14534 ; free virtual = 84328
Synthesis current peak Physical Memory [PSS] (MB): peak = 2207.307; parent = 1997.672; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3884.844; parent = 2856.723; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.531 ; gain = 489.426 ; free physical = 14533 ; free virtual = 84327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2207.307; parent = 1997.672; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3902.656; parent = 2874.535; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.531 ; gain = 489.426 ; free physical = 14533 ; free virtual = 84327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2207.307; parent = 1997.672; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3902.656; parent = 2874.535; children = 1028.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2874.531 ; gain = 0.000 ; free physical = 14528 ; free virtual = 84322
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u0/serv_dtm/vio_0_inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u0/serv_dtm/vio_0_inst'
Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'u0/serv_dtm/ila_1_inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'u0/serv_dtm/ila_1_inst'
Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/constrs_1/imports/xdc/Arty-A7-35.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/constrs_1/imports/xdc/Arty-A7-35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/constrs_1/imports/xdc/Arty-A7-35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_artya7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_artya7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.281 ; gain = 0.000 ; free physical = 14449 ; free virtual = 84243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.281 ; gain = 0.000 ; free physical = 14449 ; free virtual = 84243
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14512 ; free virtual = 84306
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.646; parent = 2013.372; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14512 ; free virtual = 84306
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.646; parent = 2013.372; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u0/serv_dtm/vio_0_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u0/serv_dtm/ila_1_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14512 ; free virtual = 84306
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.646; parent = 2013.372; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tap_ctrl_state_reg' in module 'debug_dtm'
INFO: [Synth 8-802] inferred FSM for state register 'dmi_ctrl_state_reg' in module 'debug_dtm'
INFO: [Synth 8-802] inferred FSM for state register 'dm_ctrl_state_reg' in module 'debug_dm'
INFO: [Synth 8-802] inferred FSM for state register 'dm_ctrl_cmderr_reg' in module 'debug_dm'
INFO: [Synth 8-802] inferred FSM for state register 'dm_ctrl_hart_resume_state_reg' in module 'debug_dm'
INFO: [Synth 8-6159] Found Keep on FSM register 'tap_ctrl_state_reg' in module 'debug_dtm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  STATE_test_logic_reset |                             1111 |                             1111
     STATE_run_test_idle |                             1100 |                             1100
    STATE_select_dr_scan |                             0111 |                             0111
    STATE_select_ir_scan |                             0100 |                             0100
        STATE_capture_ir |                             1110 |                             1110
          STATE_shift_ir |                             1010 |                             1010
          STATE_exit1_ir |                             1001 |                             1001
          STATE_pause_ir |                             1011 |                             1011
          STATE_exit2_ir |                             1000 |                             1000
         STATE_update_ir |                             1101 |                             1101
        STATE_capture_dr |                             0110 |                             0110
          STATE_shift_dr |                             0010 |                             0010
          STATE_exit1_dr |                             0001 |                             0001
          STATE_pause_dr |                             0011 |                             0011
          STATE_exit2_dr |                             0000 |                             0000
         STATE_update_dr |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          DMI_STATE_Idle |                              000 |                              000
     DMI_STATE_read_wait |                              110 |                              001
          DMI_STATE_read |                              101 |                              010
     DMI_STATE_read_busy |                              100 |                              011
    DMI_STATE_write_wait |                              011 |                              100
         DMI_STATE_write |                              010 |                              101
    DMI_STATE_write_busy |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmi_ctrl_state_reg' using encoding 'sequential' in module 'debug_dtm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_ctrl_hart_resume_state_reg' using encoding 'one-hot' in module 'debug_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CMD_IDLE |                              000 |                              000
           CMD_EXE_CHECK |                              101 |                              001
         CMD_EXE_PREAPRE |                              100 |                              010
         CMD_EXE_TRIGGER |                              011 |                              011
            CMD_EXE_BUSY |                              010 |                              100
           CMD_EXE_ERROR |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_ctrl_state_reg' using encoding 'sequential' in module 'debug_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE1 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE2 |                              100 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_ctrl_cmderr_reg' using encoding 'sequential' in module 'debug_dm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14503 ; free virtual = 84298
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.646; parent = 2013.372; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 83    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              768 Bit	(96 X 8 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   72 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	   3 Input   29 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 18    
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 80    
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_artya7 has port CSn driven by constant 0
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_RST driven by constant 1
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_WP driven by constant 0
WARNING: [Synth 8-3917] design top_artya7 has port FLASH_HOLD driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14481 ; free virtual = 84282
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.646; parent = 2013.372; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_artya7  | u0/ram/mem_reg           | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top_artya7  | u0/cpu/rf_ram/memory_reg | 96 x 8(READ_FIRST)     | W |   | 96 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14366 ; free virtual = 84167
Synthesis current peak Physical Memory [PSS] (MB): peak = 2321.196; parent = 2112.039; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14325 ; free virtual = 84126
Synthesis current peak Physical Memory [PSS] (MB): peak = 2358.317; parent = 2149.160; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_artya7  | u0/ram/mem_reg           | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top_artya7  | u0/cpu/rf_ram/memory_reg | 96 x 8(READ_FIRST)     | W |   | 96 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u0/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u0/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u0/cpu/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14323 ; free virtual = 84124
Synthesis current peak Physical Memory [PSS] (MB): peak = 2358.606; parent = 2149.449; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2358.851; parent = 2149.693; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2358.851; parent = 2149.693; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.062; parent = 2149.904; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.062; parent = 2149.904; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.062; parent = 2149.904; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.062; parent = 2149.904; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|debug_dtm   | tap_reg_idcode_reg[13] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|debug_dtm   | tap_reg_idcode_reg[5]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |vio      |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    16|
|5     |LUT1     |     3|
|6     |LUT2     |    34|
|7     |LUT3     |   139|
|8     |LUT4     |   135|
|9     |LUT5     |   206|
|10    |LUT6     |   347|
|11    |MUXF7    |     3|
|12    |RAMB18E1 |     1|
|13    |RAMB36E1 |     2|
|15    |SRL16E   |     2|
|16    |FDCE     |    30|
|17    |FDPE     |     6|
|18    |FDRE     |   749|
|19    |FDSE     |    20|
|20    |IBUF     |     7|
|21    |OBUF     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14324 ; free virtual = 84125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2359.093; parent = 2149.936; children = 209.635
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4029.391; parent = 3001.270; children = 1028.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3033.281 ; gain = 489.426 ; free physical = 14371 ; free virtual = 84172
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3033.281 ; gain = 648.176 ; free physical = 14371 ; free virtual = 84172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.281 ; gain = 0.000 ; free physical = 14474 ; free virtual = 84275
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.281 ; gain = 0.000 ; free physical = 14426 ; free virtual = 84227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33da7715
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3033.281 ; gain = 955.277 ; free physical = 14663 ; free virtual = 84464
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/synth_1/top_artya7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_artya7_utilization_synth.rpt -pb top_artya7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 18 02:55:30 2023...
