Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 21:41:16 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    503         
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (503)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2056)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (503)
--------------------------
 There are 503 register/latch pins with no clock driven by root clock pin: CLK_50MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2056)
---------------------------------------------------
 There are 2056 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                    2        0.201        0.000                      0                    2        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                    2        0.201        0.000                      0                    2        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.676ns (19.843%)  route 2.731ns (80.157%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.725     6.267    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 f  CLK_50MHz_BUFG_inst/O
                         net (fo=504, routed)         2.006     8.369    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     8.493    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.773ns (80.780%)  route 0.184ns (19.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.184     5.744    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.295     6.039 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     6.039    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.300    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)        0.077    15.124    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  9.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.075     1.666    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.098     1.764 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.120     1.563    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.212ns (17.756%)  route 0.982ns (82.244%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.271     1.858    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 f  CLK_50MHz_BUFG_inst/O
                         net (fo=504, routed)         0.711     2.595    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.640 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     2.640    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK_50MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y12   FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y12   FSM_onehot_PS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   r_an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   r_an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   r_an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   r_an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y3    r_leds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y13   r_leds_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y12   FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y23   r_an_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2056 Endpoints
Min Delay          2056 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.054ns  (logic 4.847ns (28.422%)  route 12.207ns (71.578%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.054 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.054    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[1]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.959ns  (logic 4.752ns (28.021%)  route 12.207ns (71.979%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.959 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.959    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[2]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.943ns  (logic 4.736ns (27.953%)  route 12.207ns (72.047%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.720 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.720    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.943 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.943    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[0]
    SLICE_X40Y19         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.940ns  (logic 4.733ns (27.940%)  route 12.207ns (72.060%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.940 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.940    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[1]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.919ns  (logic 4.712ns (27.851%)  route 12.207ns (72.149%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.919 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.919    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[3]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.845ns  (logic 4.638ns (27.534%)  route 12.207ns (72.466%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.845 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.845    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[2]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.829ns  (logic 4.622ns (27.465%)  route 12.207ns (72.535%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.606    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.829 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.829    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[0]
    SLICE_X40Y18         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.826ns  (logic 4.619ns (27.452%)  route 12.207ns (72.548%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.826    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[1]
    SLICE_X40Y17         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.805ns  (logic 4.598ns (27.361%)  route 12.207ns (72.639%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.805 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.805    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[3]
    SLICE_X40Y17         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.731ns  (logic 4.524ns (27.040%)  route 12.207ns (72.960%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=1, routed)           1.323     3.777    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.901 f  my_otter/OTTER_REG_FILE/EX_MEM[write_data][1]_i_1/O
                         net (fo=7, routed)           1.547     5.449    my_otter/OTTER_REG_FILE/ALU_forward_muxB[1]
    SLICE_X46Y12         LUT3 (Prop_lut3_I2_O)        0.124     5.573 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=101, routed)         5.025    10.597    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.721 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13/O
                         net (fo=4, routed)           1.483    12.205    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_13_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.329 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.843    13.171    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.295 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=2, routed)           0.164    13.459    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.583 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=2, routed)           1.091    14.675    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124    14.799 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.730    15.529    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.036    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.731 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.731    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[2]
    SLICE_X40Y17         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][29]/C
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/IF_DE_reg[PC][29]/Q
                         net (fo=1, routed)           0.083     0.247    my_otter/IF_DE_reg[PC][29]
    SLICE_X39Y19         FDRE                                         r  my_otter/DE_EX_reg[PC][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][17]/C
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[PC][17]/Q
                         net (fo=3, routed)           0.111     0.252    my_otter/DE_EX_reg[PC][17]
    SLICE_X37Y14         FDRE                                         r  my_otter/EX_MEM_reg[PC][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][15]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[PC][15]/Q
                         net (fo=3, routed)           0.112     0.253    my_otter/DE_EX_reg[PC][15]
    SLICE_X36Y12         FDRE                                         r  my_otter/EX_MEM_reg[PC][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[regWrite]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[regWrite]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[regWrite]/C
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[regWrite]/Q
                         net (fo=1, routed)           0.115     0.256    my_otter/DE_EX_reg[regWrite]__0
    SLICE_X45Y9          FDRE                                         r  my_otter/EX_MEM_reg[regWrite]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[PC][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.087%)  route 0.115ns (44.913%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/Q
                         net (fo=2, routed)           0.115     0.256    my_otter/data_out_reg[31]
    SLICE_X42Y19         FDRE                                         r  my_otter/IF_DE_reg[PC][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.908%)  route 0.116ns (45.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][13]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[PC][13]/Q
                         net (fo=3, routed)           0.116     0.257    my_otter/DE_EX_reg[PC][13]
    SLICE_X36Y12         FDRE                                         r  my_otter/EX_MEM_reg[PC][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][1]/C
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][1]/Q
                         net (fo=1, routed)           0.116     0.257    my_otter/IF_DE_reg[PC][1]
    SLICE_X40Y9          FDRE                                         r  my_otter/DE_EX_reg[PC][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][7]/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][7]/Q
                         net (fo=1, routed)           0.120     0.261    my_otter/IF_DE_reg[PC][7]
    SLICE_X39Y8          FDRE                                         r  my_otter/DE_EX_reg[PC][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][12]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[PC][12]/Q
                         net (fo=3, routed)           0.122     0.263    my_otter/DE_EX_reg[PC][12]
    SLICE_X38Y11         FDRE                                         r  my_otter/EX_MEM_reg[PC][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[PC][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[PC_plus4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[PC][0]/C
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/EX_MEM_reg[PC][0]/Q
                         net (fo=1, routed)           0.099     0.263    my_otter/EX_MEM_reg[PC][0]
    SLICE_X37Y8          FDRE                                         r  my_otter/MEM_WB_reg[PC_plus4][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           440 Endpoints
Min Delay           440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_leds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.036ns (48.699%)  route 4.252ns (51.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  r_leds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  r_leds_reg[12]/Q
                         net (fo=1, routed)           4.252     9.856    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.374 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.374    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 3.977ns (48.366%)  route 4.246ns (51.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.549     5.070    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  r_leds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  r_leds_reg[15]/Q
                         net (fo=1, routed)           4.246     9.773    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.294 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.294    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.025ns (50.232%)  route 3.988ns (49.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  r_leds_reg[13]/Q
                         net (fo=1, routed)           3.988     9.580    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.088 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.088    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 3.971ns (51.197%)  route 3.786ns (48.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  r_leds_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  r_leds_reg[14]/Q
                         net (fo=1, routed)           3.786     9.327    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.842 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.842    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.981ns (56.485%)  route 3.067ns (43.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  r_leds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  r_leds_reg[10]/Q
                         net (fo=1, routed)           3.067     8.606    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.132 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.132    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.026ns (58.641%)  route 2.840ns (41.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  r_leds_reg[9]/Q
                         net (fo=1, routed)           2.840     8.432    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    11.940 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.940    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 4.022ns (59.038%)  route 2.791ns (40.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y5          FDRE                                         r  r_leds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  r_leds_reg[8]/Q
                         net (fo=1, routed)           2.791     8.395    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.899 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.899    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 3.986ns (58.345%)  route 2.846ns (41.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.546     5.067    clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  r_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  r_leds_reg[1]/Q
                         net (fo=1, routed)           2.846     8.369    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.899 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.899    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 3.959ns (58.275%)  route 2.835ns (41.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.546     5.067    clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  r_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  r_an_reg[0]/Q
                         net (fo=1, routed)           2.835     8.358    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.861 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.861    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_an_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 3.979ns (58.871%)  route 2.780ns (41.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.546     5.067    clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  r_an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  r_an_reg[2]/Q
                         net (fo=1, routed)           2.780     8.303    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.826 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.826    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.209ns (33.258%)  route 0.419ns (66.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.157     1.764    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.262     2.072    my_otter/flush_D
    SLICE_X39Y13         FDRE                                         r  my_otter/IF_DE_reg[PC][12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.209ns (33.258%)  route 0.419ns (66.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.157     1.764    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.262     2.072    my_otter/flush_D
    SLICE_X39Y13         FDRE                                         r  my_otter/IF_DE_reg[PC][13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.209ns (33.258%)  route 0.419ns (66.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.157     1.764    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.262     2.072    my_otter/flush_D
    SLICE_X39Y13         FDRE                                         r  my_otter/IF_DE_reg[PC][15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][16]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.209ns (32.662%)  route 0.431ns (67.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.157     1.764    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]
    SLICE_X38Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.274     2.083    my_otter/flush_D
    SLICE_X42Y15         FDRE                                         r  my_otter/IF_DE_reg[PC][16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[memRead_data][18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.208     2.105    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X35Y13         FDRE                                         r  my_otter/MEM_WB_reg[memRead_data][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[memRead_data][20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.208     2.105    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X35Y13         FDRE                                         r  my_otter/MEM_WB_reg[memRead_data][20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[memRead_data][24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.208     2.105    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X34Y13         FDRE                                         r  my_otter/MEM_WB_reg[memRead_data][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[memRead_data][2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.208     2.105    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X34Y13         FDRE                                         r  my_otter/MEM_WB_reg[memRead_data][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[memRead_size][0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.209ns (31.251%)  route 0.460ns (68.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.215     2.112    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X37Y13         FDRE                                         r  my_otter/EX_MEM_reg[memRead_size][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[ALU_result][21]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.209ns (31.251%)  route 0.460ns (68.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.245     1.852    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.215     2.112    my_otter/PROGRAM_COUNTER_n_32
    SLICE_X37Y13         FDRE                                         r  my_otter/MEM_WB_reg[ALU_result][21]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 1.180ns (15.862%)  route 6.259ns (84.138%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          2.099     7.439    r_leds
    SLICE_X47Y13         FDRE                                         r  r_leds_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.443     4.784    clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  r_leds_reg[10]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.180ns (16.401%)  route 6.015ns (83.599%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.855     7.195    r_leds
    SLICE_X46Y10         FDRE                                         r  r_leds_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.446     4.787    clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  r_leds_reg[12]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.180ns (16.489%)  route 5.976ns (83.511%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.817     7.156    r_leds
    SLICE_X47Y11         FDRE                                         r  r_leds_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  r_leds_reg[14]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 0.932ns (13.159%)  route 6.151ns (86.841%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][0]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][0]/Q
                         net (fo=54, routed)          4.068     4.524    my_otter/OTTER_MEMORY/Q[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.148     4.672 f  my_otter/OTTER_MEMORY/r_leds[15]_i_2/O
                         net (fo=4, routed)           0.837     5.508    my_otter/OTTER_MEMORY_n_103
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.328     5.836 r  my_otter/r_segs[7]_i_1/O
                         net (fo=8, routed)           1.246     7.083    r_segs
    SLICE_X45Y21         FDRE                                         r  r_segs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    clk_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  r_segs_reg[4]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 0.932ns (13.159%)  route 6.151ns (86.841%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][0]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][0]/Q
                         net (fo=54, routed)          4.068     4.524    my_otter/OTTER_MEMORY/Q[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.148     4.672 f  my_otter/OTTER_MEMORY/r_leds[15]_i_2/O
                         net (fo=4, routed)           0.837     5.508    my_otter/OTTER_MEMORY_n_103
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.328     5.836 r  my_otter/r_segs[7]_i_1/O
                         net (fo=8, routed)           1.246     7.083    r_segs
    SLICE_X45Y21         FDRE                                         r  r_segs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    clk_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  r_segs_reg[5]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.180ns (16.704%)  route 5.884ns (83.296%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.725     7.064    r_leds
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[13]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.180ns (16.704%)  route 5.884ns (83.296%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.725     7.064    r_leds
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436     4.777    clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[9]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 0.932ns (13.430%)  route 6.008ns (86.570%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][0]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][0]/Q
                         net (fo=54, routed)          4.068     4.524    my_otter/OTTER_MEMORY/Q[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.148     4.672 f  my_otter/OTTER_MEMORY/r_leds[15]_i_2/O
                         net (fo=4, routed)           0.837     5.508    my_otter/OTTER_MEMORY_n_103
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.328     5.836 r  my_otter/r_segs[7]_i_1/O
                         net (fo=8, routed)           1.103     6.940    r_segs
    SLICE_X45Y23         FDRE                                         r  r_segs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433     4.774    clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  r_segs_reg[6]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 0.932ns (13.430%)  route 6.008ns (86.570%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][0]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][0]/Q
                         net (fo=54, routed)          4.068     4.524    my_otter/OTTER_MEMORY/Q[0]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.148     4.672 f  my_otter/OTTER_MEMORY/r_leds[15]_i_2/O
                         net (fo=4, routed)           0.837     5.508    my_otter/OTTER_MEMORY_n_103
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.328     5.836 r  my_otter/r_segs[7]_i_1/O
                         net (fo=8, routed)           1.103     6.940    r_segs
    SLICE_X45Y23         FDRE                                         r  r_segs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433     4.774    clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  r_segs_reg[7]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 1.180ns (17.092%)  route 5.724ns (82.908%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][16]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_otter/EX_MEM_reg[ALU_result][16]/Q
                         net (fo=5, routed)           1.490     1.946    my_otter/OTTER_MEMORY/Q[16]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.148     2.094 f  my_otter/OTTER_MEMORY/ioBuffer[4]_i_7/O
                         net (fo=2, routed)           1.053     3.147    my_otter/OTTER_MEMORY_n_100
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.328     3.475 f  my_otter/r_leds[15]_i_4/O
                         net (fo=1, routed)           0.658     4.133    my_otter/r_leds[15]_i_4_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124     4.257 f  my_otter/r_leds[15]_i_3/O
                         net (fo=3, routed)           0.958     5.215    my_otter/r_leds[15]_i_3_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.339 r  my_otter/r_leds[15]_i_1/O
                         net (fo=16, routed)          1.564     6.904    r_leds
    SLICE_X44Y23         FDRE                                         r  r_leds_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.433     4.774    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  r_leds_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.028%)  route 0.165ns (53.972%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][10]/C
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][10]/Q
                         net (fo=4, routed)           0.165     0.306    IOBUS_out[10]
    SLICE_X47Y13         FDRE                                         r  r_leds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  r_leds_reg[10]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.459%)  route 0.216ns (60.541%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][15]/C
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][15]/Q
                         net (fo=4, routed)           0.216     0.357    IOBUS_out[15]
    SLICE_X44Y23         FDRE                                         r  r_leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  r_leds_reg[15]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.167%)  route 0.249ns (63.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][8]/C
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][8]/Q
                         net (fo=4, routed)           0.249     0.390    IOBUS_out[8]
    SLICE_X38Y5          FDRE                                         r  r_leds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y5          FDRE                                         r  r_leds_reg[8]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][3]/C
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][3]/Q
                         net (fo=22, routed)          0.261     0.402    IOBUS_out[3]
    SLICE_X45Y17         FDRE                                         r  r_segs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  r_segs_reg[3]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.167%)  route 0.244ns (59.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][12]/C
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/EX_MEM_reg[write_data][12]/Q
                         net (fo=4, routed)           0.244     0.408    IOBUS_out[12]
    SLICE_X46Y10         FDRE                                         r  r_leds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X46Y10         FDRE                                         r  r_leds_reg[12]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.994%)  route 0.246ns (60.006%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][14]/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/EX_MEM_reg[write_data][14]/Q
                         net (fo=4, routed)           0.246     0.410    IOBUS_out[14]
    SLICE_X47Y11         FDRE                                         r  r_leds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  r_leds_reg[14]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.314%)  route 0.270ns (65.686%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][13]/C
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][13]/Q
                         net (fo=4, routed)           0.270     0.411    IOBUS_out[13]
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  r_leds_reg[13]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_leds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.481%)  route 0.307ns (68.519%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][11]/C
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][11]/Q
                         net (fo=4, routed)           0.307     0.448    IOBUS_out[11]
    SLICE_X41Y23         FDRE                                         r  r_leds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.818     1.945    clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_leds_reg[11]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.326%)  route 0.309ns (68.674%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][1]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[write_data][1]/Q
                         net (fo=22, routed)          0.309     0.450    IOBUS_out[1]
    SLICE_X45Y11         FDRE                                         r  r_segs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X45Y11         FDRE                                         r  r_segs_reg[1]/C

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[write_data][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_segs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.278%)  route 0.344ns (67.722%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[write_data][2]/C
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/EX_MEM_reg[write_data][2]/Q
                         net (fo=22, routed)          0.344     0.508    IOBUS_out[2]
    SLICE_X45Y17         FDRE                                         r  r_segs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  r_segs_reg[2]/C





