<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2636' type='void llvm::TargetLoweringBase::finalizeLowering(llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2632'>/// Execute target specific actions to finalize target lowering.
  /// This is used to set extra flags in MachineFrameInformation and freezing
  /// the set of reserved registers.
  /// The default implementation just freezes the set of reserved registers.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='220' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='659' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1932' ll='1934' type='void llvm::TargetLoweringBase::finalizeLowering(llvm::MachineFunction &amp; MF) const'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12053' c='_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12055' u='c' c='_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9982' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10012' u='c' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15362' c='_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15364' u='c' c='_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
