\doxysection{stm32f4xx\+\_\+hal\+\_\+sram.\+c}
\hypertarget{stm32f4xx__hal__sram_8c_source}{}\label{stm32f4xx__hal__sram_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_sram.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_sram.c}}
\mbox{\hyperlink{stm32f4xx__hal__sram_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00115}00115\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00116}00116\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00118}00118\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)\ ||\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00124}00124\ \textcolor{preprocessor}{\#ifdef\ HAL\_SRAM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00130}00130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00133}00133\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00134}00134\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00135}00135\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00139}00139\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACplt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00140}00140\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACpltProt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00141}00141\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMAError(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00146}00146\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00174}00174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Init(SRAM\_HandleTypeDef\ *hsram,\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00175}00175\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *ExtTiming)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00176}00176\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00177}00177\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ handle\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00178}00178\ \ \ \textcolor{keywordflow}{if}\ (hsram\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00179}00179\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00180}00180\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00181}00181\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00183}00183\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00184}00184\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00185}00185\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00186}00186\ \ \ \ \ hsram-\/>Lock\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00188}00188\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00189}00189\ \ \ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>MspInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00190}00190\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00191}00191\ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ HAL\_SRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00192}00192\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00193}00193\ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ HAL\_SRAM\_DMA\_XferCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00194}00194\ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ HAL\_SRAM\_DMA\_XferErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00196}00196\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00197}00197\ \ \ \ \ hsram-\/>MspInitCallback(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00198}00198\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00199}00199\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00200}00200\ \ \ \ \ HAL\_SRAM\_MspInit(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00201}00201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00202}00202\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00204}00204\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ control\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00205}00205\ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gadcd17e1723f3c9ae54fb91c4e209a977}{FMC\_NORSRAM\_Init}}(hsram-\/>Instance,\ \&(hsram-\/>Init));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00207}00207\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00208}00208\ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga536dc9a6ede50df68d55d8460e23c8e7}{FMC\_NORSRAM\_Timing\_Init}}(hsram-\/>Instance,\ Timing,\ hsram-\/>Init.NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00210}00210\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ extended\ mode\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00211}00211\ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga94507a9a975471fca77486a27c2fd5af}{FMC\_NORSRAM\_Extended\_Timing\_Init}}(hsram-\/>Extended,\ ExtTiming,\ hsram-\/>Init.NSBank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00212}00212\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hsram-\/>Init.ExtendedMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00214}00214\ \ \ \textcolor{comment}{/*\ Enable\ the\ NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00215}00215\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gaa8b789b3dc6094d3f5181f12b3e9f4ac}{\_\_FMC\_NORSRAM\_ENABLE}}(hsram-\/>Instance,\ hsram-\/>Init.NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00217}00217\ \ \ \textcolor{comment}{/*\ Initialize\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00218}00218\ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00220}00220\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00221}00221\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00229}00229\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_DeInit(SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00230}00230\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00231}00231\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00232}00232\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>MspDeInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00233}00233\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00234}00234\ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ HAL\_SRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00235}00235\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00237}00237\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00238}00238\ \ \ hsram-\/>MspDeInitCallback(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00239}00239\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00240}00240\ \ \ \textcolor{comment}{/*\ De-\/Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00241}00241\ \ \ HAL\_SRAM\_MspDeInit(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00242}00242\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00244}00244\ \ \ \textcolor{comment}{/*\ Configure\ the\ SRAM\ registers\ with\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00245}00245\ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga287693ca1f2a4b4b70fa5657645a1d92}{FMC\_NORSRAM\_DeInit}}(hsram-\/>Instance,\ hsram-\/>Extended,\ hsram-\/>Init.NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00247}00247\ \ \ \textcolor{comment}{/*\ Reset\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00248}00248\ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00250}00250\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00251}00251\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00253}00253\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00254}00254\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00262}00262\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspInit(SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00263}00263\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00264}00264\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00265}00265\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00267}00267\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00268}00268\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_MspInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00269}00269\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00270}00270\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00278}00278\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_MspDeInit(SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00279}00279\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00280}00280\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00281}00281\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00282}00282\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00283}00283\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00284}00284\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_MspDeInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00285}00285\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00286}00286\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00294}00294\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00295}00295\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00296}00296\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00297}00297\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00299}00299\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00300}00300\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_DMA\_XferCpltCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00301}00301\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00302}00302\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00310}00310\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00311}00311\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00312}00312\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00313}00313\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00315}00315\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00316}00316\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_DMA\_XferErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00317}00317\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00318}00318\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00337}00337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00347}00347\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00348}00348\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00349}00349\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00350}00350\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00351}00351\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *psramaddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00352}00352\ \ \ uint8\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00353}00353\ \ \ HAL\_SRAM\_StateTypeDef\ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00355}00355\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00356}00356\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00357}00357\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00358}00358\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00359}00359\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00361}00361\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00362}00362\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00364}00364\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00365}00365\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00366}00366\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00367}00367\ \ \ \ \ \ \ *pdestbuff\ =\ *psramaddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00368}00368\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00369}00369\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00370}00370\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00372}00372\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00373}00373\ \ \ \ \ hsram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00375}00375\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00376}00376\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00377}00377\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00378}00378\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00379}00379\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00380}00380\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00381}00381\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00382}00382\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00383}00383\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00384}00384\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00395}00395\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_8b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00396}00396\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00397}00397\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00398}00398\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00399}00399\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *psramaddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00400}00400\ \ \ uint8\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00402}00402\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00403}00403\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00404}00404\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00405}00405\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00406}00406\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00408}00408\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00409}00409\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00411}00411\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00412}00412\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00413}00413\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00414}00414\ \ \ \ \ \ \ *psramaddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00415}00415\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00416}00416\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00417}00417\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00418}00418\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00419}00419\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00420}00420\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00422}00422\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00423}00423\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00424}00424\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00425}00425\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00426}00426\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00427}00427\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00428}00428\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00429}00429\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00430}00430\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00431}00431\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00432}00432\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00442}00442\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00443}00443\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00444}00444\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00445}00445\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00446}00446\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00447}00447\ \ \ uint16\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00448}00448\ \ \ uint8\_t\ limit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00449}00449\ \ \ HAL\_SRAM\_StateTypeDef\ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00451}00451\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00452}00452\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00453}00453\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00454}00454\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00455}00455\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00457}00457\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00458}00458\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00460}00460\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ size\ is\ a\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00461}00461\ \ \ \ \ limit\ =\ (((BufferSize\ \%\ 2U)\ !=\ 0U)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00462}00462\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00463}00463\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00464}00464\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ limit;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00465}00465\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00466}00466\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*psramaddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00467}00467\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00468}00468\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)(((*psramaddress)\ \&\ 0xFFFF0000U)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00469}00469\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00470}00470\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00471}00471\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00473}00473\ \ \ \ \ \textcolor{comment}{/*\ Read\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00474}00474\ \ \ \ \ \textcolor{keywordflow}{if}\ (limit\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00475}00475\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00476}00476\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*psramaddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00477}00477\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00478}00478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00479}00479\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00480}00480\ \ \ \ \ hsram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00482}00482\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00483}00483\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00484}00484\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00485}00485\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00486}00486\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00487}00487\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00488}00488\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00489}00489\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00490}00490\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00491}00491\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00502}00502\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_16b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00503}00503\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00504}00504\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00505}00505\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00506}00506\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00507}00507\ \ \ uint16\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00508}00508\ \ \ uint8\_t\ limit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00509}00509\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00510}00510\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00511}00511\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00512}00512\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00513}00513\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00514}00514\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00515}00515\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00516}00516\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00517}00517\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00519}00519\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ size\ is\ a\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00520}00520\ \ \ \ \ limit\ =\ (((BufferSize\ \%\ 2U)\ !=\ 0U)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00522}00522\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00523}00523\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ limit;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00524}00524\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00525}00525\ \ \ \ \ \ \ *psramaddress\ =\ (uint32\_t)(*psrcbuff);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00526}00526\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00527}00527\ \ \ \ \ \ \ *psramaddress\ |=\ ((uint32\_t)(*psrcbuff)\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00528}00528\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00529}00529\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00530}00530\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00532}00532\ \ \ \ \ \textcolor{comment}{/*\ Write\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00533}00533\ \ \ \ \ \textcolor{keywordflow}{if}\ (limit\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00534}00534\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00535}00535\ \ \ \ \ \ \ *psramaddress\ =\ ((uint32\_t)(*psrcbuff)\ \&\ 0x0000FFFFU)\ |\ ((*psramaddress)\ \&\ 0xFFFF0000U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00536}00536\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00537}00537\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00538}00538\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00539}00539\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00540}00540\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00541}00541\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00542}00542\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00543}00543\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00544}00544\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00545}00545\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00546}00546\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00547}00547\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00549}00549\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00550}00550\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00561}00561\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00562}00562\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00563}00563\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00564}00564\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00565}00565\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00566}00566\ \ \ uint32\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00567}00567\ \ \ HAL\_SRAM\_StateTypeDef\ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00569}00569\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00570}00570\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00571}00571\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00572}00572\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00573}00573\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00574}00574\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00575}00575\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00576}00576\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00577}00577\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00578}00578\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00579}00579\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00580}00580\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00581}00581\ \ \ \ \ \ \ *pdestbuff\ =\ *psramaddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00582}00582\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00583}00583\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00584}00584\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00586}00586\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00587}00587\ \ \ \ \ hsram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00588}00588\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00589}00589\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00590}00590\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00591}00591\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00592}00592\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00593}00593\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00594}00594\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00595}00595\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00597}00597\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00598}00598\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00609}00609\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_32b(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00610}00610\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00611}00611\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00612}00612\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00613}00613\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00614}00614\ \ \ uint32\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00616}00616\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00617}00617\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00618}00618\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00619}00619\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00620}00620\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00621}00621\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00622}00622\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00623}00623\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00625}00625\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00626}00626\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00627}00627\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00628}00628\ \ \ \ \ \ \ *psramaddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00629}00629\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00630}00630\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00631}00631\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00633}00633\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00634}00634\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00636}00636\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00637}00637\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00638}00638\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00639}00639\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00640}00640\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00641}00641\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00642}00642\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00643}00643\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00644}00644\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00645}00645\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00656}00656\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Read\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00657}00657\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00658}00658\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00659}00659\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00660}00660\ \ \ HAL\_SRAM\_StateTypeDef\ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00661}00661\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00662}00662\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00663}00663\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00664}00664\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00665}00665\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00666}00666\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00667}00667\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00668}00668\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00669}00669\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00670}00670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00671}00671\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00672}00672\ \ \ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00673}00673\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00674}00674\ \ \ \ \ \ \ hsram-\/>hdma-\/>XferCpltCallback\ =\ SRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00675}00675\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00676}00676\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00677}00677\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00678}00678\ \ \ \ \ \ \ hsram-\/>hdma-\/>XferCpltCallback\ =\ SRAM\_DMACpltProt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00679}00679\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00680}00680\ \ \ \ \ hsram-\/>hdma-\/>XferErrorCallback\ =\ SRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00681}00681\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00682}00682\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00683}00683\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(hsram-\/>hdma,\ (uint32\_t)pAddress,\ (uint32\_t)pDstBuffer,\ (uint32\_t)BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00684}00684\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00685}00685\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00686}00686\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00687}00687\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00688}00688\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00689}00689\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00690}00690\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00691}00691\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00692}00692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00693}00693\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00694}00694\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00705}00705\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_Write\_DMA(SRAM\_HandleTypeDef\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00706}00706\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00707}00707\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00709}00709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00710}00710\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00711}00711\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00712}00712\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00713}00713\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00714}00714\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00715}00715\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00716}00716\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00717}00717\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00718}00718\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00719}00719\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00720}00720\ \ \ \ \ hsram-\/>hdma-\/>XferCpltCallback\ =\ SRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00721}00721\ \ \ \ \ hsram-\/>hdma-\/>XferErrorCallback\ =\ SRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00722}00722\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00723}00723\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00724}00724\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(hsram-\/>hdma,\ (uint32\_t)pSrcBuffer,\ (uint32\_t)pAddress,\ (uint32\_t)BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00725}00725\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00726}00726\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00727}00727\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00728}00728\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00729}00729\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00730}00730\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00731}00731\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00732}00732\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00733}00733\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00734}00734\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00735}00735\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00736}00736\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00737}00737\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00749}00749\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00750}00750\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_CallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00751}00751\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00752}00752\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00753}00753\ \ \ HAL\_SRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00755}00755\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00756}00756\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00757}00757\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00758}00758\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00759}00759\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00760}00760\ \ \ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00761}00761\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_RESET)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00762}00762\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00763}00763\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00764}00764\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00765}00765\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00766}00766\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00767}00767\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00768}00768\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00769}00769\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00770}00770\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00771}00771\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00772}00772\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00773}00773\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00774}00774\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00775}00775\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00776}00776\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00777}00777\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00778}00778\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00779}00779\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00780}00780\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00781}00781\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00783}00783\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00784}00784\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00798}00798\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_UnRegisterCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00799}00799\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00800}00800\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00801}00801\ \ \ HAL\_SRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00803}00803\ \ \ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00804}00804\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00805}00805\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00806}00806\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00807}00807\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00808}00808\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00809}00809\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ HAL\_SRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00810}00810\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00811}00811\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00812}00812\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ HAL\_SRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00813}00813\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00814}00814\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00815}00815\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ HAL\_SRAM\_DMA\_XferCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00817}00817\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00818}00818\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ HAL\_SRAM\_DMA\_XferErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00819}00819\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00820}00820\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00824}00824\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00825}00825\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00826}00826\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SRAM\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00827}00827\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00828}00828\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00829}00829\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00830}00830\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ HAL\_SRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00832}00832\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00833}00833\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00834}00834\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ HAL\_SRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00836}00836\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00837}00837\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00838}00838\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00840}00840\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00841}00841\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00842}00842\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00843}00843\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00844}00844\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00845}00845\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00846}00846\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00847}00847\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00848}00848\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00849}00849\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00862}00862\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterDmaCallback(SRAM\_HandleTypeDef\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00863}00863\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_DmaCallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00864}00864\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00865}00865\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00866}00866\ \ \ HAL\_SRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00867}00867\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00868}00868\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00869}00869\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00870}00870\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00871}00871\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00872}00872\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00873}00873\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00874}00874\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00876}00876\ \ \ state\ =\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00877}00877\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SRAM\_STATE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00878}00878\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00879}00879\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00880}00880\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00881}00881\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00882}00882\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00883}00883\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00884}00884\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00885}00885\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00886}00886\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00887}00887\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00888}00888\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00889}00889\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00890}00890\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00891}00891\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00892}00892\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00893}00893\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00894}00894\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00895}00895\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00896}00896\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00897}00897\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00898}00898\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00899}00899\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00900}00900\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00901}00901\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00902}00902\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00903}00903\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00904}00904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00908}00908\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00923}00923\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00930}00930\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Enable(SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00931}00931\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00932}00932\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00933}00933\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_PROTECTED)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00934}00934\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00935}00935\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00936}00936\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00937}00937\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00938}00938\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00939}00939\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00940}00940\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00941}00941\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00942}00942\ \ \ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80b74385930a4c50e0fbfa499419c791}{FMC\_NORSRAM\_WriteOperation\_Enable}}(hsram-\/>Instance,\ hsram-\/>Init.NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00944}00944\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00945}00945\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00946}00946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00947}00947\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00948}00948\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00949}00949\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00950}00950\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00951}00951\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00952}00952\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00953}00953\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00954}00954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00955}00955\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00956}00956\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00964}00964\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_WriteOperation\_Disable(SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00965}00965\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00966}00966\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00967}00967\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>State\ ==\ HAL\_SRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00968}00968\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00969}00969\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00970}00970\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00971}00971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00972}00972\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00973}00973\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00974}00974\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00975}00975\ \ \ \ \ \textcolor{comment}{/*\ Disable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00976}00976\ \ \ \ \ (void)\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga78715eb3516afb14dd90863df43388cf}{FMC\_NORSRAM\_WriteOperation\_Disable}}(hsram-\/>Instance,\ hsram-\/>Init.NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00978}00978\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00979}00979\ \ \ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_PROTECTED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00980}00980\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00981}00981\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00982}00982\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00983}00983\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00984}00984\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00985}00985\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00986}00986\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00987}00987\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00988}00988\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00989}00989\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00990}00990\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l00995}00995\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01010}01010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01017}01017\ HAL\_SRAM\_StateTypeDef\ HAL\_SRAM\_GetState(\textcolor{keyword}{const}\ SRAM\_HandleTypeDef\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01018}01018\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01019}01019\ \ \ \textcolor{keywordflow}{return}\ hsram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01020}01020\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01021}01021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01025}01025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01029}01029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01039}01039\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACplt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01040}01040\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01041}01041\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01042}01042\ \ \ SRAM\_HandleTypeDef\ *hsram\ =\ (SRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01043}01043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01044}01044\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01045}01045\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01047}01047\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01048}01048\ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01049}01049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01050}01050\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01051}01051\ \ \ hsram-\/>DmaXferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01052}01052\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01053}01053\ \ \ HAL\_SRAM\_DMA\_XferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01054}01054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01055}01055\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01056}01056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01062}01062\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACpltProt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01063}01063\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01064}01064\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01065}01065\ \ \ SRAM\_HandleTypeDef\ *hsram\ =\ (SRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01066}01066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01067}01067\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01068}01068\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01069}01069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01070}01070\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01071}01071\ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_PROTECTED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01073}01073\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01074}01074\ \ \ hsram-\/>DmaXferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01075}01075\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01076}01076\ \ \ HAL\_SRAM\_DMA\_XferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01077}01077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01078}01078\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01079}01079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01085}01085\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMAError(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01086}01086\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01087}01087\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01088}01088\ \ \ SRAM\_HandleTypeDef\ *hsram\ =\ (SRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01089}01089\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01090}01090\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01091}01091\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01092}01092\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01093}01093\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01094}01094\ \ \ hsram-\/>State\ =\ HAL\_SRAM\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01095}01095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01096}01096\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01097}01097\ \ \ hsram-\/>DmaXferErrorCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01098}01098\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01099}01099\ \ \ HAL\_SRAM\_DMA\_XferErrorCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01100}01100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01101}01101\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01102}01102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01106}01106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01110}01110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01111}01111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_SRAM\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01112}01112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01116}01116\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sram_8c_source_l01117}01117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ ||\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
