Timing Analyzer report for state_v2_decode
Mon Apr 04 11:06:16 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; state_v2_decode                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
;     Processors 3-4         ;   1.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; clk                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                           ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out } ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                            ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note                                           ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
; 180.73 MHz ; 180.73 MHz      ; clk                                           ;                                                ;
; 420.7 MHz  ; 402.09 MHz      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -4.533 ; -504.600      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.377 ; -9.856        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk                                           ; 0.434 ; 0.000         ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.455 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -3.000 ; -227.537      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.487 ; -14.870       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                       ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.533 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.453      ;
; -4.531 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.451      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.530 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.958      ;
; -4.527 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.447      ;
; -4.525 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.445      ;
; -4.523 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.443      ;
; -4.519 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.439      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.512 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.433      ;
; -4.492 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.412      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.915      ;
; -4.484 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.404      ;
; -4.382 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.302      ;
; -4.380 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.300      ;
; -4.376 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.296      ;
; -4.341 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.261      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.329 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.757      ;
; -4.311 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.575     ; 4.737      ;
; -4.309 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.575     ; 4.735      ;
; -4.305 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.575     ; 4.731      ;
; -4.299 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[8]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.081     ; 5.219      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.288 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.716      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.715      ;
; -4.270 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.575     ; 4.696      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.254 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.175      ;
; -4.248 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.168      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.247 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.573     ; 4.675      ;
; -4.246 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.166      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[14] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[13] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.163      ;
; -4.242 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.081     ; 5.162      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.237 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.158      ;
; -4.224 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.082     ; 5.143      ;
; -4.222 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.082     ; 5.141      ;
; -4.218 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.082     ; 5.137      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[14] ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
; -4.212 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.080     ; 5.133      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.377 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.299      ;
; -1.377 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.299      ;
; -1.377 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.299      ;
; -1.377 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.299      ;
; -1.377 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.299      ;
; -1.215 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.137      ;
; -1.215 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.137      ;
; -1.215 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.137      ;
; -1.215 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.137      ;
; -1.215 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 2.137      ;
; -0.725 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.647      ;
; -0.602 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.524      ;
; -0.591 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.513      ;
; -0.548 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.470      ;
; -0.548 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.470      ;
; -0.548 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.470      ;
; -0.440 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.362      ;
; -0.421 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.343      ;
; -0.393 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.315      ;
; -0.383 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.305      ;
; -0.364 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.286      ;
; -0.354 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.276      ;
; -0.286 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.208      ;
; -0.167 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.089      ;
; -0.157 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 1.079      ;
; 0.025  ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 0.897      ;
; 0.041  ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 0.881      ;
; 0.064  ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 0.858      ;
; 0.064  ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 0.858      ;
; 0.064  ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.079     ; 0.858      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; uart_test:uart_test_inst|wait_cnt[21]                           ; uart_test:uart_test_inst|wait_cnt[21]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_test:uart_test_inst|wait_cnt[22]                           ; uart_test:uart_test_inst|wait_cnt[22]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_test:uart_test_inst|wait_cnt[23]                           ; uart_test:uart_test_inst|wait_cnt[23]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_test:uart_test_inst|wait_cnt[29]                           ; uart_test:uart_test_inst|wait_cnt[29]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_test:uart_test_inst|wait_cnt[30]                           ; uart_test:uart_test_inst|wait_cnt[30]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_test:uart_test_inst|wait_cnt[31]                           ; uart_test:uart_test_inst|wait_cnt[31]                           ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|tx_data[4]                             ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|state.WAIT                             ; uart_test:uart_test_inst|state.WAIT                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[12]                           ; uart_test:uart_test_inst|wait_cnt[12]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[9]                            ; uart_test:uart_test_inst|wait_cnt[9]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[10]                           ; uart_test:uart_test_inst|wait_cnt[10]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[11]                           ; uart_test:uart_test_inst|wait_cnt[11]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[13]                           ; uart_test:uart_test_inst|wait_cnt[13]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[14]                           ; uart_test:uart_test_inst|wait_cnt[14]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[20]                           ; uart_test:uart_test_inst|wait_cnt[20]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[16]                           ; uart_test:uart_test_inst|wait_cnt[16]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[17]                           ; uart_test:uart_test_inst|wait_cnt[17]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[18]                           ; uart_test:uart_test_inst|wait_cnt[18]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[19]                           ; uart_test:uart_test_inst|wait_cnt[19]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[24]                           ; uart_test:uart_test_inst|wait_cnt[24]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[25]                           ; uart_test:uart_test_inst|wait_cnt[25]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[26]                           ; uart_test:uart_test_inst|wait_cnt[26]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[27]                           ; uart_test:uart_test_inst|wait_cnt[27]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|wait_cnt[28]                           ; uart_test:uart_test_inst|wait_cnt[28]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|tx_data_valid                          ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|tx_data[6]                             ; uart_test:uart_test_inst|tx_data[6]                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|tx_data[7]                             ; uart_test:uart_test_inst|tx_data[7]                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|tx_data[5]                             ; uart_test:uart_test_inst|tx_data[5]                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; decoder:decoder_inst|data_out[0]                                ; decoder:decoder_inst|data_out[0]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[7]                            ; uart_test:uart_test_inst|wait_cnt[7]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[0]                            ; uart_test:uart_test_inst|wait_cnt[0]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[1]                            ; uart_test:uart_test_inst|wait_cnt[1]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[2]                            ; uart_test:uart_test_inst|wait_cnt[2]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[3]                            ; uart_test:uart_test_inst|wait_cnt[3]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[4]                            ; uart_test:uart_test_inst|wait_cnt[4]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[5]                            ; uart_test:uart_test_inst|wait_cnt[5]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[6]                            ; uart_test:uart_test_inst|wait_cnt[6]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[8]                            ; uart_test:uart_test_inst|wait_cnt[8]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|wait_cnt[15]                           ; uart_test:uart_test_inst|wait_cnt[15]                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|usart_valid                            ; uart_test:uart_test_inst|usart_valid                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.486 ; decoder:decoder_inst|data_out[0]                                ; uart_test:uart_test_inst|sav_data[0]                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.778      ;
; 0.492 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.784      ;
; 0.511 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d0             ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d1             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.525 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_data_ready     ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[3]                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.536 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.828      ;
; 0.544 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[1]                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.836      ;
; 0.633 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.573      ; 1.418      ;
; 0.635 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.573      ; 1.420      ;
; 0.642 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.573      ; 1.427      ;
; 0.644 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.573      ; 1.429      ;
; 0.664 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_reg            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.957      ;
; 0.681 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[3]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.974      ;
; 0.692 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[4]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.985      ;
; 0.701 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[6]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.993      ;
; 0.711 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[1]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[7]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.005      ;
; 0.712 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[2]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.005      ;
; 0.742 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.054      ;
; 0.743 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.056      ;
; 0.745 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.746 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.058      ;
; 0.746 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.100      ; 1.058      ;
; 0.747 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[1]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[1]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[10]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[10]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[8]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.059      ;
; 0.748 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[17]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[17]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[2]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[2]                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[16]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[16]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.041      ;
; 0.755 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.573      ; 1.540      ;
; 0.756 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.573      ; 1.541      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.455 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 0.758      ;
; 0.503 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 0.794      ;
; 0.511 ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 0.802      ;
; 0.714 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.005      ;
; 0.737 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.028      ;
; 0.750 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.041      ;
; 0.810 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.101      ;
; 0.813 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.104      ;
; 0.891 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.182      ;
; 0.908 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.199      ;
; 0.920 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.211      ;
; 0.929 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.220      ;
; 1.076 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.367      ;
; 1.081 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.372      ;
; 1.198 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.515      ;
; 1.224 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.515      ;
; 1.224 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 1.515      ;
; 1.755 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.046      ;
; 1.755 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.046      ;
; 1.755 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.046      ;
; 1.755 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.046      ;
; 1.755 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.046      ;
; 1.923 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.214      ;
; 1.923 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.214      ;
; 1.923 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.214      ;
; 1.923 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.214      ;
; 1.923 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.079      ; 2.214      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note                                           ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
; 190.19 MHz ; 190.19 MHz      ; clk                                           ;                                                ;
; 453.1 MHz  ; 402.09 MHz      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -4.258 ; -465.808      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.207 ; -8.299        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk                                           ; 0.383 ; 0.000         ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.405 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -3.000 ; -227.537      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.487 ; -14.870       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.258 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.188      ;
; -4.255 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.185      ;
; -4.253 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.183      ;
; -4.250 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.180      ;
; -4.249 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.179      ;
; -4.244 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.174      ;
; -4.229 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.159      ;
; -4.224 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.154      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.183 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.645      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.132 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.062      ;
; -4.131 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.061      ;
; -4.128 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.058      ;
; -4.122 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.052      ;
; -4.102 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 5.032      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.085 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.547      ;
; -4.011 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.537     ; 4.476      ;
; -4.008 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.537     ; 4.473      ;
; -4.006 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.936      ;
; -4.003 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.933      ;
; -4.002 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.537     ; 4.467      ;
; -3.997 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.927      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.997 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.459      ;
; -3.987 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[8]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.073     ; 4.916      ;
; -3.982 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.537     ; 4.447      ;
; -3.977 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.907      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.944 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.406      ;
; -3.938 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.073     ; 4.867      ;
; -3.936 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[24]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.866      ;
; -3.934 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[0]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.073     ; 4.863      ;
; -3.931 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[24]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.861      ;
; -3.923 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.073     ; 4.852      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.923 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.385      ;
; -3.920 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.073     ; 4.849      ;
; -3.914 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.073     ; 4.843      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.914 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.540     ; 4.376      ;
; -3.907 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[7]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.837      ;
; -3.907 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[3]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.837      ;
; -3.907 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[19]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.838      ;
; -3.906 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[8]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.836      ;
; -3.906 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[12]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.837      ;
; -3.906 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[15]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.836      ;
; -3.906 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[16]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.837      ;
; -3.905 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[2]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.835      ;
; -3.904 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[0]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.834      ;
; -3.904 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[10]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.835      ;
; -3.903 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[13]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.834      ;
; -3.902 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[7]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.832      ;
; -3.902 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[3]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.832      ;
; -3.902 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[19]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.833      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[1]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.831      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[4]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.831      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[8]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.831      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[12]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.832      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[15]                       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.831      ;
; -3.901 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[16]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.832      ;
; -3.900 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[6]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.830      ;
; -3.900 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[9]                        ; clk          ; clk         ; 1.000        ; -0.071     ; 4.831      ;
; -3.900 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[2]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.830      ;
; -3.899 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[17]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.830      ;
; -3.899 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[0]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.829      ;
; -3.899 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[10]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.830      ;
; -3.898 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[5]                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.828      ;
; -3.898 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[18]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.829      ;
; -3.898 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[13]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.829      ;
; -3.897 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[14]                       ; clk          ; clk         ; 1.000        ; -0.071     ; 4.828      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                             ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.207 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 2.140      ;
; -1.207 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 2.140      ;
; -1.207 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 2.140      ;
; -1.207 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 2.140      ;
; -1.207 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 2.140      ;
; -1.058 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.991      ;
; -1.058 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.991      ;
; -1.058 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.991      ;
; -1.058 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.991      ;
; -1.058 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.991      ;
; -0.546 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.479      ;
; -0.470 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.403      ;
; -0.433 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.366      ;
; -0.416 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.349      ;
; -0.416 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.349      ;
; -0.416 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.349      ;
; -0.358 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.291      ;
; -0.321 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.254      ;
; -0.254 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.187      ;
; -0.250 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.183      ;
; -0.237 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.170      ;
; -0.229 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.162      ;
; -0.155 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.088      ;
; -0.091 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 1.024      ;
; -0.062 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.995      ;
; 0.125  ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.808      ;
; 0.138  ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.795      ;
; 0.163  ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.770      ;
; 0.163  ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.770      ;
; 0.163  ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.069     ; 0.770      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; uart_test:uart_test_inst|wait_cnt[21]                           ; uart_test:uart_test_inst|wait_cnt[21]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_test:uart_test_inst|wait_cnt[22]                           ; uart_test:uart_test_inst|wait_cnt[22]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_test:uart_test_inst|wait_cnt[23]                           ; uart_test:uart_test_inst|wait_cnt[23]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_test:uart_test_inst|wait_cnt[29]                           ; uart_test:uart_test_inst|wait_cnt[29]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_test:uart_test_inst|wait_cnt[30]                           ; uart_test:uart_test_inst|wait_cnt[30]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_test:uart_test_inst|wait_cnt[31]                           ; uart_test:uart_test_inst|wait_cnt[31]                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|tx_data[6]                             ; uart_test:uart_test_inst|tx_data[6]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|tx_data[7]                             ; uart_test:uart_test_inst|tx_data[7]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|tx_data[5]                             ; uart_test:uart_test_inst|tx_data[5]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; decoder:decoder_inst|data_out[0]                                ; decoder:decoder_inst|data_out[0]                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|tx_data[4]                             ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|state.WAIT                             ; uart_test:uart_test_inst|state.WAIT                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[7]                            ; uart_test:uart_test_inst|wait_cnt[7]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[0]                            ; uart_test:uart_test_inst|wait_cnt[0]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[1]                            ; uart_test:uart_test_inst|wait_cnt[1]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[2]                            ; uart_test:uart_test_inst|wait_cnt[2]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[3]                            ; uart_test:uart_test_inst|wait_cnt[3]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[4]                            ; uart_test:uart_test_inst|wait_cnt[4]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[5]                            ; uart_test:uart_test_inst|wait_cnt[5]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[6]                            ; uart_test:uart_test_inst|wait_cnt[6]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[8]                            ; uart_test:uart_test_inst|wait_cnt[8]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[12]                           ; uart_test:uart_test_inst|wait_cnt[12]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[9]                            ; uart_test:uart_test_inst|wait_cnt[9]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[10]                           ; uart_test:uart_test_inst|wait_cnt[10]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[11]                           ; uart_test:uart_test_inst|wait_cnt[11]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[15]                           ; uart_test:uart_test_inst|wait_cnt[15]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[13]                           ; uart_test:uart_test_inst|wait_cnt[13]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[14]                           ; uart_test:uart_test_inst|wait_cnt[14]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[20]                           ; uart_test:uart_test_inst|wait_cnt[20]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[16]                           ; uart_test:uart_test_inst|wait_cnt[16]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[17]                           ; uart_test:uart_test_inst|wait_cnt[17]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[18]                           ; uart_test:uart_test_inst|wait_cnt[18]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[19]                           ; uart_test:uart_test_inst|wait_cnt[19]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[24]                           ; uart_test:uart_test_inst|wait_cnt[24]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[25]                           ; uart_test:uart_test_inst|wait_cnt[25]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[26]                           ; uart_test:uart_test_inst|wait_cnt[26]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[27]                           ; uart_test:uart_test_inst|wait_cnt[27]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|wait_cnt[28]                           ; uart_test:uart_test_inst|wait_cnt[28]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|usart_valid                            ; uart_test:uart_test_inst|usart_valid                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|tx_data_valid                          ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; decoder:decoder_inst|data_out[0]                                ; uart_test:uart_test_inst|sav_data[0]                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.717      ;
; 0.457 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.724      ;
; 0.479 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d0             ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d1             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.484 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[3]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.751      ;
; 0.485 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_data_ready     ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.752      ;
; 0.487 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.493 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.506 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[1]                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.773      ;
; 0.561 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.540      ; 1.296      ;
; 0.562 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.297      ;
; 0.577 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.540      ; 1.312      ;
; 0.578 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.313      ;
; 0.603 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[3]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.871      ;
; 0.612 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[4]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.880      ;
; 0.614 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_reg            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.881      ;
; 0.628 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[1]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[2]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[7]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.897      ;
; 0.648 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[6]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.915      ;
; 0.654 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.389      ;
; 0.658 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.540      ; 1.393      ;
; 0.680 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.948      ;
; 0.680 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.948      ;
; 0.683 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.540      ; 1.418      ;
; 0.683 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.418      ;
; 0.684 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.419      ;
; 0.684 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.540      ; 1.419      ;
; 0.685 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.540      ; 1.420      ;
; 0.688 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.973      ;
; 0.688 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.090      ; 0.973      ;
; 0.688 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.973      ;
; 0.690 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.090      ; 0.975      ;
; 0.691 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.976      ;
; 0.694 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.090      ; 0.979      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.405 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.669      ;
; 0.420 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.684      ;
; 0.420 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.684      ;
; 0.474 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.738      ;
; 0.483 ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.747      ;
; 0.656 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.920      ;
; 0.666 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.930      ;
; 0.700 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 0.964      ;
; 0.756 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.020      ;
; 0.756 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.020      ;
; 0.821 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.085      ;
; 0.822 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.086      ;
; 0.830 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.094      ;
; 0.850 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.114      ;
; 0.988 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.252      ;
; 1.017 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.281      ;
; 1.121 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.385      ;
; 1.143 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.407      ;
; 1.143 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.407      ;
; 1.143 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.407      ;
; 1.614 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.878      ;
; 1.614 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.878      ;
; 1.614 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.878      ;
; 1.614 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.878      ;
; 1.614 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 1.878      ;
; 1.772 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 2.036      ;
; 1.772 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 2.036      ;
; 1.772 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 2.036      ;
; 1.772 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 2.036      ;
; 1.772 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.069      ; 2.036      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -1.395 ; -135.064      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.013  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; clk                                           ; 0.179 ; 0.000         ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.185 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; clk                                           ; -3.000 ; -164.198      ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.000 ; -10.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.395 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.345      ;
; -1.393 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.343      ;
; -1.391 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.341      ;
; -1.389 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.339      ;
; -1.386 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.336      ;
; -1.382 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.332      ;
; -1.368 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.318      ;
; -1.364 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.314      ;
; -1.336 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.286      ;
; -1.334 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.284      ;
; -1.327 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.277      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.323 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.075      ;
; -1.309 ; uart_test:uart_test_inst|wait_cnt[8]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.259      ;
; -1.297 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 2.048      ;
; -1.295 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 2.046      ;
; -1.293 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.243      ;
; -1.291 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.241      ;
; -1.288 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 2.039      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.287 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.238      ;
; -1.284 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.234      ;
; -1.277 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.227      ;
; -1.275 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.225      ;
; -1.274 ; uart_test:uart_test_inst|wait_cnt[1]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.224      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.274 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15] ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.026      ;
; -1.270 ; uart_test:uart_test_inst|wait_cnt[31]                       ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 2.021      ;
; -1.268 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.218      ;
; -1.266 ; uart_test:uart_test_inst|wait_cnt[19]                       ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.216      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.260 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.235     ; 2.012      ;
; -1.250 ; uart_test:uart_test_inst|wait_cnt[7]                        ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.200      ;
; -1.245 ; uart_test:uart_test_inst|wait_cnt[17]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.195      ;
; -1.244 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[8]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.037     ; 2.194      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.244 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.235     ; 1.996      ;
; -1.243 ; uart_test:uart_test_inst|wait_cnt[17]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.193      ;
; -1.236 ; uart_test:uart_test_inst|wait_cnt[17]                       ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.186      ;
; -1.228 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[0]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.037     ; 2.178      ;
; -1.227 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]              ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out               ; clk          ; clk         ; 1.000        ; -0.037     ; 2.177      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[14] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.224 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[6]  ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|cycle_cnt[15] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.175      ;
; -1.218 ; uart_test:uart_test_inst|wait_cnt[17]                       ; uart_test:uart_test_inst|wait_cnt[27]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.168      ;
; -1.217 ; uart_test:uart_test_inst|wait_cnt[0]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.167      ;
; -1.213 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[19]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.164      ;
; -1.213 ; uart_test:uart_test_inst|wait_cnt[12]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.163      ;
; -1.212 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[16]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.163      ;
; -1.211 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[7]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.162      ;
; -1.211 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[3]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.162      ;
; -1.211 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[12]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.162      ;
; -1.211 ; uart_test:uart_test_inst|wait_cnt[12]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.161      ;
; -1.211 ; uart_test:uart_test_inst|wait_cnt[3]                        ; uart_test:uart_test_inst|wait_cnt[28]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.161      ;
; -1.210 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[15]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.161      ;
; -1.210 ; uart_test:uart_test_inst|wait_cnt[30]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 1.961      ;
; -1.209 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[8]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.160      ;
; -1.209 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[10]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.160      ;
; -1.209 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[19]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.160      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[2]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.159      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[13]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.159      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[24]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[30]                       ; uart_test:uart_test_inst|wait_cnt[25]                       ; clk          ; clk         ; 1.000        ; -0.236     ; 1.959      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[13]                       ; uart_test:uart_test_inst|wait_cnt[26]                       ; clk          ; clk         ; 1.000        ; -0.037     ; 2.158      ;
; -1.208 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[16]                       ; clk          ; clk         ; 1.000        ; -0.036     ; 2.159      ;
; -1.207 ; uart_test:uart_test_inst|wait_cnt[5]                        ; uart_test:uart_test_inst|wait_cnt[0]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.158      ;
; -1.207 ; uart_test:uart_test_inst|wait_cnt[6]                        ; uart_test:uart_test_inst|wait_cnt[7]                        ; clk          ; clk         ; 1.000        ; -0.036     ; 2.158      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.013 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.936      ;
; 0.013 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.936      ;
; 0.013 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.936      ;
; 0.013 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.936      ;
; 0.013 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.936      ;
; 0.073 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.876      ;
; 0.073 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.876      ;
; 0.073 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.876      ;
; 0.073 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.876      ;
; 0.073 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.876      ;
; 0.236 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.713      ;
; 0.306 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.643      ;
; 0.326 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.623      ;
; 0.326 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.623      ;
; 0.326 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.623      ;
; 0.329 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.620      ;
; 0.380 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.569      ;
; 0.380 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.569      ;
; 0.386 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.563      ;
; 0.390 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.559      ;
; 0.401 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.548      ;
; 0.401 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.548      ;
; 0.432 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.517      ;
; 0.476 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.473      ;
; 0.491 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.458      ;
; 0.569 ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.380      ;
; 0.577 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.372      ;
; 0.590 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.359      ;
; 0.590 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.359      ;
; 0.590 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 1.000        ; -0.038     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_test:uart_test_inst|wait_cnt[21]                           ; uart_test:uart_test_inst|wait_cnt[21]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_test:uart_test_inst|wait_cnt[22]                           ; uart_test:uart_test_inst|wait_cnt[22]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_test:uart_test_inst|wait_cnt[23]                           ; uart_test:uart_test_inst|wait_cnt[23]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_test:uart_test_inst|wait_cnt[29]                           ; uart_test:uart_test_inst|wait_cnt[29]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_test:uart_test_inst|wait_cnt[30]                           ; uart_test:uart_test_inst|wait_cnt[30]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; uart_test:uart_test_inst|wait_cnt[31]                           ; uart_test:uart_test_inst|wait_cnt[31]                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|tx_data[6]                             ; uart_test:uart_test_inst|tx_data[6]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|tx_data[7]                             ; uart_test:uart_test_inst|tx_data[7]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|tx_data[5]                             ; uart_test:uart_test_inst|tx_data[5]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; decoder:decoder_inst|data_out[0]                                ; decoder:decoder_inst|data_out[0]                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[0]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|tx_data[4]                             ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_IDLE      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|state.WAIT                             ; uart_test:uart_test_inst|state.WAIT                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[7]                            ; uart_test:uart_test_inst|wait_cnt[7]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[0]                            ; uart_test:uart_test_inst|wait_cnt[0]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[1]                            ; uart_test:uart_test_inst|wait_cnt[1]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[2]                            ; uart_test:uart_test_inst|wait_cnt[2]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[3]                            ; uart_test:uart_test_inst|wait_cnt[3]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[4]                            ; uart_test:uart_test_inst|wait_cnt[4]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[5]                            ; uart_test:uart_test_inst|wait_cnt[5]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[6]                            ; uart_test:uart_test_inst|wait_cnt[6]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[8]                            ; uart_test:uart_test_inst|wait_cnt[8]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[12]                           ; uart_test:uart_test_inst|wait_cnt[12]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[9]                            ; uart_test:uart_test_inst|wait_cnt[9]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[10]                           ; uart_test:uart_test_inst|wait_cnt[10]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[11]                           ; uart_test:uart_test_inst|wait_cnt[11]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[15]                           ; uart_test:uart_test_inst|wait_cnt[15]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[13]                           ; uart_test:uart_test_inst|wait_cnt[13]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[14]                           ; uart_test:uart_test_inst|wait_cnt[14]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[20]                           ; uart_test:uart_test_inst|wait_cnt[20]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[16]                           ; uart_test:uart_test_inst|wait_cnt[16]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[17]                           ; uart_test:uart_test_inst|wait_cnt[17]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[18]                           ; uart_test:uart_test_inst|wait_cnt[18]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[19]                           ; uart_test:uart_test_inst|wait_cnt[19]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[24]                           ; uart_test:uart_test_inst|wait_cnt[24]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[25]                           ; uart_test:uart_test_inst|wait_cnt[25]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[26]                           ; uart_test:uart_test_inst|wait_cnt[26]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[27]                           ; uart_test:uart_test_inst|wait_cnt[27]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|wait_cnt[28]                           ; uart_test:uart_test_inst|wait_cnt[28]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|usart_valid                            ; uart_test:uart_test_inst|usart_valid                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|tx_data_valid                          ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_REC_BYTE  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_START     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|state.S_STOP      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[5]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[19]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; decoder:decoder_inst|data_out[0]                                ; uart_test:uart_test_inst|sav_data[0]                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d0             ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_d1             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.213 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data_valid     ; uart_test:uart_test_inst|tx_data[4]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; uart_test:uart_test_inst|sav_data[1]                            ; uart_test:uart_test_inst|tx_data[3]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_data_ready     ; uart_test:uart_test_inst|tx_data_valid                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.339      ;
; 0.257 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[3]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[3]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.378      ;
; 0.263 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[4]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[4]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.235      ; 0.585      ;
; 0.267 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.235      ; 0.586      ;
; 0.268 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[7]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[7]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[1]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[1]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[2]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[2]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_bits[6]        ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|rx_data[6]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[2]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.235      ; 0.588      ;
; 0.270 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[12]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.235      ; 0.589      ;
; 0.272 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_STOP      ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|tx_reg            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.288 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[2]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|state.S_SEND_BYTE ; uart_test:uart_test_inst|uart_tx:uart_tx_inst|bit_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.409      ;
; 0.296 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[1]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[1]                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[2]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[2]                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]                  ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[3]                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[10]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[10]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[11]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[15]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[16]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[16]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[17]                 ; decoder:decoder_inst|tmm_c:tmm_c_inst|count[17]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[8]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; uart_test:uart_test_inst|uart_rx:uart_rx_inst|cycle_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out'                                                                                                                                             ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.185 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.314      ;
; 0.197 ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.319      ;
; 0.273 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.395      ;
; 0.279 ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.401      ;
; 0.297 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.419      ;
; 0.325 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.447      ;
; 0.327 ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.449      ;
; 0.341 ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.463      ;
; 0.355 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.477      ;
; 0.364 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.486      ;
; 0.366 ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.488      ;
; 0.423 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.545      ;
; 0.451 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.573      ;
; 0.475 ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|trans_done   ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.597      ;
; 0.502 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[0] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.624      ;
; 0.502 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[1] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.624      ;
; 0.502 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.624      ;
; 0.732 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.854      ;
; 0.732 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.854      ;
; 0.732 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.854      ;
; 0.732 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.854      ;
; 0.732 ; decoder:decoder_inst|shift_s      ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.854      ;
; 0.816 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[4]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[3]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[2]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[1]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; decoder:decoder_inst|shift_cnt[2] ; decoder:decoder_inst|shift[0]     ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0.000        ; 0.038      ; 0.938      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.394 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                               ; -4.533   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clk                                           ; -4.533   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -1.377   ; 0.185 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                ; -514.456 ; 0.0   ; 0.0      ; 0.0     ; -242.407            ;
;  clk                                           ; -504.600 ; 0.000 ; N/A      ; N/A     ; -227.537            ;
;  decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; -9.856   ; 0.000 ; N/A      ; N/A     ; -14.870             ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; signal                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; clk                                           ; clk                                           ; 7275     ; 0        ; 0        ; 0        ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; clk                                           ; 1        ; 33       ; 0        ; 0        ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0        ; 0        ; 0        ; 30       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; clk                                           ; clk                                           ; 7275     ; 0        ; 0        ; 0        ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; clk                                           ; 1        ; 33       ; 0        ; 0        ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; 0        ; 0        ; 0        ; 30       ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 172   ; 172  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; Target                                        ; Clock                                         ; Type ; Status      ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; clk                                           ; clk                                           ; Base ; Constrained ;
; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out ; Base ; Constrained ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Apr 04 11:06:13 2022
Info: Command: quartus_sta state_v2_decode -c state_v2_decode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'state_v2_decode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.533            -504.600 clk 
    Info (332119):    -1.377              -9.856 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clk 
    Info (332119):     0.455               0.000 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -227.537 clk 
    Info (332119):    -1.487             -14.870 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.258            -465.808 clk 
    Info (332119):    -1.207              -8.299 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
    Info (332119):     0.405               0.000 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -227.537 clk 
    Info (332119):    -1.487             -14.870 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.395            -135.064 clk 
    Info (332119):     0.013               0.000 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk 
    Info (332119):     0.185               0.000 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -164.198 clk 
    Info (332119):    -1.000             -10.000 decoder:decoder_inst|tmm_c:tmm_c_inst|clk_out 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.394 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4747 megabytes
    Info: Processing ended: Mon Apr 04 11:06:16 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


