// Seed: 2670116545
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2
);
  wand id_4;
  assign id_4 = 1;
  assign id_4 = 1;
  assign id_4 = id_0;
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wand  id_3
    , id_5
);
  if (id_1 === 1 == 1) wire id_6;
  else begin
    assign id_0 = id_5;
    always @(*) begin
      id_2 <= 1;
      wait (id_5);
    end
  end
  module_0(
      id_3, id_5, id_3
  );
endmodule
