ARM GAS  /tmp/ccw5cOkE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"os_cpu_c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.OSInitHookBegin,"ax",%progbits
  18              		.align	1
  19              		.global	OSInitHookBegin
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	OSInitHookBegin:
  27              	.LFB0:
  28              		.file 1 "uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c"
   1:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
   2:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
   3:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                                uC/OS-II
   4:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                          The Real-Time Kernel
   5:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
   6:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
   7:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                           (c) Copyright 2009-2013; Micrium, Inc.; Weston, FL
   8:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                    All rights reserved.  Protected by international copyright laws.
   9:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  10:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                           ARM Cortex-M4 Port
  11:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  12:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * File      : OS_CPU_C.C
  13:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Version   : V2.92.09
  14:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * By        : JJL
  15:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *             BAN
  16:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *             JBL
  17:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  18:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * LICENSING TERMS:
  19:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * ---------------
  20:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           uC/OS-II is provided in source form for FREE short-term evaluation, for educational use
  21:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           for peaceful research.  If you plan or intend to use uC/OS-II in a commercial applicati
  22:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           product then, you need to contact Micrium to properly license uC/OS-II for its use in y
  23:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           application/product.   We provide ALL the source code for your convenience and to help 
  24:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           experience uC/OS-II.  The fact that the source is provided does NOT mean that you can u
  25:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           it commercially without paying a licensing fee.
  26:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  27:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           Knowledge of the source code may NOT be used to develop a similar product.
  28:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  29:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           Please help us continue to provide the embedded community with the finest software avai
  30:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           Your honesty is greatly appreciated.
ARM GAS  /tmp/ccw5cOkE.s 			page 2


  31:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  32:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *           You can contact us at www.micrium.com, or by phone at +1 (954) 217-2036.
  33:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  34:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * For       : ARMv7 Cortex-M4
  35:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Mode      : Thumb-2 ISA
  36:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Toolchain : GNU C Compiler
  37:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  38:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
  39:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  40:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define   OS_CPU_GLOBALS
  41:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  42:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  43:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
  44:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  45:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                             INCLUDE FILES
  46:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  47:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
  48:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  49:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #include  <ucos_ii.h>
  50:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** // #include  <lib_def.h>
  51:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  52:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  53:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
  54:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  55:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                          LOCAL VARIABLES
  56:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  57:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
  58:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  59:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_TMR_EN > 0u
  60:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** static  INT16U  OSTmrCtr;
  61:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
  62:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  63:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  64:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
  65:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  66:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                          SYS TICK DEFINES
  67:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  68:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
  69:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  70:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CTRL    (*((volatile INT32U *)0xE000E010uL)) /* SysTick Ctrl & Status R
  71:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_RELOAD  (*((volatile INT32U *)0xE000E014uL)) /* SysTick Reload  Value R
  72:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CURRENT (*((volatile INT32U *)0xE000E018uL)) /* SysTick Current Value R
  73:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CAL     (*((volatile INT32U *)0xE000E01CuL)) /* SysTick Cal     Value R
  74:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_SHPRI1     (*((volatile INT32U *)0xE000ED18uL)) /* System Handlers  4 to  
  75:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_SHPRI2     (*((volatile INT32U *)0xE000ED1CuL)) /* System Handlers  8 to 1
  76:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_SHPRI3     (*((volatile INT32U *)0xE000ED20uL)) /* System Handlers 12 to 1
  77:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  78:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  79:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CTRL_COUNT                    0x00010000uL   /* Count flag.            
  80:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CTRL_CLK_SRC                  0x00000004uL   /* Clock Source.          
  81:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CTRL_INTEN                    0x00000002uL   /* Interrupt enable.      
  82:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_ST_CTRL_ENABLE                   0x00000001uL   /* Counter mode.          
  83:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #define  OS_CPU_CM4_NVIC_PRIO_MIN                               0xFFu    /* Min handler prio.      
  84:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  85:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
  86:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
  87:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
ARM GAS  /tmp/ccw5cOkE.s 			page 3


  88:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                       OS INITIALIZATION HOOK
  89:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                            (BEGINNING)
  90:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  91:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called by OSInit() at the beginning of OSInit().
  92:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  93:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
  94:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
  95:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts should be disabled during this call.
  96:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
  97:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
  98:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
  99:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSInitHookBegin (void)
 100:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
  29              		.loc 1 100 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 101:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     INT32U   size;
  34              		.loc 1 101 5 view .LVU1
 102:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_STK  *pstk;
  35              		.loc 1 102 5 view .LVU2
 103:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 104:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Clear exception stack for stack 
 105:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     pstk = &OS_CPU_ExceptStk[0];
  36              		.loc 1 105 5 view .LVU3
  37              	.LVL0:
 106:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     size = OS_CPU_EXCEPT_STK_SIZE;
  38              		.loc 1 106 5 view .LVU4
 107:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     while (size > 0u) {
  39              		.loc 1 107 5 view .LVU5
 105:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     size = OS_CPU_EXCEPT_STK_SIZE;
  40              		.loc 1 105 10 is_stmt 0 view .LVU6
  41 0000 064B     		ldr	r3, .L5
 106:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     size = OS_CPU_EXCEPT_STK_SIZE;
  42              		.loc 1 106 10 view .LVU7
  43 0002 8022     		movs	r2, #128
  44              	.LVL1:
  45              	.L2:
  46              		.loc 1 107 11 is_stmt 1 view .LVU8
  47 0004 22B1     		cbz	r2, .L4
 108:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         size--;
  48              		.loc 1 108 9 view .LVU9
  49              		.loc 1 108 13 is_stmt 0 view .LVU10
  50 0006 013A     		subs	r2, r2, #1
  51              	.LVL2:
 109:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****        *pstk++ = (OS_STK)0;
  52              		.loc 1 109 8 is_stmt 1 view .LVU11
  53              		.loc 1 109 16 is_stmt 0 view .LVU12
  54 0008 0021     		movs	r1, #0
  55 000a 43F8041B 		str	r1, [r3], #4
  56              	.LVL3:
  57              		.loc 1 109 16 view .LVU13
  58 000e F9E7     		b	.L2
  59              	.L4:
 110:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     }
 111:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 4


 112:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Align the ISR stack to 8-bytes  
 113:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_CPU_ExceptStkBase = (OS_STK *)&OS_CPU_ExceptStk[OS_CPU_EXCEPT_STK_SIZE];
  60              		.loc 1 113 5 is_stmt 1 view .LVU14
 114:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_CPU_ExceptStkBase = (OS_STK *)((OS_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);
  61              		.loc 1 114 5 view .LVU15
  62              		.loc 1 114 39 is_stmt 0 view .LVU16
  63 0010 034B     		ldr	r3, .L5+4
  64              	.LVL4:
  65              		.loc 1 114 26 view .LVU17
  66 0012 23F00703 		bic	r3, r3, #7
  67 0016 034A     		ldr	r2, .L5+8
  68              	.LVL5:
  69              		.loc 1 114 26 view .LVU18
  70 0018 1360     		str	r3, [r2]
 115:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 116:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_TMR_EN > 0u
 117:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OSTmrCtr = 0u;
 118:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 119:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
  71              		.loc 1 119 1 view .LVU19
  72 001a 7047     		bx	lr
  73              	.L6:
  74              		.align	2
  75              	.L5:
  76 001c 00000000 		.word	OS_CPU_ExceptStk
  77 0020 00020000 		.word	OS_CPU_ExceptStk+512
  78 0024 00000000 		.word	OS_CPU_ExceptStkBase
  79              		.cfi_endproc
  80              	.LFE0:
  82              		.section	.text.OSInitHookEnd,"ax",%progbits
  83              		.align	1
  84              		.global	OSInitHookEnd
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	OSInitHookEnd:
  91              	.LFB1:
 120:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 121:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 122:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 123:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 124:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 125:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                       OS INITIALIZATION HOOK
 126:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                               (END)
 127:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 128:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called by OSInit() at the end of OSInit().
 129:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 130:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
 131:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 132:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts should be disabled during this call.
 133:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 134:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 135:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 136:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSInitHookEnd (void)
 137:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
  92              		.loc 1 137 1 is_stmt 1 view -0
ARM GAS  /tmp/ccw5cOkE.s 			page 5


  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 138:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
  97              		.loc 1 138 1 view .LVU21
  98 0000 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE1:
 102              		.section	.text.OSTaskCreateHook,"ax",%progbits
 103              		.align	1
 104              		.global	OSTaskCreateHook
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	OSTaskCreateHook:
 111              	.LVL6:
 112              	.LFB2:
 139:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 140:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 141:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 142:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 143:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 144:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                          TASK CREATION HOOK
 145:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 146:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called when a task is created.
 147:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 148:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : ptcb   is a pointer to the task control block of the task being created.
 149:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 150:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts are disabled during this call.
 151:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 152:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 153:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 154:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskCreateHook (OS_TCB *ptcb)
 155:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 113              		.loc 1 155 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 156:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 157:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskCreateHook(ptcb);
 158:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #else
 159:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     (void)ptcb;                                  /* Prevent compiler warning                       
 118              		.loc 1 159 5 view .LVU23
 160:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 161:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 119              		.loc 1 161 1 is_stmt 0 view .LVU24
 120 0000 7047     		bx	lr
 121              		.cfi_endproc
 122              	.LFE2:
 124              		.section	.text.OSTaskDelHook,"ax",%progbits
 125              		.align	1
 126              		.global	OSTaskDelHook
 127              		.syntax unified
 128              		.thumb
ARM GAS  /tmp/ccw5cOkE.s 			page 6


 129              		.thumb_func
 130              		.fpu fpv4-sp-d16
 132              	OSTaskDelHook:
 133              	.LVL7:
 134              	.LFB3:
 162:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 163:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 164:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 165:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 166:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 167:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                           TASK DELETION HOOK
 168:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 169:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called when a task is deleted.
 170:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 171:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : ptcb   is a pointer to the task control block of the task being deleted.
 172:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 173:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts are disabled during this call.
 174:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 175:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 176:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 177:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskDelHook (OS_TCB *ptcb)
 178:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 135              		.loc 1 178 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 179:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 180:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskDelHook(ptcb);
 181:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #else
 182:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     (void)ptcb;                                  /* Prevent compiler warning                       
 140              		.loc 1 182 5 view .LVU26
 183:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 184:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 141              		.loc 1 184 1 is_stmt 0 view .LVU27
 142 0000 7047     		bx	lr
 143              		.cfi_endproc
 144              	.LFE3:
 146              		.section	.text.OSTaskIdleHook,"ax",%progbits
 147              		.align	1
 148              		.global	OSTaskIdleHook
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu fpv4-sp-d16
 154              	OSTaskIdleHook:
 155              	.LFB4:
 185:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 186:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 187:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 188:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 189:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 190:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                             IDLE TASK HOOK
 191:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 192:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called by the idle task.  This hook has been added to allow you to 
 193:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              such things as STOP the CPU to conserve power.
 194:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
ARM GAS  /tmp/ccw5cOkE.s 			page 7


 195:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
 196:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 197:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts are enabled during this call.
 198:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 199:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 200:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 201:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskIdleHook (void)
 202:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 156              		.loc 1 202 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 203:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 204:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskIdleHook();
 205:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 206:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 161              		.loc 1 206 1 view .LVU29
 162 0000 7047     		bx	lr
 163              		.cfi_endproc
 164              	.LFE4:
 166              		.section	.text.OSTaskReturnHook,"ax",%progbits
 167              		.align	1
 168              		.global	OSTaskReturnHook
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	OSTaskReturnHook:
 175              	.LVL8:
 176              	.LFB5:
 207:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 208:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 209:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 210:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 211:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 212:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                            TASK RETURN HOOK
 213:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 214:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called if a task accidentally returns.  In other words, a task shou
 215:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              either be an infinite loop or delete itself when done.
 216:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 217:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : ptcb      is a pointer to the task control block of the task that is returning.
 218:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 219:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : none
 220:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 221:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 222:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 223:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 224:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskReturnHook (OS_TCB  *ptcb)
 225:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 177              		.loc 1 225 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 226:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 227:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskReturnHook(ptcb);
ARM GAS  /tmp/ccw5cOkE.s 			page 8


 228:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #else
 229:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     (void)ptcb;
 182              		.loc 1 229 5 view .LVU31
 230:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 231:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 183              		.loc 1 231 1 is_stmt 0 view .LVU32
 184 0000 7047     		bx	lr
 185              		.cfi_endproc
 186              	.LFE5:
 188              		.section	.text.OSTaskStatHook,"ax",%progbits
 189              		.align	1
 190              		.global	OSTaskStatHook
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv4-sp-d16
 196              	OSTaskStatHook:
 197              	.LFB6:
 232:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 233:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 234:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 235:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 236:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 237:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                           STATISTIC TASK HOOK
 238:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 239:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called every second by uC/OS-II's statistics task.  This allows you
 240:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              application to add functionality to the statistics task.
 241:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 242:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
 243:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 244:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 245:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 246:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 247:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskStatHook (void)
 248:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 198              		.loc 1 248 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 249:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 250:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskStatHook();
 251:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 252:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 203              		.loc 1 252 1 view .LVU34
 204 0000 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE6:
 208              		.section	.text.OSTaskStkInit,"ax",%progbits
 209              		.align	1
 210              		.global	OSTaskStkInit
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	OSTaskStkInit:
 217              	.LVL9:
ARM GAS  /tmp/ccw5cOkE.s 			page 9


 218              	.LFB7:
 253:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 254:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 255:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 256:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 257:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 258:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                        INITIALIZE A TASK'S STACK
 259:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 260:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called by either OSTaskCreate() or OSTaskCreateExt() to initialize 
 261:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              stack frame of the task being created.  This function is highly processor specific.
 262:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 263:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : task          is a pointer to the task code
 264:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 265:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              p_arg         is a pointer to a user supplied data area that will be passed to the t
 266:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            when the task first executes.
 267:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 268:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              ptos          is a pointer to the top of stack.  It is assumed that 'ptos' points to
 269:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            a 'free' entry on the task stack.  If OS_STK_GROWTH is set to 1 then
 270:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            'ptos' will contain the HIGHEST valid address of the stack.  Similarly
 271:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            OS_STK_GROWTH is set to 0, the 'ptos' will contains the LOWEST valid a
 272:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            of the stack.
 273:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 274:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              opt           specifies options that can be used to alter the behavior of OSTaskStkI
 275:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                            (see uCOS_II.H for OS_TASK_OPT_xxx).
 276:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 277:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Returns    : Always returns the location of the new top-of-stack once the processor registers hav
 278:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              been placed on the stack in the proper order.
 279:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 280:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts are enabled when your task starts executing.
 281:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              2) All tasks run in Thread mode, using process stack.
 282:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 283:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 284:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 285:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** OS_STK *OSTaskStkInit (void (*task)(void *p_arg), void *p_arg, OS_STK *ptos, INT16U opt)
 286:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 219              		.loc 1 286 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 224              		.loc 1 286 1 is_stmt 0 view .LVU36
 225 0000 10B4     		push	{r4}
 226              	.LCFI0:
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 4, -4
 287:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_STK  *p_stk;
 229              		.loc 1 287 5 is_stmt 1 view .LVU37
 288:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 289:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 290:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     p_stk      = ptos + 1u;                                     /* Load stack pointer              
 230              		.loc 1 290 5 view .LVU38
 231              		.loc 1 290 16 is_stmt 0 view .LVU39
 232 0002 0432     		adds	r2, r2, #4
 233              	.LVL10:
 291:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Align the stack to 8-bytes.     
 292:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     p_stk      = (OS_STK *)((OS_STK)(p_stk) & 0xFFFFFFF8u);
 234              		.loc 1 292 5 is_stmt 1 view .LVU40
ARM GAS  /tmp/ccw5cOkE.s 			page 10


 235              		.loc 1 292 45 is_stmt 0 view .LVU41
 236 0004 22F00702 		bic	r2, r2, #7
 237              	.LVL11:
 293:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Registers stacked as if auto-sav
 294:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x01000000uL;                          /* xPSR                            
 238              		.loc 1 294 5 is_stmt 1 view .LVU42
 239              		.loc 1 294 16 is_stmt 0 view .LVU43
 240 0008 4FF08074 		mov	r4, #16777216
 241 000c 42F8044C 		str	r4, [r2, #-4]
 295:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)task;                                  /* Entry Point                     
 242              		.loc 1 295 5 is_stmt 1 view .LVU44
 243              	.LVL12:
 244              		.loc 1 295 16 is_stmt 0 view .LVU45
 245 0010 42F8080C 		str	r0, [r2, #-8]
 296:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)OS_TaskReturn;                         /* R14 (LR)                        
 246              		.loc 1 296 5 is_stmt 1 view .LVU46
 247              	.LVL13:
 248              		.loc 1 296 18 is_stmt 0 view .LVU47
 249 0014 6048     		ldr	r0, .L16
 250              	.LVL14:
 251              		.loc 1 296 16 view .LVU48
 252 0016 42F80C0C 		str	r0, [r2, #-12]
 297:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x12121212uL;                          /* R12                             
 253              		.loc 1 297 5 is_stmt 1 view .LVU49
 254              	.LVL15:
 255              		.loc 1 297 16 is_stmt 0 view .LVU50
 256 001a 4FF01230 		mov	r0, #303174162
 257 001e 42F8100C 		str	r0, [r2, #-16]
 298:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x03030303uL;                          /* R3                              
 258              		.loc 1 298 5 is_stmt 1 view .LVU51
 259              	.LVL16:
 260              		.loc 1 298 16 is_stmt 0 view .LVU52
 261 0022 4FF00330 		mov	r0, #50529027
 262 0026 42F8140C 		str	r0, [r2, #-20]
 299:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x02020202uL;                          /* R2                              
 263              		.loc 1 299 5 is_stmt 1 view .LVU53
 264              	.LVL17:
 265              		.loc 1 299 16 is_stmt 0 view .LVU54
 266 002a 4FF00230 		mov	r0, #33686018
 267 002e 42F8180C 		str	r0, [r2, #-24]
 300:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x01010101uL;                          /* R1                              
 268              		.loc 1 300 5 is_stmt 1 view .LVU55
 269              	.LVL18:
 270              		.loc 1 300 16 is_stmt 0 view .LVU56
 271 0032 4FF00130 		mov	r0, #16843009
 272 0036 42F81C0C 		str	r0, [r2, #-28]
 301:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)p_arg;                                 /* R0 : argument                   
 273              		.loc 1 301 5 is_stmt 1 view .LVU57
 274              	.LVL19:
 275              		.loc 1 301 16 is_stmt 0 view .LVU58
 276 003a 42F8201C 		str	r1, [r2, #-32]
 302:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 303:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Remaining registers saved on pro
 304:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x11111111uL;                          /* R11                             
 277              		.loc 1 304 5 is_stmt 1 view .LVU59
 278              	.LVL20:
 279              		.loc 1 304 16 is_stmt 0 view .LVU60
ARM GAS  /tmp/ccw5cOkE.s 			page 11


 280 003e 4FF01131 		mov	r1, #286331153
 281              	.LVL21:
 282              		.loc 1 304 16 view .LVU61
 283 0042 42F8241C 		str	r1, [r2, #-36]
 305:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x10101010uL;                          /* R10                             
 284              		.loc 1 305 5 is_stmt 1 view .LVU62
 285              	.LVL22:
 286              		.loc 1 305 16 is_stmt 0 view .LVU63
 287 0046 4FF01031 		mov	r1, #269488144
 288 004a 42F8281C 		str	r1, [r2, #-40]
 306:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x09090909uL;                          /* R9                              
 289              		.loc 1 306 5 is_stmt 1 view .LVU64
 290              	.LVL23:
 291              		.loc 1 306 16 is_stmt 0 view .LVU65
 292 004e 4FF00931 		mov	r1, #151587081
 293 0052 42F82C1C 		str	r1, [r2, #-44]
 307:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x08080808uL;                          /* R8                              
 294              		.loc 1 307 5 is_stmt 1 view .LVU66
 295              	.LVL24:
 296              		.loc 1 307 16 is_stmt 0 view .LVU67
 297 0056 4FF00831 		mov	r1, #134744072
 298 005a 42F8301C 		str	r1, [r2, #-48]
 308:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x07070707uL;                          /* R7                              
 299              		.loc 1 308 5 is_stmt 1 view .LVU68
 300              	.LVL25:
 301              		.loc 1 308 16 is_stmt 0 view .LVU69
 302 005e 4FF00731 		mov	r1, #117901063
 303 0062 42F8341C 		str	r1, [r2, #-52]
 309:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x06060606uL;                          /* R6                              
 304              		.loc 1 309 5 is_stmt 1 view .LVU70
 305              	.LVL26:
 306              		.loc 1 309 16 is_stmt 0 view .LVU71
 307 0066 4FF00631 		mov	r1, #101058054
 308 006a 42F8381C 		str	r1, [r2, #-56]
 310:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x05050505uL;                          /* R5                              
 309              		.loc 1 310 5 is_stmt 1 view .LVU72
 310              	.LVL27:
 311              		.loc 1 310 16 is_stmt 0 view .LVU73
 312 006e 4FF00531 		mov	r1, #84215045
 313 0072 42F83C1C 		str	r1, [r2, #-60]
 311:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     *(--p_stk) = (OS_STK)0x04040404uL;                          /* R4                              
 314              		.loc 1 311 5 is_stmt 1 view .LVU74
 315              		.loc 1 311 16 is_stmt 0 view .LVU75
 316 0076 A2F14000 		sub	r0, r2, #64
 317              	.LVL28:
 318              		.loc 1 311 16 view .LVU76
 319 007a 4FF00431 		mov	r1, #67372036
 320 007e 42F8401C 		str	r1, [r2, #-64]
 312:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     
 313:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if (OS_CPU_ARM_FP_EN > 0u)
 314:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     if ((opt & OS_TASK_OPT_SAVE_FP) != (INT16U)0) {
 321              		.loc 1 314 5 is_stmt 1 view .LVU77
 322              		.loc 1 314 8 is_stmt 0 view .LVU78
 323 0082 13F0040F 		tst	r3, #4
 324 0086 00F08480 		beq	.L13
 315:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x02000000u;                         /* FPSCR                           
 325              		.loc 1 315 9 is_stmt 1 view .LVU79
ARM GAS  /tmp/ccw5cOkE.s 			page 12


 326              	.LVL29:
 327              		.loc 1 315 18 is_stmt 0 view .LVU80
 328 008a 4FF00073 		mov	r3, #33554432
 329              	.LVL30:
 330              		.loc 1 315 18 view .LVU81
 331 008e 42F8443C 		str	r3, [r2, #-68]
 316:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                                                                 /* Initialize S0-S31 floating point
 317:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41F80000u;                         /* S31                             
 332              		.loc 1 317 9 is_stmt 1 view .LVU82
 333              	.LVL31:
 334              		.loc 1 317 18 is_stmt 0 view .LVU83
 335 0092 424B     		ldr	r3, .L16+4
 336 0094 42F8483C 		str	r3, [r2, #-72]
 318:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41F00000u;                         /* S30                             
 337              		.loc 1 318 9 is_stmt 1 view .LVU84
 338              	.LVL32:
 339              		.loc 1 318 18 is_stmt 0 view .LVU85
 340 0098 A3F50023 		sub	r3, r3, #524288
 341 009c 42F84C3C 		str	r3, [r2, #-76]
 319:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41E80000u;                         /* S29                             
 342              		.loc 1 319 9 is_stmt 1 view .LVU86
 343              	.LVL33:
 344              		.loc 1 319 18 is_stmt 0 view .LVU87
 345 00a0 A3F50023 		sub	r3, r3, #524288
 346 00a4 42F8503C 		str	r3, [r2, #-80]
 320:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41E00000u;                         /* S28                             
 347              		.loc 1 320 9 is_stmt 1 view .LVU88
 348              	.LVL34:
 349              		.loc 1 320 18 is_stmt 0 view .LVU89
 350 00a8 A3F50023 		sub	r3, r3, #524288
 351 00ac 42F8543C 		str	r3, [r2, #-84]
 321:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41D80000u;                         /* S27                             
 352              		.loc 1 321 9 is_stmt 1 view .LVU90
 353              	.LVL35:
 354              		.loc 1 321 18 is_stmt 0 view .LVU91
 355 00b0 A3F50023 		sub	r3, r3, #524288
 356 00b4 42F8583C 		str	r3, [r2, #-88]
 322:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41D00000u;                         /* S26                             
 357              		.loc 1 322 9 is_stmt 1 view .LVU92
 358              	.LVL36:
 359              		.loc 1 322 18 is_stmt 0 view .LVU93
 360 00b8 A3F50023 		sub	r3, r3, #524288
 361 00bc 42F85C3C 		str	r3, [r2, #-92]
 323:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41C80000u;                         /* S25                             
 362              		.loc 1 323 9 is_stmt 1 view .LVU94
 363              	.LVL37:
 364              		.loc 1 323 18 is_stmt 0 view .LVU95
 365 00c0 A3F50023 		sub	r3, r3, #524288
 366 00c4 42F8603C 		str	r3, [r2, #-96]
 324:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41C00000u;                         /* S24                             
 367              		.loc 1 324 9 is_stmt 1 view .LVU96
 368              	.LVL38:
 369              		.loc 1 324 18 is_stmt 0 view .LVU97
 370 00c8 A3F50023 		sub	r3, r3, #524288
 371 00cc 42F8643C 		str	r3, [r2, #-100]
 325:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41B80000u;                         /* S23                             
 372              		.loc 1 325 9 is_stmt 1 view .LVU98
ARM GAS  /tmp/ccw5cOkE.s 			page 13


 373              	.LVL39:
 374              		.loc 1 325 18 is_stmt 0 view .LVU99
 375 00d0 A3F50023 		sub	r3, r3, #524288
 376 00d4 42F8683C 		str	r3, [r2, #-104]
 326:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41B00000u;                         /* S22                             
 377              		.loc 1 326 9 is_stmt 1 view .LVU100
 378              	.LVL40:
 379              		.loc 1 326 18 is_stmt 0 view .LVU101
 380 00d8 A3F50023 		sub	r3, r3, #524288
 381 00dc 42F86C3C 		str	r3, [r2, #-108]
 327:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41A80000u;                         /* S21                             
 382              		.loc 1 327 9 is_stmt 1 view .LVU102
 383              	.LVL41:
 384              		.loc 1 327 18 is_stmt 0 view .LVU103
 385 00e0 A3F50023 		sub	r3, r3, #524288
 386 00e4 42F8703C 		str	r3, [r2, #-112]
 328:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41A00000u;                         /* S20                             
 387              		.loc 1 328 9 is_stmt 1 view .LVU104
 388              	.LVL42:
 389              		.loc 1 328 18 is_stmt 0 view .LVU105
 390 00e8 A3F50023 		sub	r3, r3, #524288
 391 00ec 42F8743C 		str	r3, [r2, #-116]
 329:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41980000u;                         /* S19                             
 392              		.loc 1 329 9 is_stmt 1 view .LVU106
 393              	.LVL43:
 394              		.loc 1 329 18 is_stmt 0 view .LVU107
 395 00f0 A3F50023 		sub	r3, r3, #524288
 396 00f4 42F8783C 		str	r3, [r2, #-120]
 330:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41900000u;                         /* S18                             
 397              		.loc 1 330 9 is_stmt 1 view .LVU108
 398              	.LVL44:
 399              		.loc 1 330 18 is_stmt 0 view .LVU109
 400 00f8 A3F50023 		sub	r3, r3, #524288
 401 00fc 42F87C3C 		str	r3, [r2, #-124]
 331:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41880000u;                         /* S17                             
 402              		.loc 1 331 9 is_stmt 1 view .LVU110
 403              	.LVL45:
 404              		.loc 1 331 18 is_stmt 0 view .LVU111
 405 0100 A3F50023 		sub	r3, r3, #524288
 406 0104 42F8803C 		str	r3, [r2, #-128]
 332:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41800000u;                         /* S16                             
 407              		.loc 1 332 9 is_stmt 1 view .LVU112
 408              	.LVL46:
 409              		.loc 1 332 18 is_stmt 0 view .LVU113
 410 0108 4FF08343 		mov	r3, #1098907648
 411 010c 42F8843C 		str	r3, [r2, #-132]
 333:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41700000u;                         /* S15                             
 412              		.loc 1 333 9 is_stmt 1 view .LVU114
 413              	.LVL47:
 414              		.loc 1 333 18 is_stmt 0 view .LVU115
 415 0110 A3F58013 		sub	r3, r3, #1048576
 416 0114 42F8883C 		str	r3, [r2, #-136]
 334:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41600000u;                         /* S14                             
 417              		.loc 1 334 9 is_stmt 1 view .LVU116
 418              	.LVL48:
 419              		.loc 1 334 18 is_stmt 0 view .LVU117
 420 0118 A3F58013 		sub	r3, r3, #1048576
ARM GAS  /tmp/ccw5cOkE.s 			page 14


 421 011c 42F88C3C 		str	r3, [r2, #-140]
 335:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41500000u;                         /* S13                             
 422              		.loc 1 335 9 is_stmt 1 view .LVU118
 423              	.LVL49:
 424              		.loc 1 335 18 is_stmt 0 view .LVU119
 425 0120 A3F58013 		sub	r3, r3, #1048576
 426 0124 42F8903C 		str	r3, [r2, #-144]
 336:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41400000u;                         /* S12                             
 427              		.loc 1 336 9 is_stmt 1 view .LVU120
 428              	.LVL50:
 429              		.loc 1 336 18 is_stmt 0 view .LVU121
 430 0128 A3F58013 		sub	r3, r3, #1048576
 431 012c 42F8943C 		str	r3, [r2, #-148]
 337:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41300000u;                         /* S11                             
 432              		.loc 1 337 9 is_stmt 1 view .LVU122
 433              	.LVL51:
 434              		.loc 1 337 18 is_stmt 0 view .LVU123
 435 0130 A3F58013 		sub	r3, r3, #1048576
 436 0134 42F8983C 		str	r3, [r2, #-152]
 338:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41200000u;                         /* S10                             
 437              		.loc 1 338 9 is_stmt 1 view .LVU124
 438              	.LVL52:
 439              		.loc 1 338 18 is_stmt 0 view .LVU125
 440 0138 A3F58013 		sub	r3, r3, #1048576
 441 013c 42F89C3C 		str	r3, [r2, #-156]
 339:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41100000u;                         /* S9                              
 442              		.loc 1 339 9 is_stmt 1 view .LVU126
 443              	.LVL53:
 444              		.loc 1 339 18 is_stmt 0 view .LVU127
 445 0140 A3F58013 		sub	r3, r3, #1048576
 446 0144 42F8A03C 		str	r3, [r2, #-160]
 340:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x41000000u;                         /* S8                              
 447              		.loc 1 340 9 is_stmt 1 view .LVU128
 448              	.LVL54:
 449              		.loc 1 340 18 is_stmt 0 view .LVU129
 450 0148 4FF08243 		mov	r3, #1090519040
 451 014c 42F8A43C 		str	r3, [r2, #-164]
 341:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40E00000u;                         /* S7                              
 452              		.loc 1 341 9 is_stmt 1 view .LVU130
 453              	.LVL55:
 454              		.loc 1 341 18 is_stmt 0 view .LVU131
 455 0150 A3F50013 		sub	r3, r3, #2097152
 456 0154 42F8A83C 		str	r3, [r2, #-168]
 342:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40C00000u;                         /* S6                              
 457              		.loc 1 342 9 is_stmt 1 view .LVU132
 458              	.LVL56:
 459              		.loc 1 342 18 is_stmt 0 view .LVU133
 460 0158 A3F50013 		sub	r3, r3, #2097152
 461 015c 42F8AC3C 		str	r3, [r2, #-172]
 343:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40A00000u;                         /* S5                              
 462              		.loc 1 343 9 is_stmt 1 view .LVU134
 463              	.LVL57:
 464              		.loc 1 343 18 is_stmt 0 view .LVU135
 465 0160 A3F50013 		sub	r3, r3, #2097152
 466 0164 42F8B03C 		str	r3, [r2, #-176]
 344:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40800000u;                         /* S4                              
 467              		.loc 1 344 9 is_stmt 1 view .LVU136
ARM GAS  /tmp/ccw5cOkE.s 			page 15


 468              	.LVL58:
 469              		.loc 1 344 18 is_stmt 0 view .LVU137
 470 0168 4FF08143 		mov	r3, #1082130432
 471 016c 42F8B43C 		str	r3, [r2, #-180]
 345:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40400000u;                         /* S3                              
 472              		.loc 1 345 9 is_stmt 1 view .LVU138
 473              	.LVL59:
 474              		.loc 1 345 18 is_stmt 0 view .LVU139
 475 0170 A3F58003 		sub	r3, r3, #4194304
 476 0174 42F8B83C 		str	r3, [r2, #-184]
 346:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x40000000u;                         /* S2                              
 477              		.loc 1 346 9 is_stmt 1 view .LVU140
 478              	.LVL60:
 479              		.loc 1 346 18 is_stmt 0 view .LVU141
 480 0178 4FF08043 		mov	r3, #1073741824
 481 017c 42F8BC3C 		str	r3, [r2, #-188]
 347:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x3F800000u;                         /* S1                              
 482              		.loc 1 347 9 is_stmt 1 view .LVU142
 483              	.LVL61:
 484              		.loc 1 347 18 is_stmt 0 view .LVU143
 485 0180 4FF07E53 		mov	r3, #1065353216
 486 0184 42F8C03C 		str	r3, [r2, #-192]
 348:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         *--p_stk = (OS_STK)0x00000000u;                         /* S0                              
 487              		.loc 1 348 9 is_stmt 1 view .LVU144
 488              		.loc 1 348 18 is_stmt 0 view .LVU145
 489 0188 A2F1C400 		sub	r0, r2, #196
 490              	.LVL62:
 491              		.loc 1 348 18 view .LVU146
 492 018c 0023     		movs	r3, #0
 493 018e 42F8C43C 		str	r3, [r2, #-196]
 349:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     }
 350:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif    
 351:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 352:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     return (p_stk);
 494              		.loc 1 352 5 is_stmt 1 view .LVU147
 495              	.L13:
 353:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 496              		.loc 1 353 1 is_stmt 0 view .LVU148
 497 0192 5DF8044B 		ldr	r4, [sp], #4
 498              	.LCFI1:
 499              		.cfi_restore 4
 500              		.cfi_def_cfa_offset 0
 501 0196 7047     		bx	lr
 502              	.L17:
 503              		.align	2
 504              	.L16:
 505 0198 00000000 		.word	OS_TaskReturn
 506 019c 0000F841 		.word	1106771968
 507              		.cfi_endproc
 508              	.LFE7:
 510              		.section	.text.OSTaskSwHook,"ax",%progbits
 511              		.align	1
 512              		.global	OSTaskSwHook
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 516              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccw5cOkE.s 			page 16


 518              	OSTaskSwHook:
 519              	.LFB8:
 354:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 355:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 356:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 357:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 358:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                           TASK SWITCH HOOK
 359:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 360:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called when a task switch is performed.  This allows you to perform
 361:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              operations during a context switch.
 362:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 363:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
 364:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 365:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts are disabled during this call.
 366:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              2) It is assumed that the global pointer 'OSTCBHighRdy' points to the TCB of the tas
 367:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                 will be 'switched in' (i.e. the highest priority task) and, 'OSTCBCur' points to 
 368:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                 task being switched out (i.e. the preempted task).
 369:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 370:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 371:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if (OS_CPU_HOOKS_EN > 0u) && (OS_TASK_SW_HOOK_EN > 0u)
 372:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTaskSwHook (void)
 373:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 520              		.loc 1 373 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524 0000 08B5     		push	{r3, lr}
 525              	.LCFI2:
 526              		.cfi_def_cfa_offset 8
 527              		.cfi_offset 3, -8
 528              		.cfi_offset 14, -4
 374:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     
 375:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if (OS_CPU_ARM_FP_EN > 0u)
 376:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     if ((OSTCBCur->OSTCBOpt & OS_TASK_OPT_SAVE_FP) != (INT16U)0) {
 529              		.loc 1 376 5 view .LVU150
 530              		.loc 1 376 18 is_stmt 0 view .LVU151
 531 0002 0A4B     		ldr	r3, .L24
 532 0004 1B68     		ldr	r3, [r3]
 533 0006 1A8A     		ldrh	r2, [r3, #16]
 534              		.loc 1 376 8 view .LVU152
 535 0008 12F0040F 		tst	r2, #4
 536 000c 06D1     		bne	.L22
 537              	.L19:
 377:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OS_CPU_FP_Reg_Push(OSTCBCur->OSTCBStkPtr);
 378:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     }
 379:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 380:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     if ((OSTCBHighRdy->OSTCBOpt & OS_TASK_OPT_SAVE_FP) != (INT16U)0) {
 538              		.loc 1 380 5 is_stmt 1 view .LVU153
 539              		.loc 1 380 22 is_stmt 0 view .LVU154
 540 000e 084B     		ldr	r3, .L24+4
 541 0010 1B68     		ldr	r3, [r3]
 542 0012 1A8A     		ldrh	r2, [r3, #16]
 543              		.loc 1 380 8 view .LVU155
 544 0014 12F0040F 		tst	r2, #4
 545 0018 04D1     		bne	.L23
 546              	.L18:
 381:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OS_CPU_FP_Reg_Pop(OSTCBHighRdy->OSTCBStkPtr);
ARM GAS  /tmp/ccw5cOkE.s 			page 17


 382:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     }
 383:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 384:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     
 385:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 386:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TaskSwHook();
 387:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 388:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 547              		.loc 1 388 1 view .LVU156
 548 001a 08BD     		pop	{r3, pc}
 549              	.L22:
 377:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OS_CPU_FP_Reg_Push(OSTCBCur->OSTCBStkPtr);
 550              		.loc 1 377 9 is_stmt 1 view .LVU157
 551 001c 1868     		ldr	r0, [r3]
 552 001e FFF7FEFF 		bl	OS_CPU_FP_Reg_Push
 553              	.LVL63:
 554 0022 F4E7     		b	.L19
 555              	.L23:
 381:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OS_CPU_FP_Reg_Pop(OSTCBHighRdy->OSTCBStkPtr);
 556              		.loc 1 381 9 view .LVU158
 557 0024 1868     		ldr	r0, [r3]
 558 0026 FFF7FEFF 		bl	OS_CPU_FP_Reg_Pop
 559              	.LVL64:
 560              		.loc 1 388 1 is_stmt 0 view .LVU159
 561 002a F6E7     		b	.L18
 562              	.L25:
 563              		.align	2
 564              	.L24:
 565 002c 00000000 		.word	OSTCBCur
 566 0030 00000000 		.word	OSTCBHighRdy
 567              		.cfi_endproc
 568              	.LFE8:
 570              		.section	.text.OSTCBInitHook,"ax",%progbits
 571              		.align	1
 572              		.global	OSTCBInitHook
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu fpv4-sp-d16
 578              	OSTCBInitHook:
 579              	.LVL65:
 580              	.LFB9:
 389:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 390:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 391:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 392:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 393:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 394:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                           OS_TCBInit() HOOK
 395:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 396:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called by OS_TCBInit() after setting up most of the TCB.
 397:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 398:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : ptcb    is a pointer to the TCB of the task being created.
 399:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 400:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
 401:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 402:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 403:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_CPU_HOOKS_EN > 0u
 404:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTCBInitHook (OS_TCB *ptcb)
ARM GAS  /tmp/ccw5cOkE.s 			page 18


 405:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 581              		.loc 1 405 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 406:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 407:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TCBInitHook(ptcb);
 408:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #else
 409:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     (void)ptcb;                                  /* Prevent compiler warning                       
 586              		.loc 1 409 5 view .LVU161
 410:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 411:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 587              		.loc 1 411 1 is_stmt 0 view .LVU162
 588 0000 7047     		bx	lr
 589              		.cfi_endproc
 590              	.LFE9:
 592              		.section	.text.OSTimeTickHook,"ax",%progbits
 593              		.align	1
 594              		.global	OSTimeTickHook
 595              		.syntax unified
 596              		.thumb
 597              		.thumb_func
 598              		.fpu fpv4-sp-d16
 600              	OSTimeTickHook:
 601              	.LFB10:
 412:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 413:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 414:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 415:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 416:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 417:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                               TICK HOOK
 418:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 419:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: This function is called every tick.
 420:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 421:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : none
 422:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 423:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
 424:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 425:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 426:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if (OS_CPU_HOOKS_EN > 0u) && (OS_TIME_TICK_HOOK_EN > 0u)
 427:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OSTimeTickHook (void)
 428:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 602              		.loc 1 428 1 is_stmt 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 0
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606              		@ link register save eliminated.
 429:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_APP_HOOKS_EN > 0u
 430:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     App_TimeTickHook();
 431:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 432:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 433:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #if OS_TMR_EN > 0u
 434:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OSTmrCtr++;
 435:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     if (OSTmrCtr >= (OS_TICKS_PER_SEC / OS_TMR_CFG_TICKS_PER_SEC)) {
 436:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OSTmrCtr = 0;
 437:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****         OSTmrSignal();
ARM GAS  /tmp/ccw5cOkE.s 			page 19


 438:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     }
 439:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 440:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 607              		.loc 1 440 1 view .LVU164
 608 0000 7047     		bx	lr
 609              		.cfi_endproc
 610              	.LFE10:
 612              		.section	.text.OS_CPU_SysTickHandler,"ax",%progbits
 613              		.align	1
 614              		.global	OS_CPU_SysTickHandler
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 618              		.fpu fpv4-sp-d16
 620              	OS_CPU_SysTickHandler:
 621              	.LFB11:
 441:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #endif
 442:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 443:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 444:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 445:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 446:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                          SYS TICK HANDLER
 447:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 448:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: Handle the system tick (SysTick) interrupt, which is used to generate the uC/OS-II t
 449:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *              interrupt.
 450:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 451:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : None.
 452:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 453:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M4 vector table.
 454:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 455:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 456:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 457:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OS_CPU_SysTickHandler (void)
 458:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 622              		.loc 1 458 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626 0000 08B5     		push	{r3, lr}
 627              	.LCFI3:
 628              		.cfi_def_cfa_offset 8
 629              		.cfi_offset 3, -8
 630              		.cfi_offset 14, -4
 459:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_CPU_SR  cpu_sr;
 631              		.loc 1 459 5 view .LVU166
 460:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 461:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 462:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_ENTER_CRITICAL();                         /* Tell uC/OS-II that we are starting an ISR      
 632              		.loc 1 462 5 view .LVU167
 633 0002 FFF7FEFF 		bl	OS_CPU_SR_Save
 634              	.LVL66:
 635              		.loc 1 462 24 view .LVU168
 463:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OSIntNesting++;
 636              		.loc 1 463 5 view .LVU169
 637              		.loc 1 463 17 is_stmt 0 view .LVU170
 638 0006 054A     		ldr	r2, .L30
 639 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  /tmp/ccw5cOkE.s 			page 20


 640 000a 0133     		adds	r3, r3, #1
 641 000c 1370     		strb	r3, [r2]
 464:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OS_EXIT_CRITICAL();
 642              		.loc 1 464 5 is_stmt 1 view .LVU171
 643 000e FFF7FEFF 		bl	OS_CPU_SR_Restore
 644              	.LVL67:
 645              		.loc 1 464 23 view .LVU172
 465:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 466:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OSTimeTick();                                /* Call uC/OS-II's OSTimeTick()                   
 646              		.loc 1 466 5 view .LVU173
 647 0012 FFF7FEFF 		bl	OSTimeTick
 648              	.LVL68:
 467:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 468:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     OSIntExit();                                 /* Tell uC/OS-II that we are leaving the ISR      
 649              		.loc 1 468 5 view .LVU174
 650 0016 FFF7FEFF 		bl	OSIntExit
 651              	.LVL69:
 469:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 652              		.loc 1 469 1 is_stmt 0 view .LVU175
 653 001a 08BD     		pop	{r3, pc}
 654              	.L31:
 655              		.align	2
 656              	.L30:
 657 001c 00000000 		.word	OSIntNesting
 658              		.cfi_endproc
 659              	.LFE11:
 661              		.section	.text.OS_CPU_SysTickInit,"ax",%progbits
 662              		.align	1
 663              		.global	OS_CPU_SysTickInit
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 667              		.fpu fpv4-sp-d16
 669              	OS_CPU_SysTickInit:
 670              	.LVL70:
 671              	.LFB142:
 470:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 471:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 472:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** /*
 473:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 474:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *                                         INITIALIZE SYS TICK
 475:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 476:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Description: Initialize the SysTick.
 477:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 478:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Arguments  : cnts         Number of SysTick counts between two OS tick interrupts.
 479:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** *
 480:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** * Note(s)    : 1) This function MUST be called after OSStart() & after processor initialization.
 481:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** ***************************************************************************************************
 482:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** */
 483:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** 
 484:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** #include "stm32f4xx.h"
 485:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** void  OS_CPU_SysTickInit (INT32U  cnts)
 486:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** {
 672              		.loc 1 486 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccw5cOkE.s 			page 21


 676              		@ link register save eliminated.
 487:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     if ((cnts - 1) > SysTick_LOAD_RELOAD_Msk) return;
 677              		.loc 1 487 5 view .LVU177
 678              		.loc 1 487 15 is_stmt 0 view .LVU178
 679 0000 0138     		subs	r0, r0, #1
 680              	.LVL71:
 681              		.loc 1 487 8 view .LVU179
 682 0002 B0F1807F 		cmp	r0, #16777216
 683 0006 09D2     		bcs	.L32
 488:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     SysTick->LOAD = cnts - 1;
 684              		.loc 1 488 5 is_stmt 1 view .LVU180
 685              		.loc 1 488 19 is_stmt 0 view .LVU181
 686 0008 054B     		ldr	r3, .L34
 687 000a 5860     		str	r0, [r3, #4]
 489:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
 688              		.loc 1 489 5 is_stmt 1 view .LVU182
 689              	.LVL72:
 690              	.LBB4:
 691              	.LBI4:
 692              		.file 2 "Drivers/CMSIS/Core/Include/core_cm4.h"
   1:Drivers/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Core/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
ARM GAS  /tmp/ccw5cOkE.s 			page 22


  38:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Core/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Core/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccw5cOkE.s 			page 23


  95:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  /tmp/ccw5cOkE.s 			page 24


 152:Drivers/CMSIS/Core/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Core/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Core/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
ARM GAS  /tmp/ccw5cOkE.s 			page 25


 209:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Core/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Core/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Core/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Core/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
ARM GAS  /tmp/ccw5cOkE.s 			page 26


 266:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Core/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Core/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
ARM GAS  /tmp/ccw5cOkE.s 			page 27


 323:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Core/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  /tmp/ccw5cOkE.s 			page 28


 380:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 29


 437:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 30


 494:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
ARM GAS  /tmp/ccw5cOkE.s 			page 31


 551:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
ARM GAS  /tmp/ccw5cOkE.s 			page 32


 608:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 33


 665:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
ARM GAS  /tmp/ccw5cOkE.s 			page 34


 722:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
ARM GAS  /tmp/ccw5cOkE.s 			page 35


 779:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccw5cOkE.s 			page 36


 836:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
ARM GAS  /tmp/ccw5cOkE.s 			page 37


 893:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Core/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
ARM GAS  /tmp/ccw5cOkE.s 			page 38


 950:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Core/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
ARM GAS  /tmp/ccw5cOkE.s 			page 39


1007:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
ARM GAS  /tmp/ccw5cOkE.s 			page 40


1064:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 41


1121:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
ARM GAS  /tmp/ccw5cOkE.s 			page 42


1178:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
ARM GAS  /tmp/ccw5cOkE.s 			page 43


1235:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  /tmp/ccw5cOkE.s 			page 44


1292:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
ARM GAS  /tmp/ccw5cOkE.s 			page 45


1349:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 46


1406:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Core/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
ARM GAS  /tmp/ccw5cOkE.s 			page 47


1463:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 48


1520:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Core/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Core/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccw5cOkE.s 			page 49


1577:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Core/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Core/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Core/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Core/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Core/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Core/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Core/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
ARM GAS  /tmp/ccw5cOkE.s 			page 50


1634:Drivers/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  /tmp/ccw5cOkE.s 			page 51


1691:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Core/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Core/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Core/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  /tmp/ccw5cOkE.s 			page 52


1748:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Core/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Core/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Core/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Core/Include/core_cm4.h **** }
ARM GAS  /tmp/ccw5cOkE.s 			page 53


1805:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Core/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Core/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Core/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Core/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Core/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 693              		.loc 2 1816 22 view .LVU183
 694              	.LBB5:
1817:Drivers/CMSIS/Core/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 695              		.loc 2 1818 3 view .LVU184
1819:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Core/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Core/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Core/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Core/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Core/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 696              		.loc 2 1824 5 view .LVU185
 697              		.loc 2 1824 46 is_stmt 0 view .LVU186
 698 000c 054A     		ldr	r2, .L34+4
 699 000e F021     		movs	r1, #240
 700 0010 82F82310 		strb	r1, [r2, #35]
 701              	.LVL73:
 702              		.loc 2 1824 46 view .LVU187
 703              	.LBE5:
 704              	.LBE4:
 490:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     SysTick->VAL = 0;
 705              		.loc 1 490 5 is_stmt 1 view .LVU188
 706              		.loc 1 490 18 is_stmt 0 view .LVU189
 707 0014 0022     		movs	r2, #0
 708 0016 9A60     		str	r2, [r3, #8]
 491:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     SysTick->CTRL = SysTick_CTRL_ENABLE_Msk |
 709              		.loc 1 491 5 is_stmt 1 view .LVU190
 710              		.loc 1 491 19 is_stmt 0 view .LVU191
 711 0018 0722     		movs	r2, #7
 712 001a 1A60     		str	r2, [r3]
 492:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                     SysTick_CTRL_CLKSOURCE_Msk |
 493:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****                     SysTick_CTRL_TICKINT_Msk;
 494:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c ****     return;
 713              		.loc 1 494 5 is_stmt 1 view .LVU192
 714              	.L32:
 495:uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c **** }
 715              		.loc 1 495 1 is_stmt 0 view .LVU193
 716 001c 7047     		bx	lr
 717              	.L35:
 718 001e 00BF     		.align	2
 719              	.L34:
 720 0020 10E000E0 		.word	-536813552
 721 0024 00ED00E0 		.word	-536810240
 722              		.cfi_endproc
 723              	.LFE142:
ARM GAS  /tmp/ccw5cOkE.s 			page 54


 725              		.comm	OS_CPU_ExceptStkBase,4,4
 726              		.comm	OS_CPU_ExceptStk,512,4
 727              		.text
 728              	.Letext0:
 729              		.file 3 "uCOSII/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu.h"
 730              		.file 4 "uCOSII/Include/ucos_ii.h"
 731              		.file 5 "Inc/stm32f4xx.h"
 732              		.file 6 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 733              		.file 7 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 734              		.file 8 "Inc/system_stm32f4xx.h"
ARM GAS  /tmp/ccw5cOkE.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 os_cpu_c.c
     /tmp/ccw5cOkE.s:18     .text.OSInitHookBegin:0000000000000000 $t
     /tmp/ccw5cOkE.s:26     .text.OSInitHookBegin:0000000000000000 OSInitHookBegin
     /tmp/ccw5cOkE.s:76     .text.OSInitHookBegin:000000000000001c $d
                            *COM*:0000000000000200 OS_CPU_ExceptStk
                            *COM*:0000000000000004 OS_CPU_ExceptStkBase
     /tmp/ccw5cOkE.s:83     .text.OSInitHookEnd:0000000000000000 $t
     /tmp/ccw5cOkE.s:90     .text.OSInitHookEnd:0000000000000000 OSInitHookEnd
     /tmp/ccw5cOkE.s:103    .text.OSTaskCreateHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:110    .text.OSTaskCreateHook:0000000000000000 OSTaskCreateHook
     /tmp/ccw5cOkE.s:125    .text.OSTaskDelHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:132    .text.OSTaskDelHook:0000000000000000 OSTaskDelHook
     /tmp/ccw5cOkE.s:147    .text.OSTaskIdleHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:154    .text.OSTaskIdleHook:0000000000000000 OSTaskIdleHook
     /tmp/ccw5cOkE.s:167    .text.OSTaskReturnHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:174    .text.OSTaskReturnHook:0000000000000000 OSTaskReturnHook
     /tmp/ccw5cOkE.s:189    .text.OSTaskStatHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:196    .text.OSTaskStatHook:0000000000000000 OSTaskStatHook
     /tmp/ccw5cOkE.s:209    .text.OSTaskStkInit:0000000000000000 $t
     /tmp/ccw5cOkE.s:216    .text.OSTaskStkInit:0000000000000000 OSTaskStkInit
     /tmp/ccw5cOkE.s:505    .text.OSTaskStkInit:0000000000000198 $d
     /tmp/ccw5cOkE.s:511    .text.OSTaskSwHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:518    .text.OSTaskSwHook:0000000000000000 OSTaskSwHook
     /tmp/ccw5cOkE.s:565    .text.OSTaskSwHook:000000000000002c $d
     /tmp/ccw5cOkE.s:571    .text.OSTCBInitHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:578    .text.OSTCBInitHook:0000000000000000 OSTCBInitHook
     /tmp/ccw5cOkE.s:593    .text.OSTimeTickHook:0000000000000000 $t
     /tmp/ccw5cOkE.s:600    .text.OSTimeTickHook:0000000000000000 OSTimeTickHook
     /tmp/ccw5cOkE.s:613    .text.OS_CPU_SysTickHandler:0000000000000000 $t
     /tmp/ccw5cOkE.s:620    .text.OS_CPU_SysTickHandler:0000000000000000 OS_CPU_SysTickHandler
     /tmp/ccw5cOkE.s:657    .text.OS_CPU_SysTickHandler:000000000000001c $d
     /tmp/ccw5cOkE.s:662    .text.OS_CPU_SysTickInit:0000000000000000 $t
     /tmp/ccw5cOkE.s:669    .text.OS_CPU_SysTickInit:0000000000000000 OS_CPU_SysTickInit
     /tmp/ccw5cOkE.s:720    .text.OS_CPU_SysTickInit:0000000000000020 $d

UNDEFINED SYMBOLS
OS_TaskReturn
OS_CPU_FP_Reg_Push
OS_CPU_FP_Reg_Pop
OSTCBCur
OSTCBHighRdy
OS_CPU_SR_Save
OS_CPU_SR_Restore
OSTimeTick
OSIntExit
OSIntNesting
