

================================================================
== Vitis HLS Report for 'rdc_mont_81_82_Pipeline_VITIS_LOOP_180_1'
================================================================
* Date:           Tue May 20 14:33:48 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.645 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mc_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_1_offset"   --->   Operation 5 'read' 'mc_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mc_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_0_offset"   --->   Operation 6 'read' 'mc_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln181_15 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181_1"   --->   Operation 7 'read' 'zext_ln181_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1814 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln181"   --->   Operation 8 'read' 'zext_ln1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 9 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [src/generic/fp_generic.c:180]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln180 = icmp_eq  i4 %i_2, i4 8" [src/generic/fp_generic.c:180]   --->   Operation 12 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln180 = add i4 %i_2, i4 1" [src/generic/fp_generic.c:180]   --->   Operation 13 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc.split, void %VITIS_LOOP_185_3.preheader.exitStub" [src/generic/fp_generic.c:180]   --->   Operation 14 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i4 %i_2" [src/generic/fp_generic.c:180]   --->   Operation 15 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:177]   --->   Operation 16 'specpipeline' 'specpipeline_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/generic/fp_generic.c:180]   --->   Operation 18 'specloopname' 'specloopname_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_2, i32 1, i32 2" [src/generic/fp_generic.c:177]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:181]   --->   Operation 20 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i3 %tmp_5" [src/generic/fp_generic.c:181]   --->   Operation 21 'zext' 'zext_ln181_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mc_0_addr = getelementptr i64 %mc_0, i32 0, i32 %zext_ln181_2" [src/generic/fp_generic.c:181]   --->   Operation 22 'getelementptr' 'mc_0_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:181]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i3 %tmp_6" [src/generic/fp_generic.c:181]   --->   Operation 24 'zext' 'zext_ln181_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mc_1_addr = getelementptr i64 %mc_1, i32 0, i32 %zext_ln181_3" [src/generic/fp_generic.c:181]   --->   Operation 25 'getelementptr' 'mc_1_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %trunc_ln180, void %arrayidx2.case.0, void %arrayidx2.case.1" [src/generic/fp_generic.c:181]   --->   Operation 26 'br' 'br_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln181 = store i64 0, i3 %mc_0_addr" [src/generic/fp_generic.c:181]   --->   Operation 27 'store' 'store_ln181' <Predicate = (!icmp_ln180 & !trunc_ln180)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln181 = br void %arrayidx2.exit" [src/generic/fp_generic.c:181]   --->   Operation 28 'br' 'br_ln181' <Predicate = (!icmp_ln180 & !trunc_ln180)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln181 = store i64 0, i3 %mc_1_addr" [src/generic/fp_generic.c:181]   --->   Operation 29 'store' 'store_ln181' <Predicate = (!icmp_ln180 & trunc_ln180)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln181 = br void %arrayidx2.exit" [src/generic/fp_generic.c:181]   --->   Operation 30 'br' 'br_ln181' <Predicate = (!icmp_ln180 & trunc_ln180)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln180, i4 %i" [src/generic/fp_generic.c:177]   --->   Operation 31 'store' 'store_ln177' <Predicate = (!icmp_ln180)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc" [src/generic/fp_generic.c:180]   --->   Operation 32 'br' 'br_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.645ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln177', src/generic/fp_generic.c:177) of constant 0 on local variable 'i', src/generic/fp_generic.c:177 [12]  (1.588 ns)
	'load' operation 4 bit ('i', src/generic/fp_generic.c:180) on local variable 'i', src/generic/fp_generic.c:177 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln180', src/generic/fp_generic.c:180) [16]  (1.735 ns)
	'store' operation 0 bit ('store_ln181', src/generic/fp_generic.c:181) of constant 0 on array 'mc_0' [33]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
