#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Oct  5 19:03:56 2023
# Process ID: 16520
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26048 D:\ADAM_LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xprupdate_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top led_spikes_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top led_spikes [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source led_spikes_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/led_spikes_tb/u_led_spikes/duty_cycle}} {{/led_spikes_tb/u_led_spikes/cycle_counter}} {{/led_spikes_tb/u_led_spikes/counter}} 
relaunch_sim
run 300 ms
relaunch_sim
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
run all
run all
relaunch_sim
relaunch_sim
run 300 ms
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DG_granule_model [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DG_granule_model_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_single_cycle.v] -no_script -reset -force -quiet
remove_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_single_cycle.v
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*duty*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spikes*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spike*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cycle_counter*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_led_spikes/duty_cycle_next[2][0]} {u_led_spikes/duty_cycle_next[2][1]} {u_led_spikes/duty_cycle_next[2][2]} {u_led_spikes/duty_cycle_next[2][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_next[3][0]} {u_led_spikes/duty_cycle_next[3][1]} {u_led_spikes/duty_cycle_next[3][2]} {u_led_spikes/duty_cycle_next[3][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_led_spikes/duty_cycle_next[1][0]} {u_led_spikes/duty_cycle_next[1][1]} {u_led_spikes/duty_cycle_next[1][2]} {u_led_spikes/duty_cycle_next[1][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} {led_OBUF[2]} {led_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_led_spikes/duty_cycle_next[0][0]} {u_led_spikes/duty_cycle_next[0][1]} {u_led_spikes/duty_cycle_next[0][2]} {u_led_spikes/duty_cycle_next[0][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[3]_i_1_n_0} ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clk_33*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_led_spikes/duty_cycle_next[3][0]} {u_led_spikes/duty_cycle_next[3][1]} {u_led_spikes/duty_cycle_next[3][2]} {u_led_spikes/duty_cycle_next[3][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_next[1][0]} {u_led_spikes/duty_cycle_next[1][1]} {u_led_spikes/duty_cycle_next[1][2]} {u_led_spikes/duty_cycle_next[1][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} {led_OBUF[2]} {led_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_led_spikes/duty_cycle_next[2][0]} {u_led_spikes/duty_cycle_next[2][1]} {u_led_spikes/duty_cycle_next[2][2]} {u_led_spikes/duty_cycle_next[2][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_led_spikes/duty_cycle_next[0][0]} {u_led_spikes/duty_cycle_next[0][1]} {u_led_spikes/duty_cycle_next[0][2]} {u_led_spikes/duty_cycle_next[0][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[3]_i_1_n_0} ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
close_design
create_run synth_2 -flow {Vivado Synthesis 2021}
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
launch_runs impl_2 -jobs 16
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
wait_on_run impl_2
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation -mode post-implementation -type functional
source DG_granule_model_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[0] }} 
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\spikes[0]_i_1_n_0 }} 
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/\duty_cycle_reg[0] }} 
relaunch_sim
run 300 ms
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spikes*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*duty*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*counter*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_led_spikes/counter[0]} {u_led_spikes/counter[1]} {u_led_spikes/counter[2]} {u_led_spikes/counter[3]} {u_led_spikes/counter[4]} {u_led_spikes/counter[5]} {u_led_spikes/counter[6]} {u_led_spikes/counter[7]} {u_led_spikes/counter[8]} {u_led_spikes/counter[9]} {u_led_spikes/counter[10]} {u_led_spikes/counter[11]} {u_led_spikes/counter[12]} {u_led_spikes/counter[13]} {u_led_spikes/counter[14]} {u_led_spikes/counter[15]} {u_led_spikes/counter[16]} {u_led_spikes/counter[17]} {u_led_spikes/counter[18]} {u_led_spikes/counter[19]} {u_led_spikes/counter[20]} {u_led_spikes/counter[21]} {u_led_spikes/counter[22]} {u_led_spikes/counter[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_reg[0][0]} {u_led_spikes/duty_cycle_reg[0][1]} {u_led_spikes/duty_cycle_reg[0][2]} {u_led_spikes/duty_cycle_reg[0][3]} {u_led_spikes/duty_cycle_reg[0][4]} {u_led_spikes/duty_cycle_reg[0][5]} {u_led_spikes/duty_cycle_reg[0][6]} {u_led_spikes/duty_cycle_reg[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {spikes[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {led_OBUF[0]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
close [ open D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_test.v w ]
add_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_test.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top led_test [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
delete_runs "synth_2"
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DG_granule_model [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
add_files -norecurse D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/i_tb_initial.mem
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
