{"vcs1":{"timestamp_begin":1681594646.615033197, "rt":0.63, "ut":0.12, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594647.282037086, "rt":1.00, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681594648.306038850, "rt":0.74, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594646.315824987}
{"VCS_COMP_START_TIME": 1681594646.315824987}
{"VCS_COMP_END_TIME": 1681594649.805992061}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337104}}
{"stitch_vcselab": {"peak_mem": 222624}}
