// Seed: 4090764604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_6 = -1;
  logic id_7 = -1;
  always @(posedge id_2)
    if (1'b0 - 1 && -1)
      if (1 && 1) begin : LABEL_0
        id_7 = 1;
      end
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_5
  );
  output wire id_1;
  parameter id_6 = -1;
  wire [-1 : id_3  -  id_3  +  -1] id_7;
  integer [-1 'b0 : 1] id_8;
endmodule
