

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 17:51:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   72|   72|   72|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_convolve_2d_label0                   |   14|   14|         1|          1|          1|    14|    yes   |
        |- convolve_2d_label6_convolve_2d_label1  |   54|   54|         7|          1|          1|    49|    yes   |
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten)
	2  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	11  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !30"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !36"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !42"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !48"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !53"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !58"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !63"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !68"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !73"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !78"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !84"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolve_2d_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buf_0 = alloca [7 x i32], align 4" [convolve_2d.cpp:28]   --->   Operation 24 'alloca' 'line_buf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca [7 x i32], align 4" [convolve_2d.cpp:28]   --->   Operation 25 'alloca' 'line_buf_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader12" [convolve_2d.cpp:32]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_t_mid2_v, %1 ]" [convolve_2d.cpp:34]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_1, %1 ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -2"   --->   Operation 33 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 34 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader11.preheader.preheader, label %.preheader12.preheader"   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_convolve_2d_label0)"   --->   Operation 36 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, -1" [convolve_2d.cpp:33]   --->   Operation 37 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond, i3 0, i3 %j" [convolve_2d.cpp:33]   --->   Operation 38 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.56ns)   --->   "%i_s = add i2 1, %i" [convolve_2d.cpp:32]   --->   Operation 39 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%i_t_mid2_v = select i1 %exitcond, i2 %i_s, i2 %i" [convolve_2d.cpp:34]   --->   Operation 40 'select' 'i_t_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i_t_mid2_v to i1" [convolve_2d.cpp:34]   --->   Operation 41 'trunc' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str7) nounwind" [convolve_2d.cpp:34]   --->   Operation 42 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str7)" [convolve_2d.cpp:34]   --->   Operation 43 'specregionbegin' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:34]   --->   Operation 44 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %j_mid2 to i64" [convolve_2d.cpp:34]   --->   Operation 45 'zext' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr [7 x i32]* %line_buf_0, i64 0, i64 %tmp_3" [convolve_2d.cpp:34]   --->   Operation 46 'getelementptr' 'line_buf_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr [7 x i32]* %line_buf_1, i64 0, i64 %tmp_3" [convolve_2d.cpp:34]   --->   Operation 47 'getelementptr' 'line_buf_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch1, label %branch0" [convolve_2d.cpp:34]   --->   Operation 48 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "store i32 0, i32* %line_buf_0_addr, align 4" [convolve_2d.cpp:34]   --->   Operation 49 'store' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [convolve_2d.cpp:34]   --->   Operation 50 'br' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "store i32 0, i32* %line_buf_1_addr, align 4" [convolve_2d.cpp:34]   --->   Operation 51 'store' <Predicate = (!exitcond_flatten & tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [convolve_2d.cpp:34]   --->   Operation 52 'br' <Predicate = (!exitcond_flatten & tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str7, i32 %tmp_4)" [convolve_2d.cpp:34]   --->   Operation 53 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_mid2, 1" [convolve_2d.cpp:33]   --->   Operation 54 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader12" [convolve_2d.cpp:33]   --->   Operation 55 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i32"   --->   Operation 56 'alloca' 'window_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i32"   --->   Operation 57 'alloca' 'window_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i32"   --->   Operation 58 'alloca' 'window_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i32"   --->   Operation 59 'alloca' 'window_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%window_1_0 = alloca i32"   --->   Operation 60 'alloca' 'window_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%window_1_1 = alloca i32"   --->   Operation 61 'alloca' 'window_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader11.preheader"   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]"   --->   Operation 63 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%y_assign = phi i3 [ %y_assign_mid2, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]" [convolve_2d.cpp:37]   --->   Operation 64 'phi' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign = phi i3 [ %x, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]"   --->   Operation 65 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.42ns)   --->   "%exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -15"   --->   Operation 66 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%indvar_flatten_next7 = add i6 %indvar_flatten6, 1"   --->   Operation 67 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x_assign, -1" [convolve_2d.cpp:37]   --->   Operation 68 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.98ns)   --->   "%x_assign_mid2 = select i1 %exitcond1, i3 0, i3 %x_assign" [convolve_2d.cpp:37]   --->   Operation 69 'select' 'x_assign_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign, 1" [convolve_2d.cpp:36]   --->   Operation 70 'add' 'y' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.13ns)   --->   "%tmp_1_mid1 = icmp ne i3 %y, 0" [convolve_2d.cpp:54]   --->   Operation 71 'icmp' 'tmp_1_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.13ns)   --->   "%tmp_s = icmp ne i3 %y_assign, 0" [convolve_2d.cpp:54]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_1_mid2 = select i1 %exitcond1, i1 %tmp_1_mid1, i1 %tmp_s" [convolve_2d.cpp:54]   --->   Operation 73 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.98ns)   --->   "%y_assign_mid2 = select i1 %exitcond1, i3 %y, i3 %y_assign" [convolve_2d.cpp:37]   --->   Operation 74 'select' 'y_assign_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_stream_V)" [convolve_2d.cpp:40]   --->   Operation 75 'read' 'tmp_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %x_assign_mid2 to i64" [convolve_2d.cpp:47]   --->   Operation 76 'zext' 'tmp_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr [7 x i32]* %line_buf_0, i64 0, i64 %tmp_8" [convolve_2d.cpp:47]   --->   Operation 77 'getelementptr' 'line_buf_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 78 'load' 'window_0_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr [7 x i32]* %line_buf_1, i64 0, i64 %tmp_8" [convolve_2d.cpp:47]   --->   Operation 79 'getelementptr' 'line_buf_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 80 'load' 'window_1_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_4 : Operation 81 [1/1] (1.13ns)   --->   "%tmp_7 = icmp ne i3 %x_assign_mid2, 0" [convolve_2d.cpp:54]   --->   Operation 81 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_1_mid2, %tmp_7" [convolve_2d.cpp:54]   --->   Operation 82 'and' 'or_cond' <Predicate = (!exitcond_flatten8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %._crit_edge14" [convolve_2d.cpp:54]   --->   Operation 83 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_mid2, 1" [convolve_2d.cpp:37]   --->   Operation 84 'add' 'x' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%window_2_1_load = load i32* %window_2_1"   --->   Operation 85 'load' 'window_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%window_0_0_load = load i32* %window_0_0" [convolve_2d.cpp:55]   --->   Operation 86 'load' 'window_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%window_0_1_load = load i32* %window_0_1"   --->   Operation 87 'load' 'window_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%window_2_0_load = load i32* %window_2_0" [convolve_2d.cpp:55]   --->   Operation 88 'load' 'window_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%window_1_0_load = load i32* %window_1_0" [convolve_2d.cpp:55]   --->   Operation 89 'load' 'window_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%window_1_1_load = load i32* %window_1_1"   --->   Operation 90 'load' 'window_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %window_1_1_load, i32* %window_1_0"   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %window_2_1_load, i32* %window_2_0"   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %window_0_1_load, i32* %window_0_0"   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %3, label %.preheader11"   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%window_2_1_load_1 = load i32* %window_2_1" [convolve_2d.cpp:55]   --->   Operation 95 'load' 'window_2_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%window_0_1_load_1 = load i32* %window_0_1" [convolve_2d.cpp:55]   --->   Operation 96 'load' 'window_0_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%window_1_1_load_1 = load i32* %window_1_1" [convolve_2d.cpp:55]   --->   Operation 97 'load' 'window_1_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 98 'load' 'window_0_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 99 'load' 'window_1_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 100 [1/1] (2.32ns)   --->   "store i32 %window_1_2, i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:52]   --->   Operation 100 'store' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 101 [1/1] (2.32ns)   --->   "store i32 %tmp_6, i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:52]   --->   Operation 101 'store' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %window_1_2, i32* %window_1_1" [convolve_2d.cpp:47]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %window_0_2, i32* %window_0_1" [convolve_2d.cpp:47]   --->   Operation 103 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* %window_2_1" [convolve_2d.cpp:40]   --->   Operation 104 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 105 [4/4] (8.51ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 105 'call' 'result' <Predicate = (or_cond)> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 106 [3/4] (8.74ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 106 'call' 'result' <Predicate = (or_cond)> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 107 [2/4] (8.74ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 107 'call' 'result' <Predicate = (or_cond)> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 108 [1/4] (4.37ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 108 'call' 'result' <Predicate = (or_cond)> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)" [convolve_2d.cpp:56]   --->   Operation 109 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @convolve_2d_label6_c)"   --->   Operation 110 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str9) nounwind" [convolve_2d.cpp:37]   --->   Operation 111 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str9)" [convolve_2d.cpp:37]   --->   Operation 112 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:38]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 114 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)" [convolve_2d.cpp:56]   --->   Operation 114 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge14" [convolve_2d.cpp:57]   --->   Operation 115 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str9, i32 %tmp_5)" [convolve_2d.cpp:58]   --->   Operation 116 'specregionend' 'empty_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader11.preheader"   --->   Operation 117 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [convolve_2d.cpp:60]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [31]  (1.77 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', convolve_2d.cpp:33) [33]  (0 ns)
	'icmp' operation ('exitcond', convolve_2d.cpp:33) [39]  (1.13 ns)
	'select' operation ('j_mid2', convolve_2d.cpp:33) [40]  (0.98 ns)
	'getelementptr' operation ('line_buf_0_addr', convolve_2d.cpp:34) [48]  (0 ns)
	'store' operation (convolve_2d.cpp:34) of constant 0 on array 'line_buf[0]', convolve_2d.cpp:28 [52]  (2.32 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [70]  (1.77 ns)

 <State 4>: 4.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', convolve_2d.cpp:37) [72]  (0 ns)
	'icmp' operation ('exitcond1', convolve_2d.cpp:37) [90]  (1.13 ns)
	'select' operation ('x_assign_mid2', convolve_2d.cpp:37) [91]  (0.98 ns)
	'getelementptr' operation ('line_buf_0_addr_1', convolve_2d.cpp:47) [102]  (0 ns)
	'load' operation ('window[0][2]', convolve_2d.cpp:47) on array 'line_buf[0]', convolve_2d.cpp:28 [103]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('window[1][2]', convolve_2d.cpp:47) on array 'line_buf[1]', convolve_2d.cpp:28 [105]  (2.32 ns)
	'store' operation (convolve_2d.cpp:52) of variable 'window[1][2]', convolve_2d.cpp:47 on array 'line_buf[0]', convolve_2d.cpp:28 [106]  (2.32 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'call' operation ('result', convolve_2d.cpp:55) to 'convolve' [115]  (8.51 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'call' operation ('result', convolve_2d.cpp:55) to 'convolve' [115]  (8.74 ns)

 <State 8>: 8.74ns
The critical path consists of the following:
	'call' operation ('result', convolve_2d.cpp:55) to 'convolve' [115]  (8.74 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'call' operation ('result', convolve_2d.cpp:55) to 'convolve' [115]  (4.37 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
