module MEM
	
	#(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=4)
	(
		input [(ADDR_WIDTH-1):0] ADDR,
		output [(DATA_WIDTH-1):0] Q
	);

	// Declare the ROM variable
	reg [DATA_WIDTH-1:0] rom[0:2**ADDR_WIDTH-1];

	// Initialize the ROM with $readmemh. Put the memory contents
	// in the file program.hex. Without this file,
	// this design will not compile.

	// See Verilog LRM 1364-2001 Section 17.2.8 for details on the
	// format of this file, or see the "Using $readmemb and $readmemh"
	// template later in this section.

	initial
	begin
		$readmemh("program.hex", rom);
	end
	
	assign Q <= rom[ADDR];

endmodule
