// Seed: 462163992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_7;
  assign id_2 = id_7 != 1;
  wire id_8;
  assign module_1.id_7 = 0.0;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  real id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_3,
      id_4,
      id_1
  );
  id_8(
      id_3, id_1, id_2 == 1, 1, id_5, 1
  );
endmodule
