============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 21:31:47 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_place.db" in  2.168042s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (100.2%)

RUN-1004 : used memory is 387 MB, reserved memory is 355 MB, peak memory is 393 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.797389s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (102.6%)

RUN-1004 : used memory is 473 MB, reserved memory is 444 MB, peak memory is 473 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.433368s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (102.1%)

RUN-1004 : used memory is 426 MB, reserved memory is 414 MB, peak memory is 532 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 586 feed throughs used by 429 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  12.811360s wall, 12.546875s user + 0.359375s system = 12.906250s CPU (100.7%)

RUN-1004 : used memory is 842 MB, reserved memory is 820 MB, peak memory is 848 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.774738s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (99.5%)

RUN-1004 : used memory is 885 MB, reserved memory is 865 MB, peak memory is 885 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.852693s wall, 2.843750s user + 0.046875s system = 2.890625s CPU (101.3%)

RUN-1004 : used memory is 878 MB, reserved memory is 870 MB, peak memory is 942 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.069536s wall, 0.390625s user + 0.468750s system = 0.859375s CPU (12.2%)

RUN-1004 : used memory is 937 MB, reserved memory is 916 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.277920s wall, 0.500000s user + 0.484375s system = 0.984375s CPU (13.5%)

RUN-1004 : used memory is 937 MB, reserved memory is 916 MB, peak memory is 956 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-5007 WARNING: literal value 'b000001000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(104)
HDL-5007 WARNING: literal value 'b000010000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(105)
HDL-5007 WARNING: literal value 'b000100000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(106)
HDL-5007 WARNING: literal value 'b001000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(107)
HDL-5007 WARNING: literal value 'b010000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(108)
HDL-5007 WARNING: literal value 'b100000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(109)
HDL-5007 WARNING: literal value 'b000001000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(127)
HDL-5007 WARNING: literal value 'b000010000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(128)
HDL-5007 WARNING: literal value 'b000100000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(129)
HDL-5007 WARNING: literal value 'b001000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(130)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1364)
HDL-1007 : analyze verilog file ../rtl/ISP/PINTO.v
HDL-8007 ERROR: cannot find port 'HSEL_P12' on this module in ../rtl/CortexM0_SoC.v(676)
HDL-8007 ERROR: cannot find port 'HADDR_P12' on this module in ../rtl/CortexM0_SoC.v(677)
HDL-8007 ERROR: cannot find port 'HBURST_P12' on this module in ../rtl/CortexM0_SoC.v(678)
HDL-8007 ERROR: cannot find port 'HMASTLOCK_P12' on this module in ../rtl/CortexM0_SoC.v(679)
HDL-8007 ERROR: cannot find port 'HPROT_P12' on this module in ../rtl/CortexM0_SoC.v(680)
HDL-8007 ERROR: cannot find port 'HSIZE_P12' on this module in ../rtl/CortexM0_SoC.v(681)
HDL-8007 ERROR: cannot find port 'HTRANS_P12' on this module in ../rtl/CortexM0_SoC.v(682)
HDL-8007 ERROR: cannot find port 'HWDATA_P12' on this module in ../rtl/CortexM0_SoC.v(683)
HDL-8007 ERROR: cannot find port 'HWRITE_P12' on this module in ../rtl/CortexM0_SoC.v(684)
HDL-8007 ERROR: cannot find port 'HREADY_P12' on this module in ../rtl/CortexM0_SoC.v(685)
HDL-8007 ERROR: cannot find port 'HREADYOUT_P12' on this module in ../rtl/CortexM0_SoC.v(686)
HDL-8007 ERROR: cannot find port 'HRDATA_P12' on this module in ../rtl/CortexM0_SoC.v(687)
HDL-8007 ERROR: cannot find port 'HRESP_P12' on this module in ../rtl/CortexM0_SoC.v(688)
HDL-8007 ERROR: cannot find port 'HSEL_P13' on this module in ../rtl/CortexM0_SoC.v(691)
HDL-8007 ERROR: cannot find port 'HADDR_P13' on this module in ../rtl/CortexM0_SoC.v(692)
HDL-8007 ERROR: cannot find port 'HBURST_P13' on this module in ../rtl/CortexM0_SoC.v(693)
HDL-8007 ERROR: cannot find port 'HMASTLOCK_P13' on this module in ../rtl/CortexM0_SoC.v(694)
HDL-8007 ERROR: cannot find port 'HPROT_P13' on this module in ../rtl/CortexM0_SoC.v(695)
HDL-8007 ERROR: cannot find port 'HSIZE_P13' on this module in ../rtl/CortexM0_SoC.v(696)
HDL-1007 : Sorry, too many errors..
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1190)
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(1190)
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 586 feed throughs used by 388 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  7.825268s wall, 7.671875s user + 0.234375s system = 7.906250s CPU (101.0%)

RUN-1004 : used memory is 915 MB, reserved memory is 885 MB, peak memory is 956 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.732704s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (101.0%)

RUN-1004 : used memory is 955 MB, reserved memory is 927 MB, peak memory is 956 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.831691s wall, 2.812500s user + 0.015625s system = 2.828125s CPU (99.9%)

RUN-1004 : used memory is 946 MB, reserved memory is 923 MB, peak memory is 1011 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.703428s wall, 0.343750s user + 0.812500s system = 1.156250s CPU (17.2%)

RUN-1004 : used memory is 971 MB, reserved memory is 947 MB, peak memory is 1011 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.937942s wall, 0.484375s user + 0.843750s system = 1.328125s CPU (19.1%)

RUN-1004 : used memory is 971 MB, reserved memory is 947 MB, peak memory is 1011 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-5007 WARNING: literal value 'b000001000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(127)
HDL-5007 WARNING: literal value 'b000010000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(128)
HDL-5007 WARNING: literal value 'b000100000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(129)
HDL-5007 WARNING: literal value 'b001000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(130)
HDL-5007 WARNING: literal value 'b010000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(131)
HDL-5007 WARNING: literal value 'b100000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(132)
HDL-5007 WARNING: literal value 'b000001000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(150)
HDL-5007 WARNING: literal value 'b000010000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(151)
HDL-5007 WARNING: literal value 'b000100000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(152)
HDL-5007 WARNING: literal value 'b001000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(153)
HDL-5007 Similar messages will be suppressed.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-5007 WARNING: literal value 'b000001000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(150)
HDL-5007 WARNING: literal value 'b000010000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(151)
HDL-5007 WARNING: literal value 'b000100000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(152)
HDL-5007 WARNING: literal value 'b001000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(153)
HDL-5007 WARNING: literal value 'b010000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(154)
HDL-5007 WARNING: literal value 'b100000000000000000 truncated to fit in 12 bits in ../rtl/AHBlite_SlaveMUX.v(155)
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : reset_run syn_1 phy_1.
TMR-3509 : Import timing summary.
GUI-6001 WARNING: File C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : phy_1: run complete.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
TMR-3509 : Import timing summary.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 545 feed throughs used by 368 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Daggal/Desktop/Cortex-M0/verilog/prj/CortexM0_SoC_Runs/phy_1/CortexM0_SoC_pr.db" in  8.054402s wall, 7.906250s user + 0.187500s system = 8.093750s CPU (100.5%)

RUN-1004 : used memory is 950 MB, reserved memory is 922 MB, peak memory is 1011 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.859309s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (103.4%)

RUN-1004 : used memory is 992 MB, reserved memory is 968 MB, peak memory is 1011 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.953977s wall, 2.906250s user + 0.109375s system = 3.015625s CPU (102.1%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1012 MB, peak memory is 1051 MB
RUN-1002 : start command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit CortexM0_SoC_Runs/phy_1/CortexM0_SoC.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.082003s wall, 0.375000s user + 0.937500s system = 1.312500s CPU (18.5%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1031 MB, peak memory is 1074 MB
RUN-1003 : finish command "download -bit CortexM0_SoC_Runs\phy_1\CortexM0_SoC.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.324664s wall, 0.531250s user + 0.968750s system = 1.500000s CPU (20.5%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1031 MB, peak memory is 1074 MB
GUI-1001 : Download success!
