(function() {
var toc =  [{"name":"8.1  Introduction","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Introduction.htm#1079416"},{"name":"8.2  Phase 1 - SoC (Chip) Specification","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_1_-_SoC_(Chip)_Specification.htm#1168895"},{"name":"8.3  Phase 2 - System Assembly","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_2_-_System_Assembly.htm#1170343"},{"name":"8.4  Phase 3 - Structural Design (Architecture)","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_3_-_Structural_Design_(Architecture).htm#1171947"},{"name":"8.5  Phase 4 - Refinement","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_4_-_Refinement.htm#1173247"},{"name":"8.6  Phase 5 - Export","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_5_-_Export.htm#1172401"},{"name":"8.7  Topology Editing Exercise","type":"item","url":"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Topology_Editing_Exercise.htm#1176310"}];
window.rh.model.publish(rh.consts('KEY_TEMP_DATA'), toc, { sync:true });
})();