
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013f0 <.init>:
  4013f0:	stp	x29, x30, [sp, #-16]!
  4013f4:	mov	x29, sp
  4013f8:	bl	402874 <ferror@plt+0x11b4>
  4013fc:	ldp	x29, x30, [sp], #16
  401400:	ret

Disassembly of section .plt:

0000000000401410 <memcpy@plt-0x20>:
  401410:	stp	x16, x30, [sp, #-16]!
  401414:	adrp	x16, 417000 <ferror@plt+0x15940>
  401418:	ldr	x17, [x16, #4088]
  40141c:	add	x16, x16, #0xff8
  401420:	br	x17
  401424:	nop
  401428:	nop
  40142c:	nop

0000000000401430 <memcpy@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16940>
  401434:	ldr	x17, [x16]
  401438:	add	x16, x16, #0x0
  40143c:	br	x17

0000000000401440 <_exit@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16940>
  401444:	ldr	x17, [x16, #8]
  401448:	add	x16, x16, #0x8
  40144c:	br	x17

0000000000401450 <strlen@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16940>
  401454:	ldr	x17, [x16, #16]
  401458:	add	x16, x16, #0x10
  40145c:	br	x17

0000000000401460 <fputs@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16940>
  401464:	ldr	x17, [x16, #24]
  401468:	add	x16, x16, #0x18
  40146c:	br	x17

0000000000401470 <exit@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16940>
  401474:	ldr	x17, [x16, #32]
  401478:	add	x16, x16, #0x20
  40147c:	br	x17

0000000000401480 <error@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16940>
  401484:	ldr	x17, [x16, #40]
  401488:	add	x16, x16, #0x28
  40148c:	br	x17

0000000000401490 <getpartitions_num@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16940>
  401494:	ldr	x17, [x16, #48]
  401498:	add	x16, x16, #0x30
  40149c:	br	x17

00000000004014a0 <strtod@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014a4:	ldr	x17, [x16, #56]
  4014a8:	add	x16, x16, #0x38
  4014ac:	br	x17

00000000004014b0 <meminfo@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014b4:	ldr	x17, [x16, #64]
  4014b8:	add	x16, x16, #0x40
  4014bc:	br	x17

00000000004014c0 <strftime@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014c4:	ldr	x17, [x16, #72]
  4014c8:	add	x16, x16, #0x48
  4014cc:	br	x17

00000000004014d0 <__cxa_atexit@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014d4:	ldr	x17, [x16, #80]
  4014d8:	add	x16, x16, #0x50
  4014dc:	br	x17

00000000004014e0 <__fpending@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014e4:	ldr	x17, [x16, #88]
  4014e8:	add	x16, x16, #0x58
  4014ec:	br	x17

00000000004014f0 <localtime@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4014f4:	ldr	x17, [x16, #96]
  4014f8:	add	x16, x16, #0x60
  4014fc:	br	x17

0000000000401500 <fclose@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16940>
  401504:	ldr	x17, [x16, #104]
  401508:	add	x16, x16, #0x68
  40150c:	br	x17

0000000000401510 <fopen@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16940>
  401514:	ldr	x17, [x16, #112]
  401518:	add	x16, x16, #0x70
  40151c:	br	x17

0000000000401520 <time@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16940>
  401524:	ldr	x17, [x16, #120]
  401528:	add	x16, x16, #0x78
  40152c:	br	x17

0000000000401530 <bindtextdomain@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16940>
  401534:	ldr	x17, [x16, #128]
  401538:	add	x16, x16, #0x80
  40153c:	br	x17

0000000000401540 <__libc_start_main@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16940>
  401544:	ldr	x17, [x16, #136]
  401548:	add	x16, x16, #0x88
  40154c:	br	x17

0000000000401550 <sleep@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16940>
  401554:	ldr	x17, [x16, #144]
  401558:	add	x16, x16, #0x90
  40155c:	br	x17

0000000000401560 <__gmon_start__@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16940>
  401564:	ldr	x17, [x16, #152]
  401568:	add	x16, x16, #0x98
  40156c:	br	x17

0000000000401570 <abort@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16940>
  401574:	ldr	x17, [x16, #160]
  401578:	add	x16, x16, #0xa0
  40157c:	br	x17

0000000000401580 <getdiskstat@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16940>
  401584:	ldr	x17, [x16, #168]
  401588:	add	x16, x16, #0xa8
  40158c:	br	x17

0000000000401590 <memcmp@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16940>
  401594:	ldr	x17, [x16, #176]
  401598:	add	x16, x16, #0xb0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015a4:	ldr	x17, [x16, #184]
  4015a8:	add	x16, x16, #0xb8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015b4:	ldr	x17, [x16, #192]
  4015b8:	add	x16, x16, #0xc0
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015c4:	ldr	x17, [x16, #200]
  4015c8:	add	x16, x16, #0xc8
  4015cc:	br	x17

00000000004015d0 <__ctype_b_loc@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015d4:	ldr	x17, [x16, #208]
  4015d8:	add	x16, x16, #0xd0
  4015dc:	br	x17

00000000004015e0 <strtol@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015e4:	ldr	x17, [x16, #216]
  4015e8:	add	x16, x16, #0xd8
  4015ec:	br	x17

00000000004015f0 <free@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4015f4:	ldr	x17, [x16, #224]
  4015f8:	add	x16, x16, #0xe0
  4015fc:	br	x17

0000000000401600 <fflush@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16940>
  401604:	ldr	x17, [x16, #232]
  401608:	add	x16, x16, #0xe8
  40160c:	br	x17

0000000000401610 <sysconf@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16940>
  401614:	ldr	x17, [x16, #240]
  401618:	add	x16, x16, #0xf0
  40161c:	br	x17

0000000000401620 <getstat@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16940>
  401624:	ldr	x17, [x16, #248]
  401628:	add	x16, x16, #0xf8
  40162c:	br	x17

0000000000401630 <dcgettext@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16940>
  401634:	ldr	x17, [x16, #256]
  401638:	add	x16, x16, #0x100
  40163c:	br	x17

0000000000401640 <setlinebuf@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16940>
  401644:	ldr	x17, [x16, #264]
  401648:	add	x16, x16, #0x108
  40164c:	br	x17

0000000000401650 <printf@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16940>
  401654:	ldr	x17, [x16, #272]
  401658:	add	x16, x16, #0x110
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16940>
  401664:	ldr	x17, [x16, #280]
  401668:	add	x16, x16, #0x118
  40166c:	br	x17

0000000000401670 <putchar@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16940>
  401674:	ldr	x17, [x16, #288]
  401678:	add	x16, x16, #0x120
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16940>
  401684:	ldr	x17, [x16, #296]
  401688:	add	x16, x16, #0x128
  40168c:	br	x17

0000000000401690 <ioctl@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16940>
  401694:	ldr	x17, [x16, #304]
  401698:	add	x16, x16, #0x130
  40169c:	br	x17

00000000004016a0 <setlocale@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016a4:	ldr	x17, [x16, #312]
  4016a8:	add	x16, x16, #0x138
  4016ac:	br	x17

00000000004016b0 <getslabinfo@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016b4:	ldr	x17, [x16, #320]
  4016b8:	add	x16, x16, #0x140
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16940>
  4016c4:	ldr	x17, [x16, #328]
  4016c8:	add	x16, x16, #0x148
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	sub	sp, sp, #0x1b0
  4016d4:	stp	x29, x30, [sp, #80]
  4016d8:	add	x29, sp, #0x50
  4016dc:	stp	x19, x20, [sp, #96]
  4016e0:	adrp	x19, 418000 <ferror@plt+0x16940>
  4016e4:	adrp	x20, 406000 <ferror@plt+0x4940>
  4016e8:	stp	x21, x22, [sp, #112]
  4016ec:	mov	w21, w0
  4016f0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4016f4:	stp	x23, x24, [sp, #128]
  4016f8:	mov	x23, x1
  4016fc:	add	x20, x20, #0x1f6
  401700:	ldr	x1, [x19, #464]
  401704:	str	x1, [x0, #384]
  401708:	adrp	x1, 406000 <ferror@plt+0x4940>
  40170c:	mov	w0, #0x6                   	// #6
  401710:	add	x1, x1, #0x614
  401714:	stp	x25, x26, [sp, #144]
  401718:	adrp	x24, 406000 <ferror@plt+0x4940>
  40171c:	stp	x27, x28, [sp, #160]
  401720:	bl	4016a0 <setlocale@plt>
  401724:	mov	x0, x20
  401728:	adrp	x1, 406000 <ferror@plt+0x4940>
  40172c:	add	x1, x1, #0x1e4
  401730:	bl	401530 <bindtextdomain@plt>
  401734:	adrp	x25, 406000 <ferror@plt+0x4940>
  401738:	mov	x0, x20
  40173c:	mov	x26, #0x4240                	// #16960
  401740:	adrp	x20, 406000 <ferror@plt+0x4940>
  401744:	add	x24, x24, #0x838
  401748:	add	x20, x20, #0x259
  40174c:	add	x25, x25, #0x7e0
  401750:	mov	x22, #0x0                   	// #0
  401754:	movk	x26, #0xf, lsl #16
  401758:	bl	4015a0 <textdomain@plt>
  40175c:	adrp	x0, 403000 <ferror@plt+0x1940>
  401760:	add	x0, x0, #0xe24
  401764:	bl	405b00 <ferror@plt+0x4440>
  401768:	mov	x3, x24
  40176c:	mov	x2, x20
  401770:	mov	x1, x23
  401774:	mov	w0, w21
  401778:	mov	x4, #0x0                   	// #0
  40177c:	bl	4015b0 <getopt_long@plt>
  401780:	cmn	w0, #0x1
  401784:	b.ne	4017ec <ferror@plt+0x12c>  // b.any
  401788:	adrp	x1, 418000 <ferror@plt+0x16940>
  40178c:	adrp	x20, 418000 <ferror@plt+0x16940>
  401790:	mov	x24, x1
  401794:	add	x20, x20, #0x160
  401798:	ldr	w0, [x1, #408]
  40179c:	adrp	x19, 418000 <ferror@plt+0x16940>
  4017a0:	cmp	w0, w21
  4017a4:	b.ge	401aa8 <ferror@plt+0x3e8>  // b.tcont
  4017a8:	add	w2, w0, #0x1
  4017ac:	str	w2, [x1, #408]
  4017b0:	ldr	x25, [x23, w0, sxtw #3]
  4017b4:	mov	w2, #0x5                   	// #5
  4017b8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4017bc:	mov	x0, #0x0                   	// #0
  4017c0:	add	x1, x1, #0x269
  4017c4:	bl	401630 <dcgettext@plt>
  4017c8:	mov	x1, x0
  4017cc:	mov	x0, x25
  4017d0:	bl	403a7c <ferror@plt+0x23bc>
  4017d4:	cmp	x0, #0x0
  4017d8:	b.gt	401a7c <ferror@plt+0x3bc>
  4017dc:	adrp	x1, 406000 <ferror@plt+0x4940>
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	add	x1, x1, #0x282
  4017e8:	b	4019f4 <ferror@plt+0x334>
  4017ec:	cmp	w0, #0x77
  4017f0:	b.gt	401814 <ferror@plt+0x154>
  4017f4:	cmp	w0, #0x60
  4017f8:	b.gt	401820 <ferror@plt+0x160>
  4017fc:	cmp	w0, #0x53
  401800:	b.eq	4019b0 <ferror@plt+0x2f0>  // b.none
  401804:	cmp	w0, #0x56
  401808:	b.eq	40183c <ferror@plt+0x17c>  // b.none
  40180c:	cmp	w0, #0x44
  401810:	b.eq	40195c <ferror@plt+0x29c>  // b.none
  401814:	adrp	x0, 418000 <ferror@plt+0x16940>
  401818:	ldr	x0, [x0, #392]
  40181c:	b	40188c <ferror@plt+0x1cc>
  401820:	sub	w2, w0, #0x61
  401824:	cmp	w2, #0x16
  401828:	b.hi	401814 <ferror@plt+0x154>  // b.pmore
  40182c:	ldrh	w0, [x25, w2, uxtw #1]
  401830:	adr	x1, 40183c <ferror@plt+0x17c>
  401834:	add	x0, x1, w0, sxth #2
  401838:	br	x0
  40183c:	mov	w2, #0x5                   	// #5
  401840:	adrp	x1, 406000 <ferror@plt+0x4940>
  401844:	mov	x0, #0x0                   	// #0
  401848:	add	x1, x1, #0x200
  40184c:	bl	401630 <dcgettext@plt>
  401850:	ldr	x1, [x19, #464]
  401854:	adrp	x2, 406000 <ferror@plt+0x4940>
  401858:	add	x2, x2, #0x20c
  40185c:	bl	401650 <printf@plt>
  401860:	mov	w0, #0x0                   	// #0
  401864:	ldp	x29, x30, [sp, #80]
  401868:	ldp	x19, x20, [sp, #96]
  40186c:	ldp	x21, x22, [sp, #112]
  401870:	ldp	x23, x24, [sp, #128]
  401874:	ldp	x25, x26, [sp, #144]
  401878:	ldp	x27, x28, [sp, #160]
  40187c:	add	sp, sp, #0x1b0
  401880:	ret
  401884:	adrp	x0, 418000 <ferror@plt+0x16940>
  401888:	ldr	x0, [x0, #416]
  40188c:	bl	403848 <ferror@plt+0x2188>
  401890:	adrp	x1, 418000 <ferror@plt+0x16940>
  401894:	ldr	w0, [x1, #520]
  401898:	orr	w0, w0, #0x1
  40189c:	str	w0, [x1, #520]
  4018a0:	b	401768 <ferror@plt+0xa8>
  4018a4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4018a8:	mov	w1, #0x1                   	// #1
  4018ac:	str	w1, [x0, #532]
  4018b0:	b	401768 <ferror@plt+0xa8>
  4018b4:	add	x0, sp, #0xcc
  4018b8:	str	x0, [sp, #72]
  4018bc:	add	x0, sp, #0xc8
  4018c0:	str	x0, [sp, #64]
  4018c4:	add	x0, sp, #0xc4
  4018c8:	str	x0, [sp, #56]
  4018cc:	add	x0, sp, #0xc0
  4018d0:	str	x0, [sp, #48]
  4018d4:	add	x0, sp, #0xd4
  4018d8:	str	x0, [sp, #40]
  4018dc:	add	x0, sp, #0xd0
  4018e0:	str	x0, [sp, #32]
  4018e4:	add	x0, sp, #0x178
  4018e8:	str	x0, [sp, #24]
  4018ec:	add	x0, sp, #0x140
  4018f0:	str	x0, [sp, #16]
  4018f4:	add	x0, sp, #0x120
  4018f8:	add	x7, sp, #0x110
  4018fc:	add	x6, sp, #0x108
  401900:	add	x5, sp, #0x100
  401904:	add	x4, sp, #0xf8
  401908:	add	x3, sp, #0xf0
  40190c:	str	x0, [sp, #8]
  401910:	add	x0, sp, #0x118
  401914:	str	x0, [sp]
  401918:	add	x2, sp, #0xe8
  40191c:	add	x1, sp, #0xe0
  401920:	add	x0, sp, #0xd8
  401924:	bl	401620 <getstat@plt>
  401928:	mov	w2, #0x5                   	// #5
  40192c:	adrp	x1, 406000 <ferror@plt+0x4940>
  401930:	mov	x0, #0x0                   	// #0
  401934:	add	x1, x1, #0x21d
  401938:	bl	401630 <dcgettext@plt>
  40193c:	ldr	w1, [sp, #204]
  401940:	bl	401650 <printf@plt>
  401944:	mov	w0, #0x0                   	// #0
  401948:	bl	401470 <exit@plt>
  40194c:	adrp	x1, 418000 <ferror@plt+0x16940>
  401950:	ldr	w0, [x1, #520]
  401954:	orr	w0, w0, #0x4
  401958:	b	40189c <ferror@plt+0x1dc>
  40195c:	adrp	x1, 418000 <ferror@plt+0x16940>
  401960:	ldr	w0, [x1, #520]
  401964:	orr	w0, w0, #0x10
  401968:	b	40189c <ferror@plt+0x1dc>
  40196c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401970:	str	wzr, [x0, #364]
  401974:	b	401768 <ferror@plt+0xa8>
  401978:	adrp	x1, 418000 <ferror@plt+0x16940>
  40197c:	mov	x2, #0x5                   	// #5
  401980:	ldr	w0, [x1, #520]
  401984:	orr	w0, w0, #0x8
  401988:	str	w0, [x1, #520]
  40198c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401990:	adrp	x1, 406000 <ferror@plt+0x4940>
  401994:	add	x1, x1, #0x229
  401998:	ldr	x22, [x0, #400]
  40199c:	mov	x0, x22
  4019a0:	bl	401590 <memcmp@plt>
  4019a4:	cbnz	w0, 401768 <ferror@plt+0xa8>
  4019a8:	add	x22, x22, #0x5
  4019ac:	b	401768 <ferror@plt+0xa8>
  4019b0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4019b4:	adrp	x1, 418000 <ferror@plt+0x16940>
  4019b8:	add	x2, x1, #0x160
  4019bc:	ldr	x0, [x0, #400]
  4019c0:	ldrb	w0, [x0]
  4019c4:	cmp	w0, #0x62
  4019c8:	b.eq	401a24 <ferror@plt+0x364>  // b.none
  4019cc:	b.hi	401a0c <ferror@plt+0x34c>  // b.pmore
  4019d0:	cmp	w0, #0x4b
  4019d4:	b.eq	401a3c <ferror@plt+0x37c>  // b.none
  4019d8:	cmp	w0, #0x4d
  4019dc:	b.eq	401a44 <ferror@plt+0x384>  // b.none
  4019e0:	cmp	w0, #0x42
  4019e4:	b.eq	401a24 <ferror@plt+0x364>  // b.none
  4019e8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4019ec:	add	x1, x1, #0x22f
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	mov	x0, #0x0                   	// #0
  4019f8:	bl	401630 <dcgettext@plt>
  4019fc:	mov	x2, x0
  401a00:	mov	w1, #0x0                   	// #0
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	bl	401480 <error@plt>
  401a0c:	cmp	w0, #0x6b
  401a10:	b.eq	401a34 <ferror@plt+0x374>  // b.none
  401a14:	cmp	w0, #0x6d
  401a18:	b.ne	4019e8 <ferror@plt+0x328>  // b.any
  401a1c:	str	x26, [x1, #352]
  401a20:	b	401a2c <ferror@plt+0x36c>
  401a24:	mov	x3, #0x1                   	// #1
  401a28:	str	x3, [x1, #352]
  401a2c:	strb	w0, [x2, #16]
  401a30:	b	401768 <ferror@plt+0xa8>
  401a34:	mov	x3, #0x3e8                 	// #1000
  401a38:	b	401a28 <ferror@plt+0x368>
  401a3c:	mov	x3, #0x400                 	// #1024
  401a40:	b	401a28 <ferror@plt+0x368>
  401a44:	mov	x3, #0x100000              	// #1048576
  401a48:	b	401a28 <ferror@plt+0x368>
  401a4c:	adrp	x1, 418000 <ferror@plt+0x16940>
  401a50:	ldr	w0, [x1, #520]
  401a54:	orr	w0, w0, #0x2
  401a58:	b	40189c <ferror@plt+0x1dc>
  401a5c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401a60:	mov	w1, #0x1                   	// #1
  401a64:	str	w1, [x0, #524]
  401a68:	b	401768 <ferror@plt+0xa8>
  401a6c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401a70:	mov	w1, #0x1                   	// #1
  401a74:	str	w1, [x0, #528]
  401a78:	b	401768 <ferror@plt+0xa8>
  401a7c:	mov	x1, #0xffffffff            	// #4294967295
  401a80:	cmp	x0, x1
  401a84:	b.le	401a98 <ferror@plt+0x3d8>
  401a88:	adrp	x1, 406000 <ferror@plt+0x4940>
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	add	x1, x1, #0x2a1
  401a94:	b	4019f4 <ferror@plt+0x334>
  401a98:	str	w0, [x20, #8]
  401a9c:	add	x0, x19, #0x208
  401aa0:	mov	w1, #0x1                   	// #1
  401aa4:	str	w1, [x0, #20]
  401aa8:	ldr	w0, [x24, #408]
  401aac:	cmp	w0, w21
  401ab0:	b.ge	401af8 <ferror@plt+0x438>  // b.tcont
  401ab4:	ldr	x23, [x23, w0, sxtw #3]
  401ab8:	add	w1, w0, #0x1
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	str	w1, [x24, #408]
  401ac4:	mov	x0, #0x0                   	// #0
  401ac8:	adrp	x1, 406000 <ferror@plt+0x4940>
  401acc:	add	x1, x1, #0x269
  401ad0:	bl	401630 <dcgettext@plt>
  401ad4:	mov	x1, x0
  401ad8:	mov	x0, x23
  401adc:	bl	403a7c <ferror@plt+0x23bc>
  401ae0:	add	x1, x19, #0x208
  401ae4:	str	wzr, [x1, #20]
  401ae8:	str	x0, [x1, #24]
  401aec:	ldr	w0, [x24, #408]
  401af0:	cmp	w0, w21
  401af4:	b.lt	401814 <ferror@plt+0x154>  // b.tstop
  401af8:	ldr	w0, [x20, #12]
  401afc:	cbz	w0, 401b40 <ferror@plt+0x480>
  401b00:	add	x2, sp, #0x178
  401b04:	mov	x1, #0x5413                	// #21523
  401b08:	mov	w0, #0x1                   	// #1
  401b0c:	bl	401690 <ioctl@plt>
  401b10:	cmn	w0, #0x1
  401b14:	b.eq	401b70 <ferror@plt+0x4b0>  // b.none
  401b18:	ldrh	w0, [sp, #376]
  401b1c:	mov	w1, #0x18                  	// #24
  401b20:	cmp	w0, #0x0
  401b24:	csel	w0, w0, w1, ne  // ne = any
  401b28:	sub	w0, w0, #0x3
  401b2c:	mov	w1, #0x16                  	// #22
  401b30:	cmp	w0, #0x0
  401b34:	csel	w0, w0, w1, gt
  401b38:	add	x1, x19, #0x208
  401b3c:	str	w0, [x1, #16]
  401b40:	adrp	x21, 418000 <ferror@plt+0x16940>
  401b44:	ldr	x0, [x21, #416]
  401b48:	bl	401640 <setlinebuf@plt>
  401b4c:	ldr	w1, [x19, #520]
  401b50:	cmp	w1, #0x10
  401b54:	b.hi	401814 <ferror@plt+0x154>  // b.pmore
  401b58:	adrp	x0, 406000 <ferror@plt+0x4940>
  401b5c:	add	x0, x0, #0x810
  401b60:	ldrh	w0, [x0, w1, uxtw #1]
  401b64:	adr	x1, 401b70 <ferror@plt+0x4b0>
  401b68:	add	x0, x1, w0, sxth #2
  401b6c:	br	x0
  401b70:	mov	w0, #0x18                  	// #24
  401b74:	b	401b28 <ferror@plt+0x468>
  401b78:	bl	402e7c <ferror@plt+0x17bc>
  401b7c:	b	401860 <ferror@plt+0x1a0>
  401b80:	bl	4014b0 <meminfo@plt>
  401b84:	add	x20, x20, #0x10
  401b88:	add	x0, sp, #0xcc
  401b8c:	str	x0, [sp, #72]
  401b90:	add	x0, sp, #0xc8
  401b94:	str	x0, [sp, #64]
  401b98:	add	x0, sp, #0xc4
  401b9c:	str	x0, [sp, #56]
  401ba0:	add	x0, sp, #0xc0
  401ba4:	str	x0, [sp, #48]
  401ba8:	add	x0, sp, #0xd4
  401bac:	str	x0, [sp, #40]
  401bb0:	add	x0, sp, #0xd0
  401bb4:	str	x0, [sp, #32]
  401bb8:	add	x0, sp, #0x178
  401bbc:	str	x0, [sp, #24]
  401bc0:	add	x0, sp, #0x140
  401bc4:	str	x0, [sp, #16]
  401bc8:	add	x0, sp, #0x120
  401bcc:	add	x7, sp, #0x110
  401bd0:	add	x6, sp, #0x108
  401bd4:	add	x5, sp, #0x100
  401bd8:	add	x4, sp, #0xf8
  401bdc:	add	x3, sp, #0xf0
  401be0:	str	x0, [sp, #8]
  401be4:	add	x0, sp, #0x118
  401be8:	str	x0, [sp]
  401bec:	add	x2, sp, #0xe8
  401bf0:	add	x1, sp, #0xe0
  401bf4:	add	x0, sp, #0xd8
  401bf8:	bl	401620 <getstat@plt>
  401bfc:	mov	w2, #0x5                   	// #5
  401c00:	adrp	x1, 406000 <ferror@plt+0x4940>
  401c04:	mov	x0, #0x0                   	// #0
  401c08:	add	x1, x1, #0x2b7
  401c0c:	bl	401630 <dcgettext@plt>
  401c10:	mov	x3, x0
  401c14:	adrp	x0, 418000 <ferror@plt+0x16940>
  401c18:	ldr	x0, [x0, #504]
  401c1c:	bl	402950 <ferror@plt+0x1290>
  401c20:	mov	x1, x0
  401c24:	mov	x2, x20
  401c28:	mov	x0, x3
  401c2c:	bl	401650 <printf@plt>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 406000 <ferror@plt+0x4940>
  401c38:	mov	x0, #0x0                   	// #0
  401c3c:	add	x1, x1, #0x2ce
  401c40:	bl	401630 <dcgettext@plt>
  401c44:	mov	x3, x0
  401c48:	adrp	x0, 418000 <ferror@plt+0x16940>
  401c4c:	ldr	x0, [x0, #456]
  401c50:	bl	402950 <ferror@plt+0x1290>
  401c54:	mov	x1, x0
  401c58:	mov	x2, x20
  401c5c:	mov	x0, x3
  401c60:	bl	401650 <printf@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 406000 <ferror@plt+0x4940>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0x2e4
  401c74:	bl	401630 <dcgettext@plt>
  401c78:	mov	x3, x0
  401c7c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401c80:	ldr	x0, [x0, #440]
  401c84:	bl	402950 <ferror@plt+0x1290>
  401c88:	mov	x1, x0
  401c8c:	mov	x2, x20
  401c90:	mov	x0, x3
  401c94:	bl	401650 <printf@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 406000 <ferror@plt+0x4940>
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	add	x1, x1, #0x2fc
  401ca8:	bl	401630 <dcgettext@plt>
  401cac:	mov	x3, x0
  401cb0:	adrp	x0, 418000 <ferror@plt+0x16940>
  401cb4:	ldr	x0, [x0, #376]
  401cb8:	bl	402950 <ferror@plt+0x1290>
  401cbc:	mov	x1, x0
  401cc0:	mov	x2, x20
  401cc4:	mov	x0, x3
  401cc8:	bl	401650 <printf@plt>
  401ccc:	mov	w2, #0x5                   	// #5
  401cd0:	adrp	x1, 406000 <ferror@plt+0x4940>
  401cd4:	mov	x0, #0x0                   	// #0
  401cd8:	add	x1, x1, #0x316
  401cdc:	bl	401630 <dcgettext@plt>
  401ce0:	mov	x3, x0
  401ce4:	adrp	x0, 418000 <ferror@plt+0x16940>
  401ce8:	ldr	x0, [x0, #480]
  401cec:	bl	402950 <ferror@plt+0x1290>
  401cf0:	mov	x1, x0
  401cf4:	mov	x2, x20
  401cf8:	mov	x0, x3
  401cfc:	bl	401650 <printf@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 406000 <ferror@plt+0x4940>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0x32c
  401d10:	bl	401630 <dcgettext@plt>
  401d14:	mov	x3, x0
  401d18:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d1c:	ldr	x0, [x0, #424]
  401d20:	bl	402950 <ferror@plt+0x1290>
  401d24:	mov	x1, x0
  401d28:	mov	x2, x20
  401d2c:	mov	x0, x3
  401d30:	bl	401650 <printf@plt>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 406000 <ferror@plt+0x4940>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0x344
  401d44:	bl	401630 <dcgettext@plt>
  401d48:	mov	x3, x0
  401d4c:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d50:	ldr	x0, [x0, #448]
  401d54:	bl	402950 <ferror@plt+0x1290>
  401d58:	mov	x1, x0
  401d5c:	mov	x2, x20
  401d60:	mov	x0, x3
  401d64:	bl	401650 <printf@plt>
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	adrp	x1, 406000 <ferror@plt+0x4940>
  401d70:	mov	x0, #0x0                   	// #0
  401d74:	add	x1, x1, #0x359
  401d78:	bl	401630 <dcgettext@plt>
  401d7c:	mov	x3, x0
  401d80:	adrp	x0, 418000 <ferror@plt+0x16940>
  401d84:	ldr	x0, [x0, #488]
  401d88:	bl	402950 <ferror@plt+0x1290>
  401d8c:	mov	x1, x0
  401d90:	mov	x2, x20
  401d94:	mov	x0, x3
  401d98:	bl	401650 <printf@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 406000 <ferror@plt+0x4940>
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	add	x1, x1, #0x36e
  401dac:	bl	401630 <dcgettext@plt>
  401db0:	mov	x3, x0
  401db4:	adrp	x0, 418000 <ferror@plt+0x16940>
  401db8:	ldr	x0, [x0, #432]
  401dbc:	bl	402950 <ferror@plt+0x1290>
  401dc0:	mov	x1, x0
  401dc4:	mov	x2, x20
  401dc8:	mov	x0, x3
  401dcc:	bl	401650 <printf@plt>
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	adrp	x1, 406000 <ferror@plt+0x4940>
  401dd8:	mov	x0, #0x0                   	// #0
  401ddc:	add	x1, x1, #0x382
  401de0:	bl	401630 <dcgettext@plt>
  401de4:	mov	x3, x0
  401de8:	adrp	x0, 418000 <ferror@plt+0x16940>
  401dec:	ldr	x0, [x0, #472]
  401df0:	bl	402950 <ferror@plt+0x1290>
  401df4:	mov	x1, x0
  401df8:	mov	x2, x20
  401dfc:	mov	x0, x3
  401e00:	bl	401650 <printf@plt>
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e0c:	mov	x0, #0x0                   	// #0
  401e10:	add	x1, x1, #0x396
  401e14:	bl	401630 <dcgettext@plt>
  401e18:	ldr	x1, [sp, #216]
  401e1c:	bl	401650 <printf@plt>
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e28:	mov	x0, #0x0                   	// #0
  401e2c:	add	x1, x1, #0x3b6
  401e30:	bl	401630 <dcgettext@plt>
  401e34:	ldr	x1, [sp, #224]
  401e38:	bl	401650 <printf@plt>
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	add	x1, x1, #0x3d2
  401e4c:	bl	401630 <dcgettext@plt>
  401e50:	ldr	x1, [sp, #232]
  401e54:	bl	401650 <printf@plt>
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e60:	mov	x0, #0x0                   	// #0
  401e64:	add	x1, x1, #0x3eb
  401e68:	bl	401630 <dcgettext@plt>
  401e6c:	ldr	x1, [sp, #240]
  401e70:	bl	401650 <printf@plt>
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e7c:	mov	x0, #0x0                   	// #0
  401e80:	add	x1, x1, #0x402
  401e84:	bl	401630 <dcgettext@plt>
  401e88:	ldr	x1, [sp, #248]
  401e8c:	bl	401650 <printf@plt>
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	adrp	x1, 406000 <ferror@plt+0x4940>
  401e98:	mov	x0, #0x0                   	// #0
  401e9c:	add	x1, x1, #0x41c
  401ea0:	bl	401630 <dcgettext@plt>
  401ea4:	ldr	x1, [sp, #256]
  401ea8:	bl	401650 <printf@plt>
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	adrp	x1, 406000 <ferror@plt+0x4940>
  401eb4:	mov	x0, #0x0                   	// #0
  401eb8:	add	x1, x1, #0x432
  401ebc:	bl	401630 <dcgettext@plt>
  401ec0:	ldr	x1, [sp, #264]
  401ec4:	bl	401650 <printf@plt>
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	adrp	x1, 406000 <ferror@plt+0x4940>
  401ed0:	mov	x0, #0x0                   	// #0
  401ed4:	add	x1, x1, #0x44c
  401ed8:	bl	401630 <dcgettext@plt>
  401edc:	ldr	x1, [sp, #272]
  401ee0:	bl	401650 <printf@plt>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 406000 <ferror@plt+0x4940>
  401eec:	mov	x0, #0x0                   	// #0
  401ef0:	add	x1, x1, #0x465
  401ef4:	bl	401630 <dcgettext@plt>
  401ef8:	ldr	x1, [sp, #280]
  401efc:	bl	401650 <printf@plt>
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f08:	mov	x0, #0x0                   	// #0
  401f0c:	add	x1, x1, #0x47b
  401f10:	bl	401630 <dcgettext@plt>
  401f14:	ldr	x1, [sp, #288]
  401f18:	bl	401650 <printf@plt>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0x492
  401f2c:	bl	401630 <dcgettext@plt>
  401f30:	ldr	x1, [sp, #320]
  401f34:	bl	401650 <printf@plt>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	add	x1, x1, #0x4aa
  401f48:	bl	401630 <dcgettext@plt>
  401f4c:	ldr	x1, [sp, #376]
  401f50:	bl	401650 <printf@plt>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	add	x1, x1, #0x4c3
  401f64:	bl	401630 <dcgettext@plt>
  401f68:	ldr	w1, [sp, #208]
  401f6c:	bl	401650 <printf@plt>
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	x1, x1, #0x4d4
  401f80:	bl	401630 <dcgettext@plt>
  401f84:	ldr	w1, [sp, #212]
  401f88:	bl	401650 <printf@plt>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 406000 <ferror@plt+0x4940>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0x4ef
  401f9c:	bl	401630 <dcgettext@plt>
  401fa0:	ldr	w1, [sp, #200]
  401fa4:	bl	401650 <printf@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 406000 <ferror@plt+0x4940>
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	add	x1, x1, #0x21d
  401fb8:	bl	401630 <dcgettext@plt>
  401fbc:	ldr	w1, [sp, #204]
  401fc0:	bl	401650 <printf@plt>
  401fc4:	b	401860 <ferror@plt+0x1a0>
  401fc8:	add	x26, sp, #0x140
  401fcc:	mov	x2, #0x31                  	// #49
  401fd0:	mov	x0, x26
  401fd4:	adrp	x1, 406000 <ferror@plt+0x4940>
  401fd8:	add	x1, x1, #0x6f1
  401fdc:	bl	401430 <memcpy@plt>
  401fe0:	add	x27, sp, #0x178
  401fe4:	mov	x2, #0x35                  	// #53
  401fe8:	mov	x0, x27
  401fec:	adrp	x1, 406000 <ferror@plt+0x4940>
  401ff0:	add	x1, x1, #0x722
  401ff4:	bl	401430 <memcpy@plt>
  401ff8:	adrp	x1, 406000 <ferror@plt+0x4940>
  401ffc:	adrp	x0, 406000 <ferror@plt+0x4940>
  402000:	add	x1, x1, #0x4ff
  402004:	add	x0, x0, #0x502
  402008:	bl	401510 <fopen@plt>
  40200c:	cbz	x0, 402278 <ferror@plt+0xbb8>
  402010:	add	x19, x19, #0x208
  402014:	bl	401500 <fclose@plt>
  402018:	add	x1, sp, #0x110
  40201c:	add	x0, sp, #0x108
  402020:	bl	401580 <getdiskstat@plt>
  402024:	mov	w22, w0
  402028:	ldr	w0, [x19, #8]
  40202c:	cbz	w0, 402058 <ferror@plt+0x998>
  402030:	add	x0, sp, #0x118
  402034:	bl	401520 <time@plt>
  402038:	add	x0, sp, #0x118
  40203c:	bl	4014f0 <localtime@plt>
  402040:	adrp	x2, 405000 <ferror@plt+0x3940>
  402044:	mov	x3, x0
  402048:	add	x2, x2, #0xd57
  40204c:	add	x0, sp, #0x120
  402050:	mov	x1, #0x20                  	// #32
  402054:	bl	4014c0 <strftime@plt>
  402058:	ldr	w0, [x20, #12]
  40205c:	cbnz	w0, 402064 <ferror@plt+0x9a4>
  402060:	bl	403590 <ferror@plt+0x1ed0>
  402064:	adrp	x24, 405000 <ferror@plt+0x3940>
  402068:	mov	x23, #0x0                   	// #0
  40206c:	add	x24, x24, #0xd69
  402070:	mov	x28, #0x58                  	// #88
  402074:	mov	w25, #0x3e8                 	// #1000
  402078:	b	40211c <ferror@plt+0xa5c>
  40207c:	ldr	w0, [x20, #12]
  402080:	cbz	w0, 402098 <ferror@plt+0x9d8>
  402084:	ldr	w1, [x19, #16]
  402088:	udiv	x0, x23, x1
  40208c:	msub	x0, x0, x1, x23
  402090:	cbnz	x0, 402098 <ferror@plt+0x9d8>
  402094:	bl	403590 <ferror@plt+0x1ed0>
  402098:	ldr	w0, [x19, #4]
  40209c:	ldr	x3, [sp, #264]
  4020a0:	cmp	w0, #0x0
  4020a4:	mul	x0, x23, x28
  4020a8:	add	x1, x3, x0
  4020ac:	ldr	w2, [x1, #64]
  4020b0:	udiv	w2, w2, w25
  4020b4:	str	w2, [sp, #24]
  4020b8:	ldr	w2, [x1, #48]
  4020bc:	udiv	w2, w2, w25
  4020c0:	str	w2, [sp, #16]
  4020c4:	ldr	w2, [x1, #68]
  4020c8:	str	w2, [sp, #8]
  4020cc:	ldr	x2, [x1, #8]
  4020d0:	str	x2, [sp]
  4020d4:	ldr	w5, [x1, #60]
  4020d8:	ldr	w2, [x1, #76]
  4020dc:	ldr	w6, [x1, #84]
  4020e0:	ldr	x4, [x3, x0]
  4020e4:	csel	x0, x27, x26, ne  // ne = any
  4020e8:	ldp	w3, w7, [x1, #52]
  4020ec:	add	x1, x1, #0x10
  4020f0:	bl	401650 <printf@plt>
  4020f4:	ldr	w0, [x19, #8]
  4020f8:	cbz	w0, 402108 <ferror@plt+0xa48>
  4020fc:	add	x1, sp, #0x120
  402100:	mov	x0, x24
  402104:	bl	401650 <printf@plt>
  402108:	mov	w0, #0xa                   	// #10
  40210c:	bl	401670 <putchar@plt>
  402110:	ldr	x0, [x21, #416]
  402114:	add	x23, x23, #0x1
  402118:	bl	401600 <fflush@plt>
  40211c:	cmp	x22, x23
  402120:	b.hi	40207c <ferror@plt+0x9bc>  // b.pmore
  402124:	ldr	x0, [sp, #264]
  402128:	mov	x25, #0x1                   	// #1
  40212c:	bl	4015f0 <free@plt>
  402130:	ldr	x0, [sp, #272]
  402134:	bl	4015f0 <free@plt>
  402138:	adrp	x0, 405000 <ferror@plt+0x3940>
  40213c:	add	x0, x0, #0xd69
  402140:	str	x0, [sp, #184]
  402144:	ldr	w0, [x19, #20]
  402148:	cbnz	w0, 402158 <ferror@plt+0xa98>
  40214c:	ldr	x0, [x19, #24]
  402150:	cmp	x25, x0
  402154:	b.cs	401860 <ferror@plt+0x1a0>  // b.hs, b.nlast
  402158:	ldr	w0, [x20, #8]
  40215c:	bl	401550 <sleep@plt>
  402160:	add	x1, sp, #0x110
  402164:	add	x0, sp, #0x108
  402168:	bl	401580 <getdiskstat@plt>
  40216c:	mov	w24, w0
  402170:	ldr	w0, [x19, #8]
  402174:	cbz	w0, 4021a0 <ferror@plt+0xae0>
  402178:	add	x0, sp, #0x118
  40217c:	bl	401520 <time@plt>
  402180:	add	x0, sp, #0x118
  402184:	bl	4014f0 <localtime@plt>
  402188:	adrp	x2, 405000 <ferror@plt+0x3940>
  40218c:	mov	x3, x0
  402190:	add	x2, x2, #0xd57
  402194:	add	x0, sp, #0x120
  402198:	mov	x1, #0x20                  	// #32
  40219c:	bl	4014c0 <strftime@plt>
  4021a0:	mov	x23, #0x0                   	// #0
  4021a4:	mov	w28, #0x3e8                 	// #1000
  4021a8:	b	402250 <ferror@plt+0xb90>
  4021ac:	ldr	w0, [x20, #12]
  4021b0:	cbz	w0, 4021c8 <ferror@plt+0xb08>
  4021b4:	ldr	w2, [x19, #16]
  4021b8:	udiv	x0, x1, x2
  4021bc:	msub	x0, x0, x2, x1
  4021c0:	cbnz	x0, 4021c8 <ferror@plt+0xb08>
  4021c4:	bl	403590 <ferror@plt+0x1ed0>
  4021c8:	ldr	w0, [x19, #4]
  4021cc:	ldr	x3, [sp, #264]
  4021d0:	cmp	w0, #0x0
  4021d4:	mov	x0, #0x58                  	// #88
  4021d8:	mul	x0, x23, x0
  4021dc:	add	x1, x3, x0
  4021e0:	ldr	w2, [x1, #64]
  4021e4:	udiv	w2, w2, w28
  4021e8:	str	w2, [sp, #24]
  4021ec:	ldr	w2, [x1, #48]
  4021f0:	udiv	w2, w2, w28
  4021f4:	str	w2, [sp, #16]
  4021f8:	ldr	w2, [x1, #68]
  4021fc:	str	w2, [sp, #8]
  402200:	ldr	x2, [x1, #8]
  402204:	str	x2, [sp]
  402208:	ldr	w5, [x1, #60]
  40220c:	ldr	w2, [x1, #76]
  402210:	ldr	w6, [x1, #84]
  402214:	ldr	x4, [x3, x0]
  402218:	csel	x0, x27, x26, ne  // ne = any
  40221c:	ldp	w3, w7, [x1, #52]
  402220:	add	x1, x1, #0x10
  402224:	bl	401650 <printf@plt>
  402228:	ldr	w0, [x19, #8]
  40222c:	cbz	w0, 40223c <ferror@plt+0xb7c>
  402230:	ldr	x0, [sp, #184]
  402234:	add	x1, sp, #0x120
  402238:	bl	401650 <printf@plt>
  40223c:	mov	w0, #0xa                   	// #10
  402240:	bl	401670 <putchar@plt>
  402244:	ldr	x0, [x21, #416]
  402248:	add	x23, x23, #0x1
  40224c:	bl	401600 <fflush@plt>
  402250:	add	x1, x23, x22
  402254:	cmp	x24, x23
  402258:	b.hi	4021ac <ferror@plt+0xaec>  // b.pmore
  40225c:	ldr	x0, [sp, #264]
  402260:	add	x22, x22, x24
  402264:	add	x25, x25, #0x1
  402268:	bl	4015f0 <free@plt>
  40226c:	ldr	x0, [sp, #272]
  402270:	bl	4015f0 <free@plt>
  402274:	b	402144 <ferror@plt+0xa84>
  402278:	adrp	x1, 406000 <ferror@plt+0x4940>
  40227c:	mov	w2, #0x5                   	// #5
  402280:	add	x1, x1, #0x512
  402284:	b	4019f8 <ferror@plt+0x338>
  402288:	adrp	x0, 406000 <ferror@plt+0x4940>
  40228c:	add	x0, x0, #0x757
  402290:	add	x1, sp, #0x210
  402294:	ldp	x2, x3, [x0]
  402298:	stp	x2, x3, [x1, #-152]
  40229c:	ldr	x1, [x0, #16]
  4022a0:	str	x1, [sp, #392]
  4022a4:	ldr	w0, [x0, #24]
  4022a8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4022ac:	add	x1, x1, #0x4ff
  4022b0:	str	w0, [sp, #400]
  4022b4:	adrp	x0, 406000 <ferror@plt+0x4940>
  4022b8:	add	x0, x0, #0x502
  4022bc:	bl	401510 <fopen@plt>
  4022c0:	cbnz	x0, 4022d4 <ferror@plt+0xc14>
  4022c4:	adrp	x1, 406000 <ferror@plt+0x4940>
  4022c8:	mov	w2, #0x5                   	// #5
  4022cc:	add	x1, x1, #0x553
  4022d0:	b	4019f8 <ferror@plt+0x338>
  4022d4:	bl	401500 <fclose@plt>
  4022d8:	mov	x25, #0x0                   	// #0
  4022dc:	add	x1, sp, #0x140
  4022e0:	add	x0, sp, #0x120
  4022e4:	bl	401580 <getdiskstat@plt>
  4022e8:	mov	w1, w0
  4022ec:	ldr	x0, [sp, #288]
  4022f0:	mov	x23, #0x0                   	// #0
  4022f4:	bl	401490 <getpartitions_num@plt>
  4022f8:	mov	w26, w0
  4022fc:	ldr	x24, [sp, #320]
  402300:	cmp	x26, x25
  402304:	b.hi	402338 <ferror@plt+0xc78>  // b.pmore
  402308:	cbnz	x23, 402358 <ferror@plt+0xc98>
  40230c:	ldr	x0, [sp, #288]
  402310:	bl	4015f0 <free@plt>
  402314:	ldr	x0, [sp, #320]
  402318:	bl	4015f0 <free@plt>
  40231c:	adrp	x1, 406000 <ferror@plt+0x4940>
  402320:	add	x1, x1, #0x595
  402324:	mov	w2, #0x5                   	// #5
  402328:	mov	x0, #0x0                   	// #0
  40232c:	bl	401630 <dcgettext@plt>
  402330:	bl	401650 <printf@plt>
  402334:	b	401860 <ferror@plt+0x1a0>
  402338:	mov	x1, x24
  40233c:	mov	x0, x22
  402340:	bl	4015c0 <strcmp@plt>
  402344:	cmp	w0, #0x0
  402348:	csel	x23, x23, x24, ne  // ne = any
  40234c:	add	x25, x25, #0x1
  402350:	add	x24, x24, #0x48
  402354:	b	402300 <ferror@plt+0xc40>
  402358:	mov	x0, x22
  40235c:	bl	40298c <ferror@plt+0x12cc>
  402360:	ldp	w1, w3, [x23, #52]
  402364:	add	x0, sp, #0x178
  402368:	ldr	x2, [x23, #40]
  40236c:	add	x19, x19, #0x208
  402370:	ldr	x4, [x23, #64]
  402374:	mov	x24, #0x1                   	// #1
  402378:	bl	401650 <printf@plt>
  40237c:	ldr	x0, [x21, #416]
  402380:	bl	401600 <fflush@plt>
  402384:	ldr	x0, [sp, #288]
  402388:	bl	4015f0 <free@plt>
  40238c:	ldr	x0, [sp, #320]
  402390:	bl	4015f0 <free@plt>
  402394:	ldr	w0, [x19, #20]
  402398:	cbnz	w0, 4023a8 <ferror@plt+0xce8>
  40239c:	ldr	x0, [x19, #24]
  4023a0:	cmp	x24, x0
  4023a4:	b.cs	401860 <ferror@plt+0x1a0>  // b.hs, b.nlast
  4023a8:	ldr	w0, [x20, #12]
  4023ac:	cbz	w0, 4023c8 <ferror@plt+0xd08>
  4023b0:	ldr	w1, [x19, #16]
  4023b4:	udiv	x0, x24, x1
  4023b8:	msub	x0, x0, x1, x24
  4023bc:	cbnz	x0, 4023c8 <ferror@plt+0xd08>
  4023c0:	mov	x0, x22
  4023c4:	bl	40298c <ferror@plt+0x12cc>
  4023c8:	ldr	w0, [x20, #8]
  4023cc:	mov	x26, #0x0                   	// #0
  4023d0:	mov	x23, #0x0                   	// #0
  4023d4:	bl	401550 <sleep@plt>
  4023d8:	add	x1, sp, #0x140
  4023dc:	add	x0, sp, #0x120
  4023e0:	bl	401580 <getdiskstat@plt>
  4023e4:	mov	w1, w0
  4023e8:	ldr	x0, [sp, #288]
  4023ec:	bl	401490 <getpartitions_num@plt>
  4023f0:	mov	w27, w0
  4023f4:	ldr	x25, [sp, #320]
  4023f8:	cmp	x27, x26
  4023fc:	b.hi	402438 <ferror@plt+0xd78>  // b.pmore
  402400:	cbz	x23, 40230c <ferror@plt+0xc4c>
  402404:	ldp	w1, w3, [x23, #52]
  402408:	add	x0, sp, #0x178
  40240c:	ldr	x2, [x23, #40]
  402410:	add	x24, x24, #0x1
  402414:	ldr	x4, [x23, #64]
  402418:	bl	401650 <printf@plt>
  40241c:	ldr	x0, [x21, #416]
  402420:	bl	401600 <fflush@plt>
  402424:	ldr	x0, [sp, #288]
  402428:	bl	4015f0 <free@plt>
  40242c:	ldr	x0, [sp, #320]
  402430:	bl	4015f0 <free@plt>
  402434:	b	402394 <ferror@plt+0xcd4>
  402438:	mov	x1, x25
  40243c:	mov	x0, x22
  402440:	bl	4015c0 <strcmp@plt>
  402444:	cmp	w0, #0x0
  402448:	csel	x23, x23, x25, ne  // ne = any
  40244c:	add	x26, x26, #0x1
  402450:	add	x25, x25, #0x48
  402454:	b	4023f8 <ferror@plt+0xd38>
  402458:	adrp	x0, 406000 <ferror@plt+0x4940>
  40245c:	add	x0, x0, #0x773
  402460:	add	x1, sp, #0x210
  402464:	ldp	x2, x3, [x0]
  402468:	stp	x2, x3, [x1, #-152]
  40246c:	ldur	x0, [x0, #15]
  402470:	stur	x0, [x1, #-137]
  402474:	adrp	x1, 406000 <ferror@plt+0x4940>
  402478:	adrp	x0, 406000 <ferror@plt+0x4940>
  40247c:	add	x1, x1, #0x4ff
  402480:	add	x0, x0, #0x5ae
  402484:	bl	401510 <fopen@plt>
  402488:	mov	x22, x0
  40248c:	cbnz	x0, 4024b4 <ferror@plt+0xdf4>
  402490:	mov	w2, #0x5                   	// #5
  402494:	adrp	x1, 406000 <ferror@plt+0x4940>
  402498:	add	x1, x1, #0x5bd
  40249c:	bl	401630 <dcgettext@plt>
  4024a0:	mov	w1, #0x0                   	// #0
  4024a4:	mov	x2, x0
  4024a8:	mov	w0, #0x0                   	// #0
  4024ac:	bl	401480 <error@plt>
  4024b0:	b	401860 <ferror@plt+0x1a0>
  4024b4:	ldr	w0, [x20, #12]
  4024b8:	cbnz	w0, 4024c0 <ferror@plt+0xe00>
  4024bc:	bl	402a28 <ferror@plt+0x1368>
  4024c0:	add	x0, sp, #0x140
  4024c4:	add	x24, x19, #0x208
  4024c8:	bl	4016b0 <getslabinfo@plt>
  4024cc:	mov	w23, w0
  4024d0:	mov	x21, #0x0                   	// #0
  4024d4:	cmp	x23, x21
  4024d8:	b.hi	402510 <ferror@plt+0xe50>  // b.pmore
  4024dc:	ldr	x0, [sp, #320]
  4024e0:	mov	x23, #0x1                   	// #1
  4024e4:	add	x19, x19, #0x208
  4024e8:	mov	x25, x23
  4024ec:	bl	4015f0 <free@plt>
  4024f0:	ldr	w0, [x19, #20]
  4024f4:	cbnz	w0, 40254c <ferror@plt+0xe8c>
  4024f8:	ldr	x0, [x19, #24]
  4024fc:	cmp	x25, x0
  402500:	b.cc	40254c <ferror@plt+0xe8c>  // b.lo, b.ul, b.last
  402504:	mov	x0, x22
  402508:	bl	401500 <fclose@plt>
  40250c:	b	401860 <ferror@plt+0x1a0>
  402510:	ldr	w0, [x20, #12]
  402514:	cbz	w0, 40252c <ferror@plt+0xe6c>
  402518:	ldr	w1, [x24, #16]
  40251c:	udiv	x0, x21, x1
  402520:	msub	x0, x0, x1, x21
  402524:	cbnz	x0, 40252c <ferror@plt+0xe6c>
  402528:	bl	402a28 <ferror@plt+0x1368>
  40252c:	ldr	x1, [sp, #320]
  402530:	add	x0, sp, #0x178
  402534:	add	x1, x1, x21, lsl #6
  402538:	add	x21, x21, #0x1
  40253c:	ldp	w2, w3, [x1, #48]
  402540:	ldp	w4, w5, [x1, #56]
  402544:	bl	401650 <printf@plt>
  402548:	b	4024d4 <ferror@plt+0xe14>
  40254c:	ldr	w0, [x20, #8]
  402550:	mov	x21, #0x0                   	// #0
  402554:	bl	401550 <sleep@plt>
  402558:	add	x0, sp, #0x140
  40255c:	bl	4016b0 <getslabinfo@plt>
  402560:	mov	w24, w0
  402564:	add	x1, x21, x23
  402568:	cmp	x24, x21
  40256c:	b.hi	402584 <ferror@plt+0xec4>  // b.pmore
  402570:	ldr	x0, [sp, #320]
  402574:	add	x23, x23, x24
  402578:	add	x25, x25, #0x1
  40257c:	bl	4015f0 <free@plt>
  402580:	b	4024f0 <ferror@plt+0xe30>
  402584:	ldr	w0, [x20, #12]
  402588:	cbz	w0, 4025a0 <ferror@plt+0xee0>
  40258c:	ldr	w2, [x19, #16]
  402590:	udiv	x0, x1, x2
  402594:	msub	x0, x0, x2, x1
  402598:	cbnz	x0, 4025a0 <ferror@plt+0xee0>
  40259c:	bl	402a28 <ferror@plt+0x1368>
  4025a0:	ldr	x1, [sp, #320]
  4025a4:	add	x0, sp, #0x178
  4025a8:	add	x1, x1, x21, lsl #6
  4025ac:	add	x21, x21, #0x1
  4025b0:	ldp	w2, w3, [x1, #48]
  4025b4:	ldp	w4, w5, [x1, #56]
  4025b8:	bl	401650 <printf@plt>
  4025bc:	b	402564 <ferror@plt+0xea4>
  4025c0:	adrp	x1, 406000 <ferror@plt+0x4940>
  4025c4:	adrp	x0, 406000 <ferror@plt+0x4940>
  4025c8:	add	x1, x1, #0x4ff
  4025cc:	add	x0, x0, #0x502
  4025d0:	bl	401510 <fopen@plt>
  4025d4:	cbz	x0, 401860 <ferror@plt+0x1a0>
  4025d8:	bl	401500 <fclose@plt>
  4025dc:	mov	x21, #0x0                   	// #0
  4025e0:	add	x1, sp, #0x178
  4025e4:	add	x0, sp, #0x140
  4025e8:	bl	401580 <getdiskstat@plt>
  4025ec:	mov	w19, w0
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	adrp	x1, 406000 <ferror@plt+0x4940>
  4025f8:	mov	x0, #0x0                   	// #0
  4025fc:	add	x1, x1, #0x608
  402600:	bl	401630 <dcgettext@plt>
  402604:	mov	x22, #0x0                   	// #0
  402608:	mov	w1, w19
  40260c:	bl	401650 <printf@plt>
  402610:	mov	w2, #0x5                   	// #5
  402614:	adrp	x1, 406000 <ferror@plt+0x4940>
  402618:	mov	x0, #0x0                   	// #0
  40261c:	add	x1, x1, #0x615
  402620:	bl	401630 <dcgettext@plt>
  402624:	mov	x20, x0
  402628:	ldr	x0, [sp, #320]
  40262c:	mov	w1, w19
  402630:	mov	x23, #0x0                   	// #0
  402634:	mov	x24, #0x0                   	// #0
  402638:	mov	x25, #0x0                   	// #0
  40263c:	mov	x26, #0x0                   	// #0
  402640:	bl	401490 <getpartitions_num@plt>
  402644:	mov	w1, w0
  402648:	mov	x0, x20
  40264c:	bl	401650 <printf@plt>
  402650:	ldr	x1, [sp, #320]
  402654:	mov	x27, #0x0                   	// #0
  402658:	mov	x28, #0x0                   	// #0
  40265c:	mov	x20, #0x0                   	// #0
  402660:	mov	x3, #0x0                   	// #0
  402664:	mov	w2, #0x0                   	// #0
  402668:	mov	w4, #0x3e8                 	// #1000
  40266c:	cmp	w19, w2
  402670:	b.gt	4027a8 <ferror@plt+0x10e8>
  402674:	mov	w2, #0x5                   	// #5
  402678:	adrp	x1, 406000 <ferror@plt+0x4940>
  40267c:	mov	x0, #0x0                   	// #0
  402680:	add	x1, x1, #0x627
  402684:	str	x3, [sp, #184]
  402688:	bl	401630 <dcgettext@plt>
  40268c:	ldr	x3, [sp, #184]
  402690:	mov	x1, x3
  402694:	bl	401650 <printf@plt>
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 406000 <ferror@plt+0x4940>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0x63a
  4026a8:	bl	401630 <dcgettext@plt>
  4026ac:	mov	x1, x28
  4026b0:	bl	401650 <printf@plt>
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4026bc:	mov	x0, #0x0                   	// #0
  4026c0:	add	x1, x1, #0x64e
  4026c4:	bl	401630 <dcgettext@plt>
  4026c8:	mov	x1, x27
  4026cc:	bl	401650 <printf@plt>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 406000 <ferror@plt+0x4940>
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	add	x1, x1, #0x662
  4026e0:	bl	401630 <dcgettext@plt>
  4026e4:	mov	x1, x26
  4026e8:	bl	401650 <printf@plt>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4940>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	add	x1, x1, #0x677
  4026fc:	bl	401630 <dcgettext@plt>
  402700:	mov	x1, x25
  402704:	bl	401650 <printf@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 406000 <ferror@plt+0x4940>
  402710:	mov	x0, #0x0                   	// #0
  402714:	add	x1, x1, #0x685
  402718:	bl	401630 <dcgettext@plt>
  40271c:	mov	x1, x24
  402720:	bl	401650 <printf@plt>
  402724:	mov	w2, #0x5                   	// #5
  402728:	adrp	x1, 406000 <ferror@plt+0x4940>
  40272c:	mov	x0, #0x0                   	// #0
  402730:	add	x1, x1, #0x69a
  402734:	bl	401630 <dcgettext@plt>
  402738:	mov	x1, x23
  40273c:	bl	401650 <printf@plt>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 406000 <ferror@plt+0x4940>
  402748:	mov	x0, #0x0                   	// #0
  40274c:	add	x1, x1, #0x6b1
  402750:	bl	401630 <dcgettext@plt>
  402754:	mov	x1, x22
  402758:	bl	401650 <printf@plt>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 406000 <ferror@plt+0x4940>
  402764:	mov	x0, #0x0                   	// #0
  402768:	add	x1, x1, #0x6c6
  40276c:	bl	401630 <dcgettext@plt>
  402770:	mov	x1, x21
  402774:	bl	401650 <printf@plt>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 406000 <ferror@plt+0x4940>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0x6db
  402788:	bl	401630 <dcgettext@plt>
  40278c:	mov	x1, x20
  402790:	bl	401650 <printf@plt>
  402794:	ldr	x0, [sp, #320]
  402798:	bl	4015f0 <free@plt>
  40279c:	ldr	x0, [sp, #376]
  4027a0:	bl	4015f0 <free@plt>
  4027a4:	b	401860 <ferror@plt+0x1a0>
  4027a8:	ldr	w0, [x1, #76]
  4027ac:	add	x3, x3, x0
  4027b0:	ldr	w0, [x1, #52]
  4027b4:	add	x28, x28, x0
  4027b8:	ldr	x0, [x1]
  4027bc:	add	x27, x27, x0
  4027c0:	ldr	w0, [x1, #60]
  4027c4:	add	x26, x26, x0
  4027c8:	ldr	w0, [x1, #84]
  4027cc:	add	x25, x25, x0
  4027d0:	ldr	w0, [x1, #56]
  4027d4:	add	x24, x24, x0
  4027d8:	ldr	x0, [x1, #8]
  4027dc:	add	x23, x23, x0
  4027e0:	ldr	w0, [x1, #68]
  4027e4:	add	x22, x22, x0
  4027e8:	ldr	w0, [x1, #48]
  4027ec:	cbz	w0, 402814 <ferror@plt+0x1154>
  4027f0:	udiv	w0, w0, w4
  4027f4:	add	x21, x21, x0
  4027f8:	ldr	w0, [x1, #64]
  4027fc:	cbz	w0, 40281c <ferror@plt+0x115c>
  402800:	udiv	w0, w0, w4
  402804:	add	x20, x20, x0
  402808:	add	w2, w2, #0x1
  40280c:	add	x1, x1, #0x58
  402810:	b	40266c <ferror@plt+0xfac>
  402814:	mov	x0, #0x0                   	// #0
  402818:	b	4027f4 <ferror@plt+0x1134>
  40281c:	mov	x0, #0x0                   	// #0
  402820:	b	402804 <ferror@plt+0x1144>
  402824:	mov	x29, #0x0                   	// #0
  402828:	mov	x30, #0x0                   	// #0
  40282c:	mov	x5, x0
  402830:	ldr	x1, [sp]
  402834:	add	x2, sp, #0x8
  402838:	mov	x6, sp
  40283c:	movz	x0, #0x0, lsl #48
  402840:	movk	x0, #0x0, lsl #32
  402844:	movk	x0, #0x40, lsl #16
  402848:	movk	x0, #0x16d0
  40284c:	movz	x3, #0x0, lsl #48
  402850:	movk	x3, #0x0, lsl #32
  402854:	movk	x3, #0x40, lsl #16
  402858:	movk	x3, #0x5a78
  40285c:	movz	x4, #0x0, lsl #48
  402860:	movk	x4, #0x0, lsl #32
  402864:	movk	x4, #0x40, lsl #16
  402868:	movk	x4, #0x5af8
  40286c:	bl	401540 <__libc_start_main@plt>
  402870:	bl	401570 <abort@plt>
  402874:	adrp	x0, 417000 <ferror@plt+0x15940>
  402878:	ldr	x0, [x0, #4064]
  40287c:	cbz	x0, 402884 <ferror@plt+0x11c4>
  402880:	b	401560 <__gmon_start__@plt>
  402884:	ret
  402888:	adrp	x0, 418000 <ferror@plt+0x16940>
  40288c:	add	x1, x0, #0x178
  402890:	adrp	x0, 418000 <ferror@plt+0x16940>
  402894:	add	x0, x0, #0x178
  402898:	cmp	x1, x0
  40289c:	b.eq	4028c8 <ferror@plt+0x1208>  // b.none
  4028a0:	sub	sp, sp, #0x10
  4028a4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4028a8:	ldr	x1, [x1, #2856]
  4028ac:	str	x1, [sp, #8]
  4028b0:	cbz	x1, 4028c0 <ferror@plt+0x1200>
  4028b4:	mov	x16, x1
  4028b8:	add	sp, sp, #0x10
  4028bc:	br	x16
  4028c0:	add	sp, sp, #0x10
  4028c4:	ret
  4028c8:	ret
  4028cc:	adrp	x0, 418000 <ferror@plt+0x16940>
  4028d0:	add	x1, x0, #0x178
  4028d4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4028d8:	add	x0, x0, #0x178
  4028dc:	sub	x1, x1, x0
  4028e0:	mov	x2, #0x2                   	// #2
  4028e4:	asr	x1, x1, #3
  4028e8:	sdiv	x1, x1, x2
  4028ec:	cbz	x1, 402918 <ferror@plt+0x1258>
  4028f0:	sub	sp, sp, #0x10
  4028f4:	adrp	x2, 405000 <ferror@plt+0x3940>
  4028f8:	ldr	x2, [x2, #2864]
  4028fc:	str	x2, [sp, #8]
  402900:	cbz	x2, 402910 <ferror@plt+0x1250>
  402904:	mov	x16, x2
  402908:	add	sp, sp, #0x10
  40290c:	br	x16
  402910:	add	sp, sp, #0x10
  402914:	ret
  402918:	ret
  40291c:	stp	x29, x30, [sp, #-32]!
  402920:	mov	x29, sp
  402924:	str	x19, [sp, #16]
  402928:	adrp	x19, 418000 <ferror@plt+0x16940>
  40292c:	ldrb	w0, [x19, #512]
  402930:	cbnz	w0, 402940 <ferror@plt+0x1280>
  402934:	bl	402888 <ferror@plt+0x11c8>
  402938:	mov	w0, #0x1                   	// #1
  40293c:	strb	w0, [x19, #512]
  402940:	ldr	x19, [sp, #16]
  402944:	ldp	x29, x30, [sp], #32
  402948:	ret
  40294c:	b	4028cc <ferror@plt+0x120c>
  402950:	ucvtf	s0, x0
  402954:	adrp	x0, 418000 <ferror@plt+0x16940>
  402958:	mov	w1, #0x44800000            	// #1149239296
  40295c:	fmov	s2, w1
  402960:	ldr	x0, [x0, #352]
  402964:	ucvtf	s1, x0
  402968:	adrp	x0, 418000 <ferror@plt+0x16940>
  40296c:	ldr	w0, [x0, #520]
  402970:	fdiv	s0, s0, s1
  402974:	cmp	w0, #0x4
  402978:	fmov	s1, #1.000000000000000000e+00
  40297c:	fcsel	s1, s1, s2, eq  // eq = none
  402980:	fmul	s0, s0, s1
  402984:	fcvtzu	x0, s0
  402988:	ret
  40298c:	stp	x29, x30, [sp, #-48]!
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 405000 <ferror@plt+0x3940>
  402998:	mov	x29, sp
  40299c:	add	x1, x1, #0xb38
  4029a0:	stp	x19, x20, [sp, #16]
  4029a4:	mov	x19, x0
  4029a8:	mov	x0, #0x0                   	// #0
  4029ac:	stp	x21, x22, [sp, #32]
  4029b0:	bl	401630 <dcgettext@plt>
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	mov	x20, x0
  4029bc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029c0:	mov	x0, #0x0                   	// #0
  4029c4:	add	x1, x1, #0xb3e
  4029c8:	bl	401630 <dcgettext@plt>
  4029cc:	mov	w2, #0x5                   	// #5
  4029d0:	mov	x21, x0
  4029d4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029d8:	mov	x0, #0x0                   	// #0
  4029dc:	add	x1, x1, #0xb55
  4029e0:	bl	401630 <dcgettext@plt>
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	mov	x22, x0
  4029ec:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	add	x1, x1, #0xb4b
  4029f8:	bl	401630 <dcgettext@plt>
  4029fc:	mov	x4, x22
  402a00:	mov	x3, x21
  402a04:	mov	x2, x20
  402a08:	mov	x1, x19
  402a0c:	ldp	x19, x20, [sp, #16]
  402a10:	mov	x5, x0
  402a14:	ldp	x21, x22, [sp, #32]
  402a18:	adrp	x0, 405000 <ferror@plt+0x3940>
  402a1c:	ldp	x29, x30, [sp], #48
  402a20:	add	x0, x0, #0xb5c
  402a24:	b	401650 <printf@plt>
  402a28:	stp	x29, x30, [sp, #-48]!
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	adrp	x1, 405000 <ferror@plt+0x3940>
  402a34:	mov	x29, sp
  402a38:	add	x1, x1, #0xb7a
  402a3c:	mov	x0, #0x0                   	// #0
  402a40:	stp	x19, x20, [sp, #16]
  402a44:	stp	x21, x22, [sp, #32]
  402a48:	bl	401630 <dcgettext@plt>
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	mov	x19, x0
  402a54:	adrp	x1, 405000 <ferror@plt+0x3940>
  402a58:	mov	x0, #0x0                   	// #0
  402a5c:	add	x1, x1, #0xb80
  402a60:	bl	401630 <dcgettext@plt>
  402a64:	mov	x20, x0
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402a70:	mov	x0, #0x0                   	// #0
  402a74:	add	x1, x1, #0xb84
  402a78:	bl	401630 <dcgettext@plt>
  402a7c:	mov	x21, x0
  402a80:	mov	w2, #0x5                   	// #5
  402a84:	adrp	x1, 405000 <ferror@plt+0x3940>
  402a88:	mov	x0, #0x0                   	// #0
  402a8c:	add	x1, x1, #0xb8a
  402a90:	bl	401630 <dcgettext@plt>
  402a94:	mov	x22, x0
  402a98:	mov	w2, #0x5                   	// #5
  402a9c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402aa0:	mov	x0, #0x0                   	// #0
  402aa4:	add	x1, x1, #0xb8f
  402aa8:	bl	401630 <dcgettext@plt>
  402aac:	mov	x5, x0
  402ab0:	mov	x4, x22
  402ab4:	mov	x3, x21
  402ab8:	mov	x2, x20
  402abc:	mov	x1, x19
  402ac0:	ldp	x19, x20, [sp, #16]
  402ac4:	adrp	x0, 405000 <ferror@plt+0x3940>
  402ac8:	ldp	x21, x22, [sp, #32]
  402acc:	add	x0, x0, #0xb95
  402ad0:	ldp	x29, x30, [sp], #48
  402ad4:	b	401650 <printf@plt>
  402ad8:	sub	sp, sp, #0x1c0
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	adrp	x1, 405000 <ferror@plt+0x3940>
  402ae4:	mov	x0, #0x0                   	// #0
  402ae8:	add	x1, x1, #0xbac
  402aec:	stp	x29, x30, [sp, #80]
  402af0:	add	x29, sp, #0x50
  402af4:	stp	x19, x20, [sp, #96]
  402af8:	adrp	x19, 418000 <ferror@plt+0x16940>
  402afc:	add	x19, x19, #0x208
  402b00:	stp	x21, x22, [sp, #112]
  402b04:	adrp	x20, 405000 <ferror@plt+0x3940>
  402b08:	add	x20, x20, #0xd6a
  402b0c:	stp	x23, x24, [sp, #128]
  402b10:	add	x23, sp, #0x130
  402b14:	stp	x25, x26, [sp, #144]
  402b18:	add	x25, sp, #0x178
  402b1c:	stp	x27, x28, [sp, #160]
  402b20:	bl	401630 <dcgettext@plt>
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	mov	x21, x0
  402b2c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402b30:	mov	x0, #0x0                   	// #0
  402b34:	add	x1, x1, #0xbfd
  402b38:	bl	401630 <dcgettext@plt>
  402b3c:	mov	x24, x0
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	adrp	x1, 405000 <ferror@plt+0x3940>
  402b48:	mov	x0, #0x0                   	// #0
  402b4c:	add	x1, x1, #0xc6b
  402b50:	bl	401630 <dcgettext@plt>
  402b54:	mov	x22, x0
  402b58:	mov	x2, #0x44                  	// #68
  402b5c:	mov	x0, x23
  402b60:	adrp	x1, 405000 <ferror@plt+0x3940>
  402b64:	add	x1, x1, #0xccb
  402b68:	bl	401430 <memcpy@plt>
  402b6c:	mov	x2, #0x48                  	// #72
  402b70:	mov	x0, x25
  402b74:	adrp	x1, 405000 <ferror@plt+0x3940>
  402b78:	add	x1, x1, #0xd0f
  402b7c:	bl	401430 <memcpy@plt>
  402b80:	ldr	w0, [x19, #4]
  402b84:	cmp	w0, #0x0
  402b88:	mov	x0, x20
  402b8c:	csel	x1, x24, x21, ne  // ne = any
  402b90:	bl	401650 <printf@plt>
  402b94:	ldr	w0, [x19, #8]
  402b98:	cbz	w0, 402ba8 <ferror@plt+0x14e8>
  402b9c:	mov	x1, x22
  402ba0:	mov	x0, x20
  402ba4:	bl	401650 <printf@plt>
  402ba8:	mov	w0, #0xa                   	// #10
  402bac:	bl	401670 <putchar@plt>
  402bb0:	ldr	w0, [x19, #4]
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	adrp	x1, 406000 <ferror@plt+0x4940>
  402bbc:	add	x1, x1, #0x79f
  402bc0:	cmp	w0, #0x0
  402bc4:	mov	x0, #0x0                   	// #0
  402bc8:	csel	x23, x25, x23, ne  // ne = any
  402bcc:	bl	401630 <dcgettext@plt>
  402bd0:	mov	x24, x0
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	adrp	x1, 406000 <ferror@plt+0x4940>
  402bdc:	mov	x0, #0x0                   	// #0
  402be0:	add	x1, x1, #0x500
  402be4:	bl	401630 <dcgettext@plt>
  402be8:	mov	x25, x0
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	adrp	x1, 405000 <ferror@plt+0x3940>
  402bf4:	mov	x0, #0x0                   	// #0
  402bf8:	add	x1, x1, #0xc80
  402bfc:	bl	401630 <dcgettext@plt>
  402c00:	mov	x26, x0
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c0c:	mov	x0, #0x0                   	// #0
  402c10:	add	x1, x1, #0xc85
  402c14:	bl	401630 <dcgettext@plt>
  402c18:	mov	x27, x0
  402c1c:	ldr	w0, [x19, #12]
  402c20:	mov	w2, #0x5                   	// #5
  402c24:	cbz	w0, 402e50 <ferror@plt+0x1790>
  402c28:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c2c:	mov	x0, #0x0                   	// #0
  402c30:	add	x1, x1, #0xc8a
  402c34:	bl	401630 <dcgettext@plt>
  402c38:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c3c:	mov	x20, x0
  402c40:	add	x1, x1, #0xc90
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, #0x0                   	// #0
  402c4c:	bl	401630 <dcgettext@plt>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	mov	x21, x0
  402c58:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c5c:	mov	x0, #0x0                   	// #0
  402c60:	add	x1, x1, #0xca2
  402c64:	bl	401630 <dcgettext@plt>
  402c68:	mov	w2, #0x5                   	// #5
  402c6c:	mov	x28, x0
  402c70:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c74:	mov	x0, #0x0                   	// #0
  402c78:	add	x1, x1, #0xca5
  402c7c:	bl	401630 <dcgettext@plt>
  402c80:	mov	x3, x0
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 405000 <ferror@plt+0x3940>
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	add	x1, x1, #0xca8
  402c94:	str	x3, [sp, #248]
  402c98:	bl	401630 <dcgettext@plt>
  402c9c:	mov	x4, x0
  402ca0:	mov	w2, #0x5                   	// #5
  402ca4:	adrp	x1, 405000 <ferror@plt+0x3940>
  402ca8:	mov	x0, #0x0                   	// #0
  402cac:	add	x1, x1, #0xcab
  402cb0:	str	x4, [sp, #240]
  402cb4:	bl	401630 <dcgettext@plt>
  402cb8:	mov	x5, x0
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	adrp	x1, 405000 <ferror@plt+0x3940>
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	add	x1, x1, #0xcae
  402ccc:	str	x5, [sp, #232]
  402cd0:	bl	401630 <dcgettext@plt>
  402cd4:	mov	x6, x0
  402cd8:	mov	w2, #0x5                   	// #5
  402cdc:	adrp	x1, 405000 <ferror@plt+0x3940>
  402ce0:	mov	x0, #0x0                   	// #0
  402ce4:	add	x1, x1, #0xcb1
  402ce8:	str	x6, [sp, #224]
  402cec:	bl	401630 <dcgettext@plt>
  402cf0:	mov	x7, x0
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	adrp	x1, 405000 <ferror@plt+0x3940>
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	add	x1, x1, #0xcb4
  402d04:	str	x7, [sp, #216]
  402d08:	bl	401630 <dcgettext@plt>
  402d0c:	mov	x8, x0
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	adrp	x1, 405000 <ferror@plt+0x3940>
  402d18:	mov	x0, #0x0                   	// #0
  402d1c:	add	x1, x1, #0xcb7
  402d20:	str	x8, [sp, #208]
  402d24:	bl	401630 <dcgettext@plt>
  402d28:	mov	x9, x0
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	adrp	x1, 405000 <ferror@plt+0x3940>
  402d34:	mov	x0, #0x0                   	// #0
  402d38:	add	x1, x1, #0xcba
  402d3c:	str	x9, [sp, #200]
  402d40:	bl	401630 <dcgettext@plt>
  402d44:	mov	x10, x0
  402d48:	mov	w2, #0x5                   	// #5
  402d4c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402d50:	mov	x0, #0x0                   	// #0
  402d54:	add	x1, x1, #0xcbd
  402d58:	str	x10, [sp, #192]
  402d5c:	bl	401630 <dcgettext@plt>
  402d60:	mov	x11, x0
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	adrp	x1, 405000 <ferror@plt+0x3940>
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	add	x1, x1, #0xcc0
  402d74:	str	x11, [sp, #184]
  402d78:	bl	401630 <dcgettext@plt>
  402d7c:	ldp	x11, x10, [sp, #184]
  402d80:	stp	x11, x0, [sp, #64]
  402d84:	mov	x2, x25
  402d88:	ldp	x9, x8, [sp, #200]
  402d8c:	stp	x9, x10, [sp, #48]
  402d90:	mov	x1, x24
  402d94:	ldp	x7, x6, [sp, #216]
  402d98:	stp	x7, x8, [sp, #32]
  402d9c:	mov	x0, x23
  402da0:	ldp	x5, x4, [sp, #232]
  402da4:	stp	x5, x6, [sp, #16]
  402da8:	mov	x7, x28
  402dac:	ldr	x3, [sp, #248]
  402db0:	stp	x3, x4, [sp]
  402db4:	mov	x6, x21
  402db8:	mov	x5, x20
  402dbc:	mov	x4, x27
  402dc0:	mov	x3, x26
  402dc4:	bl	401650 <printf@plt>
  402dc8:	ldr	w0, [x19, #8]
  402dcc:	cbz	w0, 402e28 <ferror@plt+0x1768>
  402dd0:	add	x0, sp, #0x108
  402dd4:	bl	401520 <time@plt>
  402dd8:	add	x0, sp, #0x108
  402ddc:	bl	4014f0 <localtime@plt>
  402de0:	adrp	x2, 405000 <ferror@plt+0x3940>
  402de4:	mov	x3, x0
  402de8:	add	x2, x2, #0xcc3
  402dec:	add	x0, sp, #0x110
  402df0:	mov	x1, #0x20                  	// #32
  402df4:	bl	4014c0 <strftime@plt>
  402df8:	cbz	x0, 402e74 <ferror@plt+0x17b4>
  402dfc:	mov	x0, x22
  402e00:	bl	401450 <strlen@plt>
  402e04:	add	x1, sp, #0x10f
  402e08:	strb	wzr, [x1, x0]
  402e0c:	mov	x0, x22
  402e10:	bl	401450 <strlen@plt>
  402e14:	add	x2, sp, #0x110
  402e18:	sub	w1, w0, #0x1
  402e1c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402e20:	add	x0, x0, #0xcc6
  402e24:	bl	401650 <printf@plt>
  402e28:	mov	w0, #0xa                   	// #10
  402e2c:	bl	401670 <putchar@plt>
  402e30:	ldp	x29, x30, [sp, #80]
  402e34:	ldp	x19, x20, [sp, #96]
  402e38:	ldp	x21, x22, [sp, #112]
  402e3c:	ldp	x23, x24, [sp, #128]
  402e40:	ldp	x25, x26, [sp, #144]
  402e44:	ldp	x27, x28, [sp, #160]
  402e48:	add	sp, sp, #0x1c0
  402e4c:	ret
  402e50:	adrp	x1, 405000 <ferror@plt+0x3940>
  402e54:	mov	x0, #0x0                   	// #0
  402e58:	add	x1, x1, #0xc97
  402e5c:	bl	401630 <dcgettext@plt>
  402e60:	adrp	x1, 405000 <ferror@plt+0x3940>
  402e64:	mov	x20, x0
  402e68:	add	x1, x1, #0xc9c
  402e6c:	mov	w2, #0x5                   	// #5
  402e70:	b	402c48 <ferror@plt+0x1588>
  402e74:	strb	wzr, [sp, #272]
  402e78:	b	402e0c <ferror@plt+0x174c>
  402e7c:	sub	sp, sp, #0x2a0
  402e80:	mov	x2, #0x48                  	// #72
  402e84:	add	x0, sp, #0x208
  402e88:	adrp	x1, 405000 <ferror@plt+0x3940>
  402e8c:	add	x1, x1, #0xd6d
  402e90:	stp	x29, x30, [sp, #80]
  402e94:	add	x29, sp, #0x50
  402e98:	stp	x19, x20, [sp, #96]
  402e9c:	adrp	x19, 418000 <ferror@plt+0x16940>
  402ea0:	add	x19, x19, #0x208
  402ea4:	stp	x21, x22, [sp, #112]
  402ea8:	adrp	x21, 418000 <ferror@plt+0x16940>
  402eac:	add	x21, x21, #0x160
  402eb0:	stp	x23, x24, [sp, #128]
  402eb4:	add	x23, sp, #0x250
  402eb8:	add	x22, sp, #0x188
  402ebc:	stp	x25, x26, [sp, #144]
  402ec0:	stp	x27, x28, [sp, #160]
  402ec4:	bl	401430 <memcpy@plt>
  402ec8:	mov	x2, #0x4c                  	// #76
  402ecc:	mov	x0, x23
  402ed0:	adrp	x1, 405000 <ferror@plt+0x3940>
  402ed4:	add	x1, x1, #0xdb5
  402ed8:	bl	401430 <memcpy@plt>
  402edc:	adrp	x0, 418000 <ferror@plt+0x16940>
  402ee0:	ldr	x20, [x0, #496]
  402ee4:	mov	w0, #0x1e                  	// #30
  402ee8:	bl	401610 <sysconf@plt>
  402eec:	lsr	x0, x0, #10
  402ef0:	str	x0, [sp, #176]
  402ef4:	ldr	w0, [x21, #8]
  402ef8:	lsr	w0, w0, #1
  402efc:	str	w0, [sp, #196]
  402f00:	bl	402ad8 <ferror@plt+0x1418>
  402f04:	bl	4014b0 <meminfo@plt>
  402f08:	add	x0, sp, #0x10c
  402f0c:	str	x0, [sp, #72]
  402f10:	add	x0, sp, #0x108
  402f14:	str	x0, [sp, #64]
  402f18:	add	x0, sp, #0x104
  402f1c:	str	x0, [sp, #56]
  402f20:	add	x0, sp, #0x100
  402f24:	str	x0, [sp, #48]
  402f28:	add	x0, sp, #0x118
  402f2c:	str	x0, [sp, #40]
  402f30:	add	x0, sp, #0x110
  402f34:	str	x0, [sp, #32]
  402f38:	add	x0, sp, #0x1d8
  402f3c:	str	x0, [sp, #24]
  402f40:	add	x0, sp, #0x1c8
  402f44:	str	x0, [sp, #16]
  402f48:	add	x0, sp, #0x1b8
  402f4c:	str	x0, [sp, #8]
  402f50:	add	x0, sp, #0x1a8
  402f54:	str	x0, [sp]
  402f58:	add	x7, sp, #0x198
  402f5c:	add	x0, sp, #0x128
  402f60:	mov	x6, x22
  402f64:	add	x5, sp, #0x178
  402f68:	add	x4, sp, #0x168
  402f6c:	add	x3, sp, #0x158
  402f70:	add	x2, sp, #0x148
  402f74:	add	x1, sp, #0x138
  402f78:	bl	401620 <getstat@plt>
  402f7c:	ldr	w0, [x19, #8]
  402f80:	cbz	w0, 402fac <ferror@plt+0x18ec>
  402f84:	add	x0, sp, #0x120
  402f88:	bl	401520 <time@plt>
  402f8c:	add	x0, sp, #0x120
  402f90:	bl	4014f0 <localtime@plt>
  402f94:	adrp	x2, 405000 <ferror@plt+0x3940>
  402f98:	mov	x3, x0
  402f9c:	add	x2, x2, #0xd57
  402fa0:	add	x0, sp, #0x1e8
  402fa4:	mov	x1, #0x20                  	// #32
  402fa8:	bl	4014c0 <strftime@plt>
  402fac:	ldr	x11, [sp, #296]
  402fb0:	ldr	x0, [sp, #312]
  402fb4:	ldr	x9, [sp, #328]
  402fb8:	add	x11, x11, x0
  402fbc:	ldr	x0, [sp, #376]
  402fc0:	ldr	x12, [sp, #344]
  402fc4:	add	x9, x9, x0
  402fc8:	ldr	x13, [sp, #360]
  402fcc:	ldr	x14, [sp, #408]
  402fd0:	add	x7, x12, x13
  402fd4:	ldr	x0, [sp, #392]
  402fd8:	add	x2, x11, x14
  402fdc:	add	x2, x2, x7
  402fe0:	add	x9, x9, x0
  402fe4:	adds	x2, x2, x9
  402fe8:	b.ne	402ff4 <ferror@plt+0x1934>  // b.any
  402fec:	mov	x2, #0x1                   	// #1
  402ff0:	mov	x12, x2
  402ff4:	ldr	w0, [x19, #4]
  402ff8:	adrp	x7, 418000 <ferror@plt+0x16940>
  402ffc:	lsr	x8, x2, #1
  403000:	cmp	w0, #0x0
  403004:	add	x0, sp, #0x208
  403008:	csel	x23, x23, x0, ne  // ne = any
  40300c:	ldr	x0, [x7, #432]
  403010:	bl	402950 <ferror@plt+0x1290>
  403014:	mov	x3, x0
  403018:	adrp	x5, 418000 <ferror@plt+0x16940>
  40301c:	ldr	x0, [x5, #480]
  403020:	bl	402950 <ferror@plt+0x1290>
  403024:	mov	x4, x0
  403028:	adrp	x0, 418000 <ferror@plt+0x16940>
  40302c:	ldr	w6, [x19, #12]
  403030:	stp	x7, x5, [sp, #240]
  403034:	cmp	w6, #0x0
  403038:	ldr	x1, [x0, #376]
  40303c:	adrp	x0, 418000 <ferror@plt+0x16940>
  403040:	ldr	x0, [x0, #424]
  403044:	csel	x0, x1, x0, ne  // ne = any
  403048:	bl	402950 <ferror@plt+0x1290>
  40304c:	mov	x5, x0
  403050:	adrp	x0, 418000 <ferror@plt+0x16940>
  403054:	cmp	w6, #0x0
  403058:	ldr	x1, [x0, #440]
  40305c:	adrp	x0, 418000 <ferror@plt+0x16940>
  403060:	ldr	x0, [x0, #448]
  403064:	csel	x0, x1, x0, ne  // ne = any
  403068:	bl	402950 <ferror@plt+0x1290>
  40306c:	mov	x6, x0
  403070:	ldr	x1, [sp, #176]
  403074:	ldr	x0, [sp, #456]
  403078:	mul	x0, x1, x0
  40307c:	bl	402950 <ferror@plt+0x1290>
  403080:	mov	x7, x0
  403084:	ldr	x1, [sp, #176]
  403088:	and	x10, x20, #0xffffffff
  40308c:	ldr	x0, [sp, #472]
  403090:	mul	x0, x1, x0
  403094:	bl	402950 <ferror@plt+0x1290>
  403098:	madd	x0, x0, x10, x8
  40309c:	mov	x1, #0x64                  	// #100
  4030a0:	madd	x7, x7, x10, x8
  4030a4:	madd	x14, x14, x1, x8
  4030a8:	madd	x13, x13, x1, x8
  4030ac:	madd	x12, x12, x1, x8
  4030b0:	madd	x9, x9, x1, x8
  4030b4:	udiv	x14, x14, x2
  4030b8:	madd	x11, x11, x1, x8
  4030bc:	ldr	w1, [sp, #280]
  4030c0:	udiv	x13, x13, x2
  4030c4:	udiv	x12, x12, x2
  4030c8:	str	w14, [sp, #72]
  4030cc:	mul	w1, w1, w20
  4030d0:	udiv	x9, x9, x2
  4030d4:	str	w13, [sp, #64]
  4030d8:	add	x1, x1, x8
  4030dc:	udiv	x11, x11, x2
  4030e0:	str	w12, [sp, #56]
  4030e4:	udiv	x1, x1, x2
  4030e8:	str	w9, [sp, #48]
  4030ec:	udiv	x0, x0, x2
  4030f0:	str	w11, [sp, #40]
  4030f4:	udiv	x7, x7, x2
  4030f8:	str	w1, [sp, #32]
  4030fc:	ldr	w1, [sp, #272]
  403100:	str	w0, [sp]
  403104:	mov	x0, x23
  403108:	mul	w20, w1, w20
  40310c:	ldr	x1, [sp, #440]
  403110:	add	x20, x20, x8
  403114:	udiv	x20, x20, x2
  403118:	madd	x1, x10, x1, x8
  40311c:	udiv	x1, x1, x2
  403120:	str	w20, [sp, #24]
  403124:	str	w1, [sp, #16]
  403128:	ldr	x1, [sp, #424]
  40312c:	madd	x1, x10, x1, x8
  403130:	udiv	x1, x1, x2
  403134:	str	w1, [sp, #8]
  403138:	ldr	w2, [sp, #260]
  40313c:	ldr	w1, [sp, #256]
  403140:	bl	401650 <printf@plt>
  403144:	ldr	w0, [x19, #8]
  403148:	cbz	w0, 40315c <ferror@plt+0x1a9c>
  40314c:	adrp	x0, 405000 <ferror@plt+0x3940>
  403150:	add	x1, sp, #0x1e8
  403154:	add	x0, x0, #0xd69
  403158:	bl	401650 <printf@plt>
  40315c:	add	x23, sp, #0x168
  403160:	add	x24, sp, #0x158
  403164:	add	x25, sp, #0x148
  403168:	add	x26, sp, #0x138
  40316c:	mov	w0, #0xa                   	// #10
  403170:	mov	w27, #0x1                   	// #1
  403174:	bl	401670 <putchar@plt>
  403178:	mov	w20, #0x0                   	// #0
  40317c:	str	wzr, [sp, #192]
  403180:	ldr	w0, [x19, #20]
  403184:	cbnz	w0, 4031b4 <ferror@plt+0x1af4>
  403188:	ldr	x0, [x19, #24]
  40318c:	cmp	x0, w27, uxtw
  403190:	b.hi	4031b4 <ferror@plt+0x1af4>  // b.pmore
  403194:	ldp	x29, x30, [sp, #80]
  403198:	ldp	x19, x20, [sp, #96]
  40319c:	ldp	x21, x22, [sp, #112]
  4031a0:	ldp	x23, x24, [sp, #128]
  4031a4:	ldp	x25, x26, [sp, #144]
  4031a8:	ldp	x27, x28, [sp, #160]
  4031ac:	add	sp, sp, #0x2a0
  4031b0:	ret
  4031b4:	ldr	w0, [x21, #8]
  4031b8:	bl	401550 <sleep@plt>
  4031bc:	ldr	w0, [x21, #12]
  4031c0:	cbz	w0, 4031d8 <ferror@plt+0x1b18>
  4031c4:	ldr	w1, [x19, #16]
  4031c8:	udiv	w0, w27, w1
  4031cc:	msub	w0, w0, w1, w27
  4031d0:	cbnz	w0, 4031d8 <ferror@plt+0x1b18>
  4031d4:	bl	402ad8 <ferror@plt+0x1418>
  4031d8:	eor	w0, w20, #0x1
  4031dc:	str	w0, [sp, #184]
  4031e0:	add	x28, sp, #0x1c8
  4031e4:	bl	4014b0 <meminfo@plt>
  4031e8:	add	x2, sp, #0x10c
  4031ec:	str	x2, [sp, #72]
  4031f0:	ldr	x1, [sp, #184]
  4031f4:	add	x2, sp, #0x108
  4031f8:	str	x2, [sp, #64]
  4031fc:	add	x2, sp, #0x104
  403200:	ldr	w0, [sp, #184]
  403204:	add	x8, sp, #0x128
  403208:	str	x2, [sp, #56]
  40320c:	add	x2, sp, #0x100
  403210:	ubfiz	x1, x1, #2, #32
  403214:	str	x2, [sp, #48]
  403218:	add	x2, sp, #0x118
  40321c:	str	x0, [sp, #200]
  403220:	ldr	x0, [sp, #184]
  403224:	add	x2, x2, x1
  403228:	str	x2, [sp, #40]
  40322c:	add	x2, sp, #0x110
  403230:	add	x1, x2, x1
  403234:	str	x1, [sp, #32]
  403238:	ubfiz	x0, x0, #3, #32
  40323c:	add	x1, sp, #0x1d8
  403240:	add	x1, x1, x0
  403244:	str	x1, [sp, #24]
  403248:	add	x1, x28, x0
  40324c:	str	x1, [sp, #16]
  403250:	add	x1, sp, #0x1b8
  403254:	add	x6, x22, x0
  403258:	add	x1, x1, x0
  40325c:	str	x1, [sp, #8]
  403260:	add	x1, sp, #0x1a8
  403264:	add	x4, x23, x0
  403268:	add	x1, x1, x0
  40326c:	str	x1, [sp]
  403270:	add	x1, sp, #0x198
  403274:	add	x3, x24, x0
  403278:	add	x7, x1, x0
  40327c:	add	x1, sp, #0x178
  403280:	add	x5, x1, x0
  403284:	add	x2, x25, x0
  403288:	add	x1, x26, x0
  40328c:	add	x0, x8, x0
  403290:	bl	401620 <getstat@plt>
  403294:	ldr	w0, [x19, #8]
  403298:	add	x8, sp, #0x128
  40329c:	cbz	w0, 4032cc <ferror@plt+0x1c0c>
  4032a0:	add	x0, sp, #0x120
  4032a4:	bl	401520 <time@plt>
  4032a8:	add	x0, sp, #0x120
  4032ac:	bl	4014f0 <localtime@plt>
  4032b0:	adrp	x2, 405000 <ferror@plt+0x3940>
  4032b4:	mov	x3, x0
  4032b8:	add	x2, x2, #0xd57
  4032bc:	add	x0, sp, #0x1e8
  4032c0:	mov	x1, #0x20                  	// #32
  4032c4:	bl	4014c0 <strftime@plt>
  4032c8:	add	x8, sp, #0x128
  4032cc:	ldr	x0, [sp, #200]
  4032d0:	sxtw	x13, w20
  4032d4:	sbfiz	x20, x20, #3, #32
  4032d8:	add	x2, sp, #0x178
  4032dc:	lsl	x0, x0, #3
  4032e0:	ldr	x2, [x2, x20]
  4032e4:	ldr	x10, [x8, x0]
  4032e8:	ldr	x1, [x26, x0]
  4032ec:	ldr	x9, [x25, x0]
  4032f0:	add	x10, x10, x1
  4032f4:	ldr	x1, [x8, x20]
  4032f8:	ldr	x8, [x26, x20]
  4032fc:	ldr	x11, [x23, x0]
  403300:	add	x1, x1, x8
  403304:	sub	x10, x10, x1
  403308:	add	x1, sp, #0x178
  40330c:	ldr	x1, [x1, x0]
  403310:	add	x9, x9, x1
  403314:	ldr	x1, [x25, x20]
  403318:	add	x1, x1, x2
  40331c:	sub	x9, x9, x1
  403320:	ldr	x2, [x22, x20]
  403324:	ldr	x1, [x22, x0]
  403328:	sub	x1, x1, x2
  40332c:	add	x9, x9, x1
  403330:	ldr	x2, [x24, x0]
  403334:	add	x8, x10, x9
  403338:	ldr	x1, [x24, x20]
  40333c:	sub	x2, x2, x1
  403340:	ldr	x1, [x23, x20]
  403344:	sub	x11, x11, x1
  403348:	add	x1, sp, #0x198
  40334c:	ldr	x12, [x1, x0]
  403350:	ldr	x0, [x1, x20]
  403354:	sub	x12, x12, x0
  403358:	add	x0, x11, x12
  40335c:	add	x8, x8, x0
  403360:	ldr	w0, [sp, #192]
  403364:	cbz	w0, 403370 <ferror@plt+0x1cb0>
  403368:	add	w2, w0, w2
  40336c:	sxtw	x2, w2
  403370:	str	w2, [sp, #192]
  403374:	tbz	w2, #31, 403570 <ferror@plt+0x1eb0>
  403378:	mov	x2, #0x0                   	// #0
  40337c:	adds	x8, x2, x8
  403380:	b.ne	40338c <ferror@plt+0x1ccc>  // b.any
  403384:	mov	x2, #0x1                   	// #1
  403388:	mov	x8, x2
  40338c:	ldr	w0, [x19, #4]
  403390:	add	x1, sp, #0x208
  403394:	lsr	x14, x8, #1
  403398:	cmp	w0, #0x0
  40339c:	add	x0, sp, #0x250
  4033a0:	csel	x0, x0, x1, ne  // ne = any
  4033a4:	str	x0, [sp, #232]
  4033a8:	ldr	w0, [sp, #256]
  4033ac:	str	w0, [sp, #208]
  4033b0:	ldr	w0, [sp, #260]
  4033b4:	str	w0, [sp, #212]
  4033b8:	ldr	x0, [sp, #240]
  4033bc:	ldr	x0, [x0, #432]
  4033c0:	bl	402950 <ferror@plt+0x1290>
  4033c4:	str	x0, [sp, #216]
  4033c8:	ldr	x0, [sp, #248]
  4033cc:	ldr	x0, [x0, #480]
  4033d0:	bl	402950 <ferror@plt+0x1290>
  4033d4:	str	x0, [sp, #224]
  4033d8:	ldr	w3, [x19, #12]
  4033dc:	cbz	w3, 403578 <ferror@plt+0x1eb8>
  4033e0:	adrp	x0, 418000 <ferror@plt+0x16940>
  4033e4:	ldr	x0, [x0, #376]
  4033e8:	bl	402950 <ferror@plt+0x1290>
  4033ec:	mov	x5, x0
  4033f0:	cbz	w3, 403584 <ferror@plt+0x1ec4>
  4033f4:	adrp	x0, 418000 <ferror@plt+0x16940>
  4033f8:	ldr	x0, [x0, #440]
  4033fc:	bl	402950 <ferror@plt+0x1290>
  403400:	mov	x6, x0
  403404:	lsl	x18, x13, #3
  403408:	ldr	x0, [sp, #200]
  40340c:	ldr	x1, [x28, x18]
  403410:	lsl	x20, x0, #3
  403414:	ldr	x0, [x28, x20]
  403418:	sub	x0, x0, x1
  40341c:	ldr	x1, [sp, #176]
  403420:	mul	x0, x0, x1
  403424:	bl	402950 <ferror@plt+0x1290>
  403428:	mov	x7, x0
  40342c:	add	x1, sp, #0x1d8
  403430:	ldr	w28, [x21, #8]
  403434:	ldr	w3, [sp, #196]
  403438:	mov	w15, w28
  40343c:	ldr	x0, [x1, x20]
  403440:	ldr	x1, [x1, x18]
  403444:	sub	x0, x0, x1
  403448:	ldr	x1, [sp, #176]
  40344c:	mul	x0, x0, x1
  403450:	bl	402950 <ferror@plt+0x1290>
  403454:	lsl	x13, x13, #2
  403458:	mov	x1, #0x64                  	// #100
  40345c:	ldr	w4, [sp, #196]
  403460:	add	x7, x7, x3
  403464:	madd	x2, x2, x1, x14
  403468:	madd	x12, x12, x1, x14
  40346c:	madd	x11, x11, x1, x14
  403470:	madd	x9, x9, x1, x14
  403474:	udiv	x2, x2, x8
  403478:	madd	x10, x10, x1, x14
  40347c:	ldr	x1, [sp, #200]
  403480:	udiv	x12, x12, x8
  403484:	str	w2, [sp, #56]
  403488:	udiv	x11, x11, x8
  40348c:	lsl	x2, x1, #2
  403490:	add	x1, sp, #0x118
  403494:	udiv	x9, x9, x8
  403498:	str	w12, [sp, #72]
  40349c:	udiv	x8, x10, x8
  4034a0:	str	w11, [sp, #64]
  4034a4:	udiv	x7, x7, x15
  4034a8:	str	w9, [sp, #48]
  4034ac:	str	w8, [sp, #40]
  4034b0:	ldr	w1, [x1, x2]
  4034b4:	add	w1, w4, w1
  4034b8:	add	x4, sp, #0x118
  4034bc:	ldr	w4, [x4, x13]
  4034c0:	sub	w1, w1, w4
  4034c4:	udiv	w1, w1, w28
  4034c8:	str	w1, [sp, #32]
  4034cc:	add	x1, sp, #0x110
  4034d0:	ldr	w1, [x1, x2]
  4034d4:	ldr	w2, [sp, #196]
  4034d8:	add	w1, w2, w1
  4034dc:	add	x2, sp, #0x110
  4034e0:	ldr	w2, [x2, x13]
  4034e4:	sub	w1, w1, w2
  4034e8:	add	x2, sp, #0x1b8
  4034ec:	udiv	w28, w1, w28
  4034f0:	str	w28, [sp, #24]
  4034f4:	ldr	x1, [x2, x20]
  4034f8:	ldr	x2, [x2, x18]
  4034fc:	add	x1, x3, x1
  403500:	sub	x1, x1, x2
  403504:	add	x2, sp, #0x1a8
  403508:	udiv	x1, x1, x15
  40350c:	str	w1, [sp, #16]
  403510:	ldr	x1, [x2, x20]
  403514:	ldr	x2, [x2, x18]
  403518:	add	x1, x3, x1
  40351c:	add	x3, x3, x0
  403520:	sub	x1, x1, x2
  403524:	udiv	x3, x3, x15
  403528:	udiv	x1, x1, x15
  40352c:	str	w1, [sp, #8]
  403530:	str	w3, [sp]
  403534:	ldp	x3, x4, [sp, #216]
  403538:	ldp	w1, w2, [sp, #208]
  40353c:	ldr	x0, [sp, #232]
  403540:	bl	401650 <printf@plt>
  403544:	ldr	w0, [x19, #8]
  403548:	cbz	w0, 40355c <ferror@plt+0x1e9c>
  40354c:	adrp	x0, 405000 <ferror@plt+0x3940>
  403550:	add	x1, sp, #0x1e8
  403554:	add	x0, x0, #0xd69
  403558:	bl	401650 <printf@plt>
  40355c:	mov	w0, #0xa                   	// #10
  403560:	add	w27, w27, #0x1
  403564:	bl	401670 <putchar@plt>
  403568:	ldr	w20, [sp, #184]
  40356c:	b	403180 <ferror@plt+0x1ac0>
  403570:	str	wzr, [sp, #192]
  403574:	b	40337c <ferror@plt+0x1cbc>
  403578:	adrp	x0, 418000 <ferror@plt+0x16940>
  40357c:	ldr	x0, [x0, #424]
  403580:	b	4033e8 <ferror@plt+0x1d28>
  403584:	adrp	x0, 418000 <ferror@plt+0x16940>
  403588:	ldr	x0, [x0, #448]
  40358c:	b	4033fc <ferror@plt+0x1d3c>
  403590:	sub	sp, sp, #0x120
  403594:	mov	w2, #0x5                   	// #5
  403598:	adrp	x1, 405000 <ferror@plt+0x3940>
  40359c:	mov	x0, #0x0                   	// #0
  4035a0:	add	x1, x1, #0xe01
  4035a4:	stp	x29, x30, [sp, #32]
  4035a8:	add	x29, sp, #0x20
  4035ac:	stp	x19, x20, [sp, #48]
  4035b0:	adrp	x19, 418000 <ferror@plt+0x16940>
  4035b4:	add	x19, x19, #0x208
  4035b8:	stp	x21, x22, [sp, #64]
  4035bc:	adrp	x21, 405000 <ferror@plt+0x3940>
  4035c0:	add	x21, x21, #0xd6a
  4035c4:	stp	x23, x24, [sp, #80]
  4035c8:	stp	x25, x26, [sp, #96]
  4035cc:	stp	x27, x28, [sp, #112]
  4035d0:	bl	401630 <dcgettext@plt>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	mov	x22, x0
  4035dc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4035e0:	mov	x0, #0x0                   	// #0
  4035e4:	add	x1, x1, #0xe51
  4035e8:	bl	401630 <dcgettext@plt>
  4035ec:	mov	x23, x0
  4035f0:	mov	w2, #0x5                   	// #5
  4035f4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	add	x1, x1, #0xc6b
  403600:	bl	401630 <dcgettext@plt>
  403604:	mov	x20, x0
  403608:	adrp	x1, 405000 <ferror@plt+0x3940>
  40360c:	add	x1, x1, #0xed9
  403610:	ldp	x2, x3, [x1]
  403614:	stp	x2, x3, [sp, #192]
  403618:	ldr	x0, [x1, #32]
  40361c:	str	x0, [sp, #224]
  403620:	ldr	w0, [x1, #40]
  403624:	ldp	x2, x3, [x1, #16]
  403628:	adrp	x1, 405000 <ferror@plt+0x3940>
  40362c:	add	x1, x1, #0xf05
  403630:	stp	x2, x3, [sp, #208]
  403634:	str	w0, [sp, #232]
  403638:	ldp	x2, x3, [x1]
  40363c:	stp	x2, x3, [sp, #240]
  403640:	ldp	x2, x3, [x1, #16]
  403644:	stp	x2, x3, [sp, #256]
  403648:	ldp	x0, x1, [x1, #32]
  40364c:	stp	x0, x1, [sp, #272]
  403650:	ldr	w0, [x19, #4]
  403654:	cmp	w0, #0x0
  403658:	mov	x0, x21
  40365c:	csel	x1, x23, x22, ne  // ne = any
  403660:	bl	401650 <printf@plt>
  403664:	ldr	w0, [x19, #8]
  403668:	cbz	w0, 403678 <ferror@plt+0x1fb8>
  40366c:	mov	x1, x20
  403670:	mov	x0, x21
  403674:	bl	401650 <printf@plt>
  403678:	mov	w0, #0xa                   	// #10
  40367c:	bl	401670 <putchar@plt>
  403680:	ldr	w0, [x19, #4]
  403684:	add	x25, sp, #0xf0
  403688:	adrp	x24, 405000 <ferror@plt+0x3940>
  40368c:	add	x24, x24, #0xebf
  403690:	cmp	w0, #0x0
  403694:	add	x0, sp, #0xc0
  403698:	csel	x25, x25, x0, ne  // ne = any
  40369c:	mov	x1, x24
  4036a0:	mov	w2, #0x5                   	// #5
  4036a4:	adrp	x23, 405000 <ferror@plt+0x3940>
  4036a8:	mov	x0, #0x0                   	// #0
  4036ac:	add	x23, x23, #0xec5
  4036b0:	bl	401630 <dcgettext@plt>
  4036b4:	adrp	x22, 405000 <ferror@plt+0x3940>
  4036b8:	mov	x1, x23
  4036bc:	add	x22, x22, #0xb43
  4036c0:	mov	x26, x0
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, #0x0                   	// #0
  4036cc:	bl	401630 <dcgettext@plt>
  4036d0:	mov	x1, x22
  4036d4:	mov	x27, x0
  4036d8:	mov	w2, #0x5                   	// #5
  4036dc:	adrp	x21, 405000 <ferror@plt+0x3940>
  4036e0:	mov	x0, #0x0                   	// #0
  4036e4:	add	x21, x21, #0xecc
  4036e8:	bl	401630 <dcgettext@plt>
  4036ec:	mov	x28, x0
  4036f0:	mov	x1, x21
  4036f4:	mov	w2, #0x5                   	// #5
  4036f8:	mov	x0, #0x0                   	// #0
  4036fc:	bl	401630 <dcgettext@plt>
  403700:	mov	x5, x0
  403704:	mov	x1, x24
  403708:	mov	w2, #0x5                   	// #5
  40370c:	mov	x0, #0x0                   	// #0
  403710:	str	x5, [sp, #136]
  403714:	bl	401630 <dcgettext@plt>
  403718:	mov	x24, x0
  40371c:	mov	x1, x23
  403720:	mov	w2, #0x5                   	// #5
  403724:	mov	x0, #0x0                   	// #0
  403728:	bl	401630 <dcgettext@plt>
  40372c:	mov	x1, x22
  403730:	mov	x23, x0
  403734:	mov	w2, #0x5                   	// #5
  403738:	mov	x0, #0x0                   	// #0
  40373c:	bl	401630 <dcgettext@plt>
  403740:	mov	x22, x0
  403744:	mov	x1, x21
  403748:	mov	w2, #0x5                   	// #5
  40374c:	mov	x0, #0x0                   	// #0
  403750:	bl	401630 <dcgettext@plt>
  403754:	mov	w2, #0x5                   	// #5
  403758:	mov	x21, x0
  40375c:	adrp	x1, 405000 <ferror@plt+0x3940>
  403760:	mov	x0, #0x0                   	// #0
  403764:	add	x1, x1, #0xecf
  403768:	bl	401630 <dcgettext@plt>
  40376c:	mov	x3, x0
  403770:	mov	w2, #0x5                   	// #5
  403774:	adrp	x1, 405000 <ferror@plt+0x3940>
  403778:	mov	x0, #0x0                   	// #0
  40377c:	add	x1, x1, #0xed3
  403780:	str	x3, [sp, #128]
  403784:	bl	401630 <dcgettext@plt>
  403788:	stp	x22, x21, [sp]
  40378c:	mov	x7, x23
  403790:	ldp	x3, x5, [sp, #128]
  403794:	stp	x3, x0, [sp, #16]
  403798:	mov	x6, x24
  40379c:	mov	x4, x28
  4037a0:	mov	x2, x26
  4037a4:	mov	x3, x27
  4037a8:	mov	x0, x25
  4037ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4037b0:	add	x1, x1, #0xed7
  4037b4:	bl	401650 <printf@plt>
  4037b8:	ldr	w0, [x19, #8]
  4037bc:	cbz	w0, 403818 <ferror@plt+0x2158>
  4037c0:	add	x0, sp, #0x98
  4037c4:	bl	401520 <time@plt>
  4037c8:	add	x0, sp, #0x98
  4037cc:	bl	4014f0 <localtime@plt>
  4037d0:	adrp	x2, 405000 <ferror@plt+0x3940>
  4037d4:	mov	x3, x0
  4037d8:	add	x2, x2, #0xcc3
  4037dc:	add	x0, sp, #0xa0
  4037e0:	mov	x1, #0x20                  	// #32
  4037e4:	bl	4014c0 <strftime@plt>
  4037e8:	cbz	x0, 403840 <ferror@plt+0x2180>
  4037ec:	mov	x0, x20
  4037f0:	bl	401450 <strlen@plt>
  4037f4:	add	x1, sp, #0x9f
  4037f8:	strb	wzr, [x1, x0]
  4037fc:	mov	x0, x20
  403800:	bl	401450 <strlen@plt>
  403804:	add	x2, sp, #0xa0
  403808:	sub	w1, w0, #0x1
  40380c:	adrp	x0, 405000 <ferror@plt+0x3940>
  403810:	add	x0, x0, #0xcc6
  403814:	bl	401650 <printf@plt>
  403818:	mov	w0, #0xa                   	// #10
  40381c:	bl	401670 <putchar@plt>
  403820:	ldp	x29, x30, [sp, #32]
  403824:	ldp	x19, x20, [sp, #48]
  403828:	ldp	x21, x22, [sp, #64]
  40382c:	ldp	x23, x24, [sp, #80]
  403830:	ldp	x25, x26, [sp, #96]
  403834:	ldp	x27, x28, [sp, #112]
  403838:	add	sp, sp, #0x120
  40383c:	ret
  403840:	strb	wzr, [sp, #160]
  403844:	b	4037fc <ferror@plt+0x213c>
  403848:	stp	x29, x30, [sp, #-32]!
  40384c:	mov	w2, #0x5                   	// #5
  403850:	adrp	x1, 405000 <ferror@plt+0x3940>
  403854:	mov	x29, sp
  403858:	add	x1, x1, #0xf35
  40385c:	str	x19, [sp, #16]
  403860:	mov	x19, x0
  403864:	mov	x0, #0x0                   	// #0
  403868:	bl	401630 <dcgettext@plt>
  40386c:	mov	x1, x19
  403870:	bl	401460 <fputs@plt>
  403874:	mov	w2, #0x5                   	// #5
  403878:	adrp	x1, 405000 <ferror@plt+0x3940>
  40387c:	mov	x0, #0x0                   	// #0
  403880:	add	x1, x1, #0xf3e
  403884:	bl	401630 <dcgettext@plt>
  403888:	adrp	x1, 418000 <ferror@plt+0x16940>
  40388c:	ldr	x2, [x1, #464]
  403890:	mov	x1, x0
  403894:	mov	x0, x19
  403898:	bl	401680 <fprintf@plt>
  40389c:	mov	w2, #0x5                   	// #5
  4038a0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4038a4:	mov	x0, #0x0                   	// #0
  4038a8:	add	x1, x1, #0xf5d
  4038ac:	bl	401630 <dcgettext@plt>
  4038b0:	mov	x1, x19
  4038b4:	bl	401460 <fputs@plt>
  4038b8:	mov	w2, #0x5                   	// #5
  4038bc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4038c0:	mov	x0, #0x0                   	// #0
  4038c4:	add	x1, x1, #0xf68
  4038c8:	bl	401630 <dcgettext@plt>
  4038cc:	mov	x1, x19
  4038d0:	bl	401460 <fputs@plt>
  4038d4:	mov	w2, #0x5                   	// #5
  4038d8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4038dc:	mov	x0, #0x0                   	// #0
  4038e0:	add	x1, x1, #0xf98
  4038e4:	bl	401630 <dcgettext@plt>
  4038e8:	mov	x1, x19
  4038ec:	bl	401460 <fputs@plt>
  4038f0:	mov	w2, #0x5                   	// #5
  4038f4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4038f8:	mov	x0, #0x0                   	// #0
  4038fc:	add	x1, x1, #0xfcc
  403900:	bl	401630 <dcgettext@plt>
  403904:	mov	x1, x19
  403908:	bl	401460 <fputs@plt>
  40390c:	mov	w2, #0x5                   	// #5
  403910:	adrp	x1, 405000 <ferror@plt+0x3940>
  403914:	mov	x0, #0x0                   	// #0
  403918:	add	x1, x1, #0xfee
  40391c:	bl	401630 <dcgettext@plt>
  403920:	mov	x1, x19
  403924:	bl	401460 <fputs@plt>
  403928:	mov	w2, #0x5                   	// #5
  40392c:	adrp	x1, 406000 <ferror@plt+0x4940>
  403930:	mov	x0, #0x0                   	// #0
  403934:	add	x1, x1, #0x1f
  403938:	bl	401630 <dcgettext@plt>
  40393c:	mov	x1, x19
  403940:	bl	401460 <fputs@plt>
  403944:	mov	w2, #0x5                   	// #5
  403948:	adrp	x1, 406000 <ferror@plt+0x4940>
  40394c:	mov	x0, #0x0                   	// #0
  403950:	add	x1, x1, #0x51
  403954:	bl	401630 <dcgettext@plt>
  403958:	mov	x1, x19
  40395c:	bl	401460 <fputs@plt>
  403960:	mov	w2, #0x5                   	// #5
  403964:	adrp	x1, 406000 <ferror@plt+0x4940>
  403968:	mov	x0, #0x0                   	// #0
  40396c:	add	x1, x1, #0x7a
  403970:	bl	401630 <dcgettext@plt>
  403974:	mov	x1, x19
  403978:	bl	401460 <fputs@plt>
  40397c:	mov	w2, #0x5                   	// #5
  403980:	adrp	x1, 406000 <ferror@plt+0x4940>
  403984:	mov	x0, #0x0                   	// #0
  403988:	add	x1, x1, #0xad
  40398c:	bl	401630 <dcgettext@plt>
  403990:	mov	x1, x19
  403994:	bl	401460 <fputs@plt>
  403998:	mov	w2, #0x5                   	// #5
  40399c:	adrp	x1, 406000 <ferror@plt+0x4940>
  4039a0:	mov	x0, #0x0                   	// #0
  4039a4:	add	x1, x1, #0xe4
  4039a8:	bl	401630 <dcgettext@plt>
  4039ac:	mov	x1, x19
  4039b0:	bl	401460 <fputs@plt>
  4039b4:	mov	w2, #0x5                   	// #5
  4039b8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4039bc:	mov	x0, #0x0                   	// #0
  4039c0:	add	x1, x1, #0x111
  4039c4:	bl	401630 <dcgettext@plt>
  4039c8:	mov	x1, x19
  4039cc:	bl	401460 <fputs@plt>
  4039d0:	mov	w2, #0x5                   	// #5
  4039d4:	adrp	x1, 406000 <ferror@plt+0x4940>
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	add	x1, x1, #0x136
  4039e0:	bl	401630 <dcgettext@plt>
  4039e4:	mov	x1, x19
  4039e8:	bl	401460 <fputs@plt>
  4039ec:	mov	w2, #0x5                   	// #5
  4039f0:	adrp	x1, 406000 <ferror@plt+0x4940>
  4039f4:	mov	x0, #0x0                   	// #0
  4039f8:	add	x1, x1, #0x613
  4039fc:	bl	401630 <dcgettext@plt>
  403a00:	mov	x1, x19
  403a04:	bl	401460 <fputs@plt>
  403a08:	mov	w2, #0x5                   	// #5
  403a0c:	adrp	x1, 406000 <ferror@plt+0x4940>
  403a10:	mov	x0, #0x0                   	// #0
  403a14:	add	x1, x1, #0x15e
  403a18:	bl	401630 <dcgettext@plt>
  403a1c:	mov	x1, x19
  403a20:	bl	401460 <fputs@plt>
  403a24:	mov	w2, #0x5                   	// #5
  403a28:	adrp	x1, 406000 <ferror@plt+0x4940>
  403a2c:	mov	x0, #0x0                   	// #0
  403a30:	add	x1, x1, #0x18a
  403a34:	bl	401630 <dcgettext@plt>
  403a38:	mov	x1, x19
  403a3c:	bl	401460 <fputs@plt>
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	adrp	x1, 406000 <ferror@plt+0x4940>
  403a48:	mov	x0, #0x0                   	// #0
  403a4c:	add	x1, x1, #0x1bf
  403a50:	bl	401630 <dcgettext@plt>
  403a54:	mov	x1, x0
  403a58:	adrp	x2, 406000 <ferror@plt+0x4940>
  403a5c:	mov	x0, x19
  403a60:	add	x2, x2, #0x1da
  403a64:	bl	401680 <fprintf@plt>
  403a68:	adrp	x0, 418000 <ferror@plt+0x16940>
  403a6c:	ldr	x0, [x0, #392]
  403a70:	cmp	x0, x19
  403a74:	cset	w0, eq  // eq = none
  403a78:	bl	401470 <exit@plt>
  403a7c:	stp	x29, x30, [sp, #-64]!
  403a80:	mov	x29, sp
  403a84:	stp	x19, x20, [sp, #16]
  403a88:	mov	x19, x0
  403a8c:	str	x21, [sp, #32]
  403a90:	mov	x21, x1
  403a94:	str	xzr, [sp, #56]
  403a98:	bl	401660 <__errno_location@plt>
  403a9c:	mov	x20, x0
  403aa0:	cbz	x19, 403ae0 <ferror@plt+0x2420>
  403aa4:	ldrb	w0, [x19]
  403aa8:	cbz	w0, 403ae0 <ferror@plt+0x2420>
  403aac:	str	wzr, [x20]
  403ab0:	add	x1, sp, #0x38
  403ab4:	mov	x0, x19
  403ab8:	mov	w2, #0xa                   	// #10
  403abc:	bl	4015e0 <strtol@plt>
  403ac0:	ldr	w1, [x20]
  403ac4:	cbnz	w1, 403ae0 <ferror@plt+0x2420>
  403ac8:	ldr	x1, [sp, #56]
  403acc:	cmp	x1, x19
  403ad0:	b.eq	403ae0 <ferror@plt+0x2420>  // b.none
  403ad4:	cbz	x1, 403ae0 <ferror@plt+0x2420>
  403ad8:	ldrb	w1, [x1]
  403adc:	cbz	w1, 403afc <ferror@plt+0x243c>
  403ae0:	ldr	w1, [x20]
  403ae4:	adrp	x2, 406000 <ferror@plt+0x4940>
  403ae8:	mov	x4, x19
  403aec:	mov	x3, x21
  403af0:	add	x2, x2, #0x9f8
  403af4:	mov	w0, #0x1                   	// #1
  403af8:	bl	401480 <error@plt>
  403afc:	ldp	x19, x20, [sp, #16]
  403b00:	ldr	x21, [sp, #32]
  403b04:	ldp	x29, x30, [sp], #64
  403b08:	ret
  403b0c:	stp	x29, x30, [sp, #-64]!
  403b10:	mov	x29, sp
  403b14:	stp	x19, x20, [sp, #16]
  403b18:	mov	x19, x0
  403b1c:	str	x21, [sp, #32]
  403b20:	mov	x21, x1
  403b24:	str	xzr, [sp, #56]
  403b28:	bl	401660 <__errno_location@plt>
  403b2c:	mov	x20, x0
  403b30:	cbz	x19, 403b6c <ferror@plt+0x24ac>
  403b34:	ldrb	w0, [x19]
  403b38:	cbz	w0, 403b6c <ferror@plt+0x24ac>
  403b3c:	str	wzr, [x20]
  403b40:	mov	x0, x19
  403b44:	add	x1, sp, #0x38
  403b48:	bl	4014a0 <strtod@plt>
  403b4c:	ldr	w0, [x20]
  403b50:	cbnz	w0, 403b6c <ferror@plt+0x24ac>
  403b54:	ldr	x0, [sp, #56]
  403b58:	cmp	x0, x19
  403b5c:	b.eq	403b6c <ferror@plt+0x24ac>  // b.none
  403b60:	cbz	x0, 403b6c <ferror@plt+0x24ac>
  403b64:	ldrb	w0, [x0]
  403b68:	cbz	w0, 403b88 <ferror@plt+0x24c8>
  403b6c:	ldr	w1, [x20]
  403b70:	adrp	x2, 406000 <ferror@plt+0x4940>
  403b74:	mov	x4, x19
  403b78:	mov	x3, x21
  403b7c:	add	x2, x2, #0x9f8
  403b80:	mov	w0, #0x1                   	// #1
  403b84:	bl	401480 <error@plt>
  403b88:	ldp	x19, x20, [sp, #16]
  403b8c:	ldr	x21, [sp, #32]
  403b90:	ldp	x29, x30, [sp], #64
  403b94:	ret
  403b98:	stp	x29, x30, [sp, #-112]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	stp	x21, x22, [sp, #32]
  403ba8:	mov	x22, x0
  403bac:	stp	x23, x24, [sp, #48]
  403bb0:	mov	x23, x1
  403bb4:	str	x25, [sp, #64]
  403bb8:	cbz	x0, 403d34 <ferror@plt+0x2674>
  403bbc:	ldrb	w0, [x0]
  403bc0:	cbz	w0, 403d34 <ferror@plt+0x2674>
  403bc4:	bl	4015d0 <__ctype_b_loc@plt>
  403bc8:	mov	x19, x22
  403bcc:	ldr	x25, [x0]
  403bd0:	ldrb	w1, [x19]
  403bd4:	ldrb	w0, [x19]
  403bd8:	ldrh	w1, [x25, x1, lsl #1]
  403bdc:	tbnz	w1, #13, 403c54 <ferror@plt+0x2594>
  403be0:	cmp	w0, #0x2d
  403be4:	b.ne	403c5c <ferror@plt+0x259c>  // b.any
  403be8:	add	x19, x19, #0x1
  403bec:	mov	w24, #0x1                   	// #1
  403bf0:	adrp	x0, 406000 <ferror@plt+0x4940>
  403bf4:	add	x0, x0, #0xa10
  403bf8:	mov	x20, x19
  403bfc:	ldr	q2, [x0]
  403c00:	ldrb	w0, [x20]
  403c04:	ldrh	w0, [x25, x0, lsl #1]
  403c08:	tbnz	w0, #11, 403c70 <ferror@plt+0x25b0>
  403c0c:	mov	x21, #0x0                   	// #0
  403c10:	mov	x20, #0x0                   	// #0
  403c14:	ldrb	w1, [x19]
  403c18:	ldrb	w0, [x19]
  403c1c:	ldrh	w1, [x25, x1, lsl #1]
  403c20:	tbnz	w1, #11, 403c90 <ferror@plt+0x25d0>
  403c24:	cbnz	w0, 403ce8 <ferror@plt+0x2628>
  403c28:	cbz	w24, 403c30 <ferror@plt+0x2570>
  403c2c:	eor	x20, x20, #0x8000000000000000
  403c30:	stp	x21, x20, [sp, #80]
  403c34:	ldr	q0, [sp, #80]
  403c38:	bl	40575c <ferror@plt+0x409c>
  403c3c:	ldp	x19, x20, [sp, #16]
  403c40:	ldp	x21, x22, [sp, #32]
  403c44:	ldp	x23, x24, [sp, #48]
  403c48:	ldr	x25, [sp, #64]
  403c4c:	ldp	x29, x30, [sp], #112
  403c50:	ret
  403c54:	add	x19, x19, #0x1
  403c58:	b	403bd0 <ferror@plt+0x2510>
  403c5c:	cmp	w0, #0x2b
  403c60:	b.ne	403c68 <ferror@plt+0x25a8>  // b.any
  403c64:	add	x19, x19, #0x1
  403c68:	mov	w24, #0x0                   	// #0
  403c6c:	b	403bf0 <ferror@plt+0x2530>
  403c70:	adrp	x0, 406000 <ferror@plt+0x4940>
  403c74:	add	x0, x0, #0xa20
  403c78:	mov	v0.16b, v2.16b
  403c7c:	add	x20, x20, #0x1
  403c80:	ldr	q1, [x0]
  403c84:	bl	405074 <ferror@plt+0x39b4>
  403c88:	mov	v2.16b, v0.16b
  403c8c:	b	403c00 <ferror@plt+0x2540>
  403c90:	sub	w0, w0, #0x30
  403c94:	str	q2, [sp, #80]
  403c98:	bl	405700 <ferror@plt+0x4040>
  403c9c:	add	x19, x19, #0x1
  403ca0:	ldr	q2, [sp, #80]
  403ca4:	mov	v1.16b, v2.16b
  403ca8:	str	q2, [sp, #96]
  403cac:	bl	405074 <ferror@plt+0x39b4>
  403cb0:	stp	x21, x20, [sp, #80]
  403cb4:	mov	v1.16b, v0.16b
  403cb8:	ldr	q0, [sp, #80]
  403cbc:	bl	403ea4 <ferror@plt+0x27e4>
  403cc0:	str	q0, [sp, #80]
  403cc4:	adrp	x0, 406000 <ferror@plt+0x4940>
  403cc8:	add	x0, x0, #0xa20
  403ccc:	ldr	q2, [sp, #96]
  403cd0:	ldr	q1, [x0]
  403cd4:	mov	v0.16b, v2.16b
  403cd8:	bl	4048c4 <ferror@plt+0x3204>
  403cdc:	mov	v2.16b, v0.16b
  403ce0:	ldp	x21, x20, [sp, #80]
  403ce4:	b	403c14 <ferror@plt+0x2554>
  403ce8:	and	w0, w0, #0xfffffffd
  403cec:	cmp	w0, #0x2c
  403cf0:	b.eq	403d10 <ferror@plt+0x2650>  // b.none
  403cf4:	adrp	x2, 406000 <ferror@plt+0x4940>
  403cf8:	mov	x4, x22
  403cfc:	mov	x3, x23
  403d00:	add	x2, x2, #0x9f8
  403d04:	mov	w1, #0x16                  	// #22
  403d08:	mov	w0, #0x1                   	// #1
  403d0c:	bl	401480 <error@plt>
  403d10:	adrp	x0, 406000 <ferror@plt+0x4940>
  403d14:	add	x0, x0, #0xa10
  403d18:	add	x19, x19, #0x1
  403d1c:	ldr	q2, [x0]
  403d20:	ldrb	w1, [x19]
  403d24:	ldrb	w0, [x19]
  403d28:	ldrh	w1, [x25, x1, lsl #1]
  403d2c:	tbnz	w1, #11, 403d50 <ferror@plt+0x2690>
  403d30:	cbz	w0, 403c28 <ferror@plt+0x2568>
  403d34:	bl	401660 <__errno_location@plt>
  403d38:	ldr	w1, [x0]
  403d3c:	adrp	x2, 406000 <ferror@plt+0x4940>
  403d40:	mov	x4, x22
  403d44:	mov	x3, x23
  403d48:	add	x2, x2, #0x9f8
  403d4c:	b	403d08 <ferror@plt+0x2648>
  403d50:	sub	w0, w0, #0x30
  403d54:	str	q2, [sp, #80]
  403d58:	bl	405700 <ferror@plt+0x4040>
  403d5c:	add	x19, x19, #0x1
  403d60:	ldr	q2, [sp, #80]
  403d64:	mov	v1.16b, v2.16b
  403d68:	str	q2, [sp, #96]
  403d6c:	bl	405074 <ferror@plt+0x39b4>
  403d70:	stp	x21, x20, [sp, #80]
  403d74:	mov	v1.16b, v0.16b
  403d78:	ldr	q0, [sp, #80]
  403d7c:	bl	403ea4 <ferror@plt+0x27e4>
  403d80:	str	q0, [sp, #80]
  403d84:	adrp	x0, 406000 <ferror@plt+0x4940>
  403d88:	add	x0, x0, #0xa20
  403d8c:	ldr	q2, [sp, #96]
  403d90:	ldr	q1, [x0]
  403d94:	mov	v0.16b, v2.16b
  403d98:	bl	4048c4 <ferror@plt+0x3204>
  403d9c:	mov	v2.16b, v0.16b
  403da0:	ldp	x21, x20, [sp, #80]
  403da4:	b	403d20 <ferror@plt+0x2660>
  403da8:	stp	x29, x30, [sp, #-48]!
  403dac:	mov	x29, sp
  403db0:	stp	x19, x20, [sp, #16]
  403db4:	mov	x19, x0
  403db8:	str	x21, [sp, #32]
  403dbc:	bl	4014e0 <__fpending@plt>
  403dc0:	mov	x20, x0
  403dc4:	mov	x0, x19
  403dc8:	bl	4016c0 <ferror@plt>
  403dcc:	mov	w21, w0
  403dd0:	mov	x0, x19
  403dd4:	bl	401500 <fclose@plt>
  403dd8:	cbnz	w21, 403e04 <ferror@plt+0x2744>
  403ddc:	cbz	w0, 403df4 <ferror@plt+0x2734>
  403de0:	cbnz	x20, 403e1c <ferror@plt+0x275c>
  403de4:	bl	401660 <__errno_location@plt>
  403de8:	ldr	w0, [x0]
  403dec:	cmp	w0, #0x9
  403df0:	csetm	w0, ne  // ne = any
  403df4:	ldp	x19, x20, [sp, #16]
  403df8:	ldr	x21, [sp, #32]
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	cbnz	w0, 403e1c <ferror@plt+0x275c>
  403e08:	bl	401660 <__errno_location@plt>
  403e0c:	ldr	w1, [x0]
  403e10:	cmp	w1, #0x20
  403e14:	b.eq	403e1c <ferror@plt+0x275c>  // b.none
  403e18:	str	wzr, [x0]
  403e1c:	mov	w0, #0xffffffff            	// #-1
  403e20:	b	403df4 <ferror@plt+0x2734>
  403e24:	stp	x29, x30, [sp, #-32]!
  403e28:	adrp	x0, 418000 <ferror@plt+0x16940>
  403e2c:	mov	x29, sp
  403e30:	ldr	x0, [x0, #416]
  403e34:	str	x19, [sp, #16]
  403e38:	bl	403da8 <ferror@plt+0x26e8>
  403e3c:	cbz	w0, 403e88 <ferror@plt+0x27c8>
  403e40:	bl	401660 <__errno_location@plt>
  403e44:	mov	x19, x0
  403e48:	ldr	w0, [x0]
  403e4c:	cmp	w0, #0x20
  403e50:	b.eq	403e88 <ferror@plt+0x27c8>  // b.none
  403e54:	mov	w2, #0x5                   	// #5
  403e58:	adrp	x1, 406000 <ferror@plt+0x4940>
  403e5c:	mov	x0, #0x0                   	// #0
  403e60:	add	x1, x1, #0xa30
  403e64:	bl	401630 <dcgettext@plt>
  403e68:	mov	x3, x0
  403e6c:	ldr	w1, [x19]
  403e70:	adrp	x2, 405000 <ferror@plt+0x3940>
  403e74:	mov	w0, #0x0                   	// #0
  403e78:	add	x2, x2, #0xd6a
  403e7c:	bl	401480 <error@plt>
  403e80:	mov	w0, #0x1                   	// #1
  403e84:	bl	401440 <_exit@plt>
  403e88:	adrp	x0, 418000 <ferror@plt+0x16940>
  403e8c:	ldr	x0, [x0, #392]
  403e90:	bl	403da8 <ferror@plt+0x26e8>
  403e94:	cbnz	w0, 403e80 <ferror@plt+0x27c0>
  403e98:	ldr	x19, [sp, #16]
  403e9c:	ldp	x29, x30, [sp], #32
  403ea0:	ret
  403ea4:	stp	x29, x30, [sp, #-32]!
  403ea8:	mov	x29, sp
  403eac:	str	q0, [sp, #16]
  403eb0:	ldp	x9, x5, [sp, #16]
  403eb4:	str	q1, [sp, #16]
  403eb8:	ldp	x1, x2, [sp, #16]
  403ebc:	mrs	x10, fpcr
  403ec0:	ubfx	x0, x5, #48, #15
  403ec4:	ubfx	x12, x2, #48, #15
  403ec8:	ubfiz	x3, x5, #3, #48
  403ecc:	lsr	x11, x2, #63
  403ed0:	mov	x4, x0
  403ed4:	ubfiz	x2, x2, #3, #48
  403ed8:	sub	w0, w0, w12
  403edc:	lsr	x8, x5, #63
  403ee0:	mov	x14, x1
  403ee4:	orr	x2, x2, x1, lsr #61
  403ee8:	cmp	x11, x5, lsr #63
  403eec:	orr	x3, x3, x9, lsr #61
  403ef0:	lsl	x7, x9, #3
  403ef4:	mov	x6, x12
  403ef8:	lsl	x1, x1, #3
  403efc:	mov	w5, w0
  403f00:	b.ne	404308 <ferror@plt+0x2c48>  // b.any
  403f04:	cmp	w0, #0x0
  403f08:	b.le	404048 <ferror@plt+0x2988>
  403f0c:	mov	x9, #0x7fff                	// #32767
  403f10:	cbnz	x12, 403fb0 <ferror@plt+0x28f0>
  403f14:	orr	x5, x2, x1
  403f18:	cbnz	x5, 403f44 <ferror@plt+0x2884>
  403f1c:	cmp	x4, x9
  403f20:	b.ne	4046f4 <ferror@plt+0x3034>  // b.any
  403f24:	orr	x1, x3, x7
  403f28:	cbz	x1, 404778 <ferror@plt+0x30b8>
  403f2c:	lsr	x0, x3, #50
  403f30:	mov	x2, x3
  403f34:	eor	x0, x0, #0x1
  403f38:	mov	x1, x7
  403f3c:	and	w0, w0, #0x1
  403f40:	b	40418c <ferror@plt+0x2acc>
  403f44:	subs	w5, w0, #0x1
  403f48:	b.ne	403f88 <ferror@plt+0x28c8>  // b.any
  403f4c:	adds	x1, x7, x1
  403f50:	mov	x7, x1
  403f54:	adc	x3, x3, x2
  403f58:	tbz	x3, #51, 4046f4 <ferror@plt+0x3034>
  403f5c:	add	x4, x4, #0x1
  403f60:	mov	x0, #0x7fff                	// #32767
  403f64:	cmp	x4, x0
  403f68:	b.eq	4042cc <ferror@plt+0x2c0c>  // b.none
  403f6c:	and	x2, x3, #0xfff7ffffffffffff
  403f70:	and	x1, x7, #0x1
  403f74:	orr	x1, x1, x7, lsr #1
  403f78:	orr	x1, x1, x3, lsl #63
  403f7c:	lsr	x2, x2, #1
  403f80:	mov	w0, #0x0                   	// #0
  403f84:	b	40407c <ferror@plt+0x29bc>
  403f88:	cmp	x4, x9
  403f8c:	b.ne	403fbc <ferror@plt+0x28fc>  // b.any
  403f90:	orr	x1, x3, x7
  403f94:	cbz	x1, 404778 <ferror@plt+0x30b8>
  403f98:	lsr	x0, x3, #50
  403f9c:	mov	x2, x3
  403fa0:	eor	x0, x0, #0x1
  403fa4:	mov	x1, x7
  403fa8:	and	w0, w0, #0x1
  403fac:	b	40407c <ferror@plt+0x29bc>
  403fb0:	cmp	x4, x9
  403fb4:	b.eq	403f90 <ferror@plt+0x28d0>  // b.none
  403fb8:	orr	x2, x2, #0x8000000000000
  403fbc:	cmp	w5, #0x74
  403fc0:	b.gt	404038 <ferror@plt+0x2978>
  403fc4:	cmp	w5, #0x3f
  403fc8:	b.gt	404004 <ferror@plt+0x2944>
  403fcc:	mov	w6, #0x40                  	// #64
  403fd0:	sub	w6, w6, w5
  403fd4:	lsr	x9, x1, x5
  403fd8:	lsl	x1, x1, x6
  403fdc:	cmp	x1, #0x0
  403fe0:	lsl	x0, x2, x6
  403fe4:	cset	x1, ne  // ne = any
  403fe8:	orr	x0, x0, x9
  403fec:	lsr	x2, x2, x5
  403ff0:	orr	x0, x0, x1
  403ff4:	adds	x1, x0, x7
  403ff8:	mov	x7, x1
  403ffc:	adc	x3, x2, x3
  404000:	b	403f58 <ferror@plt+0x2898>
  404004:	sub	w0, w5, #0x40
  404008:	mov	w6, #0x80                  	// #128
  40400c:	sub	w6, w6, w5
  404010:	cmp	w5, #0x40
  404014:	lsr	x0, x2, x0
  404018:	lsl	x2, x2, x6
  40401c:	csel	x2, x2, xzr, ne  // ne = any
  404020:	orr	x1, x2, x1
  404024:	cmp	x1, #0x0
  404028:	cset	x1, ne  // ne = any
  40402c:	orr	x0, x0, x1
  404030:	mov	x2, #0x0                   	// #0
  404034:	b	403ff4 <ferror@plt+0x2934>
  404038:	orr	x1, x2, x1
  40403c:	cmp	x1, #0x0
  404040:	cset	x0, ne  // ne = any
  404044:	b	404030 <ferror@plt+0x2970>
  404048:	b.eq	40414c <ferror@plt+0x2a8c>  // b.none
  40404c:	mov	x5, #0x7fff                	// #32767
  404050:	cbnz	x4, 4040f4 <ferror@plt+0x2a34>
  404054:	orr	x4, x3, x7
  404058:	cbnz	x4, 404084 <ferror@plt+0x29c4>
  40405c:	cmp	x12, x5
  404060:	b.ne	404704 <ferror@plt+0x3044>  // b.any
  404064:	orr	x0, x2, x1
  404068:	cbz	x0, 40474c <ferror@plt+0x308c>
  40406c:	lsr	x0, x2, #50
  404070:	mov	x4, x6
  404074:	eor	x0, x0, #0x1
  404078:	and	w0, w0, #0x1
  40407c:	mov	w5, #0x0                   	// #0
  404080:	b	40418c <ferror@plt+0x2acc>
  404084:	cmn	w0, #0x1
  404088:	b.ne	4040a0 <ferror@plt+0x29e0>  // b.any
  40408c:	adds	x1, x7, x1
  404090:	mov	x7, x1
  404094:	adc	x3, x3, x2
  404098:	mov	x4, x6
  40409c:	b	403f58 <ferror@plt+0x2898>
  4040a0:	cmp	x12, x5
  4040a4:	b.eq	404064 <ferror@plt+0x29a4>  // b.none
  4040a8:	mvn	w0, w0
  4040ac:	cmp	w0, #0x74
  4040b0:	b.gt	40413c <ferror@plt+0x2a7c>
  4040b4:	cmp	w0, #0x3f
  4040b8:	b.gt	404108 <ferror@plt+0x2a48>
  4040bc:	mov	w5, #0x40                  	// #64
  4040c0:	sub	w5, w5, w0
  4040c4:	lsr	x9, x7, x0
  4040c8:	lsl	x7, x7, x5
  4040cc:	cmp	x7, #0x0
  4040d0:	cset	x7, ne  // ne = any
  4040d4:	lsl	x4, x3, x5
  4040d8:	orr	x4, x4, x9
  4040dc:	lsr	x0, x3, x0
  4040e0:	orr	x7, x4, x7
  4040e4:	adds	x1, x7, x1
  4040e8:	mov	x7, x1
  4040ec:	adc	x3, x0, x2
  4040f0:	b	404098 <ferror@plt+0x29d8>
  4040f4:	cmp	x12, x5
  4040f8:	b.eq	404064 <ferror@plt+0x29a4>  // b.none
  4040fc:	neg	w0, w0
  404100:	orr	x3, x3, #0x8000000000000
  404104:	b	4040ac <ferror@plt+0x29ec>
  404108:	sub	w4, w0, #0x40
  40410c:	mov	w5, #0x80                  	// #128
  404110:	sub	w5, w5, w0
  404114:	cmp	w0, #0x40
  404118:	lsr	x4, x3, x4
  40411c:	lsl	x3, x3, x5
  404120:	csel	x3, x3, xzr, ne  // ne = any
  404124:	orr	x3, x3, x7
  404128:	cmp	x3, #0x0
  40412c:	cset	x7, ne  // ne = any
  404130:	orr	x7, x4, x7
  404134:	mov	x0, #0x0                   	// #0
  404138:	b	4040e4 <ferror@plt+0x2a24>
  40413c:	orr	x3, x3, x7
  404140:	cmp	x3, #0x0
  404144:	cset	x7, ne  // ne = any
  404148:	b	404134 <ferror@plt+0x2a74>
  40414c:	add	x0, x4, #0x1
  404150:	mov	x13, #0x7fff                	// #32767
  404154:	tst	x0, #0x7ffe
  404158:	b.ne	404268 <ferror@plt+0x2ba8>  // b.any
  40415c:	orr	x12, x3, x7
  404160:	cbnz	x4, 4041cc <ferror@plt+0x2b0c>
  404164:	cbz	x12, 404728 <ferror@plt+0x3068>
  404168:	orr	x0, x2, x1
  40416c:	cbz	x0, 404514 <ferror@plt+0x2e54>
  404170:	adds	x1, x7, x1
  404174:	mov	x7, x1
  404178:	adc	x3, x3, x2
  40417c:	tbz	x3, #51, 404514 <ferror@plt+0x2e54>
  404180:	and	x2, x3, #0xfff7ffffffffffff
  404184:	mov	w0, #0x0                   	// #0
  404188:	mov	x4, #0x1                   	// #1
  40418c:	tst	x1, #0x7
  404190:	b.eq	4047a8 <ferror@plt+0x30e8>  // b.none
  404194:	and	x3, x10, #0xc00000
  404198:	orr	w0, w0, #0x10
  40419c:	cmp	x3, #0x400, lsl #12
  4041a0:	b.eq	404794 <ferror@plt+0x30d4>  // b.none
  4041a4:	cmp	x3, #0x800, lsl #12
  4041a8:	b.eq	4047a0 <ferror@plt+0x30e0>  // b.none
  4041ac:	cbnz	x3, 4041c4 <ferror@plt+0x2b04>
  4041b0:	and	x3, x1, #0xf
  4041b4:	cmp	x3, #0x4
  4041b8:	b.eq	4041c4 <ferror@plt+0x2b04>  // b.none
  4041bc:	adds	x1, x1, #0x4
  4041c0:	cinc	x2, x2, cs  // cs = hs, nlast
  4041c4:	cbz	w5, 4047b8 <ferror@plt+0x30f8>
  4041c8:	b	4047b4 <ferror@plt+0x30f4>
  4041cc:	cmp	x4, x13
  4041d0:	b.ne	404234 <ferror@plt+0x2b74>  // b.any
  4041d4:	cbz	x12, 404898 <ferror@plt+0x31d8>
  4041d8:	lsr	x0, x3, #50
  4041dc:	cmp	x6, x4
  4041e0:	eor	x0, x0, #0x1
  4041e4:	and	w0, w0, #0x1
  4041e8:	b.ne	404254 <ferror@plt+0x2b94>  // b.any
  4041ec:	orr	x4, x2, x1
  4041f0:	cbz	x4, 404890 <ferror@plt+0x31d0>
  4041f4:	tst	x2, #0x4000000000000
  4041f8:	csinc	w0, w0, wzr, ne  // ne = any
  4041fc:	cbz	x12, 40424c <ferror@plt+0x2b8c>
  404200:	and	x9, x9, #0x1fffffffffffffff
  404204:	lsr	x1, x3, #3
  404208:	orr	x9, x9, x3, lsl #61
  40420c:	tbz	x3, #50, 404228 <ferror@plt+0x2b68>
  404210:	lsr	x3, x2, #3
  404214:	tbnz	x2, #50, 404228 <ferror@plt+0x2b68>
  404218:	and	x1, x14, #0x1fffffffffffffff
  40421c:	mov	x8, x11
  404220:	orr	x9, x1, x2, lsl #61
  404224:	mov	x1, x3
  404228:	extr	x2, x1, x9, #61
  40422c:	lsl	x1, x9, #3
  404230:	b	40424c <ferror@plt+0x2b8c>
  404234:	cmp	x6, x13
  404238:	b.ne	404244 <ferror@plt+0x2b84>  // b.any
  40423c:	mov	w0, #0x0                   	// #0
  404240:	b	4041ec <ferror@plt+0x2b2c>
  404244:	mov	w0, #0x0                   	// #0
  404248:	cbnz	x12, 404254 <ferror@plt+0x2b94>
  40424c:	mov	x4, #0x7fff                	// #32767
  404250:	b	40418c <ferror@plt+0x2acc>
  404254:	orr	x1, x2, x1
  404258:	cbnz	x1, 404200 <ferror@plt+0x2b40>
  40425c:	mov	x2, x3
  404260:	mov	x1, x7
  404264:	b	40424c <ferror@plt+0x2b8c>
  404268:	cmp	x0, x13
  40426c:	b.eq	40428c <ferror@plt+0x2bcc>  // b.none
  404270:	adds	x1, x7, x1
  404274:	mov	x4, x0
  404278:	adc	x2, x3, x2
  40427c:	extr	x1, x2, x1, #1
  404280:	lsr	x2, x2, #1
  404284:	mov	w0, #0x0                   	// #0
  404288:	b	40418c <ferror@plt+0x2acc>
  40428c:	ands	x1, x10, #0xc00000
  404290:	b.eq	40475c <ferror@plt+0x309c>  // b.none
  404294:	cmp	x1, #0x400, lsl #12
  404298:	b.ne	4042b0 <ferror@plt+0x2bf0>  // b.any
  40429c:	cbnz	x8, 4042bc <ferror@plt+0x2bfc>
  4042a0:	mov	x4, x0
  4042a4:	mov	x2, #0x0                   	// #0
  4042a8:	mov	x1, #0x0                   	// #0
  4042ac:	b	404764 <ferror@plt+0x30a4>
  4042b0:	cmp	x1, #0x800, lsl #12
  4042b4:	b.ne	4042bc <ferror@plt+0x2bfc>  // b.any
  4042b8:	cbnz	x8, 4042a0 <ferror@plt+0x2be0>
  4042bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4042c0:	mov	x4, #0x7ffe                	// #32766
  4042c4:	mov	x1, x2
  4042c8:	b	404764 <ferror@plt+0x30a4>
  4042cc:	ands	x1, x10, #0xc00000
  4042d0:	b.eq	40476c <ferror@plt+0x30ac>  // b.none
  4042d4:	cmp	x1, #0x400, lsl #12
  4042d8:	b.ne	4042ec <ferror@plt+0x2c2c>  // b.any
  4042dc:	cbnz	x8, 4042f8 <ferror@plt+0x2c38>
  4042e0:	mov	x2, #0x0                   	// #0
  4042e4:	mov	x1, #0x0                   	// #0
  4042e8:	b	404770 <ferror@plt+0x30b0>
  4042ec:	cmp	x1, #0x800, lsl #12
  4042f0:	b.ne	4042f8 <ferror@plt+0x2c38>  // b.any
  4042f4:	cbnz	x8, 4042e0 <ferror@plt+0x2c20>
  4042f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4042fc:	mov	x4, #0x7ffe                	// #32766
  404300:	mov	x1, x2
  404304:	b	404770 <ferror@plt+0x30b0>
  404308:	cmp	w0, #0x0
  40430c:	b.le	4043e0 <ferror@plt+0x2d20>
  404310:	mov	x9, #0x7fff                	// #32767
  404314:	cbnz	x12, 40438c <ferror@plt+0x2ccc>
  404318:	orr	x5, x2, x1
  40431c:	cbz	x5, 403f1c <ferror@plt+0x285c>
  404320:	subs	w5, w0, #0x1
  404324:	b.ne	404340 <ferror@plt+0x2c80>  // b.any
  404328:	subs	x7, x7, x1
  40432c:	sbc	x3, x3, x2
  404330:	tbz	x3, #51, 4046f4 <ferror@plt+0x3034>
  404334:	and	x5, x3, #0x7ffffffffffff
  404338:	mov	x6, x7
  40433c:	b	404624 <ferror@plt+0x2f64>
  404340:	cmp	x4, x9
  404344:	b.eq	403f90 <ferror@plt+0x28d0>  // b.none
  404348:	cmp	w5, #0x74
  40434c:	b.gt	4043d0 <ferror@plt+0x2d10>
  404350:	cmp	w5, #0x3f
  404354:	b.gt	40439c <ferror@plt+0x2cdc>
  404358:	mov	w6, #0x40                  	// #64
  40435c:	sub	w6, w6, w5
  404360:	lsr	x9, x1, x5
  404364:	lsl	x1, x1, x6
  404368:	cmp	x1, #0x0
  40436c:	lsl	x0, x2, x6
  404370:	cset	x1, ne  // ne = any
  404374:	orr	x0, x0, x9
  404378:	lsr	x2, x2, x5
  40437c:	orr	x0, x0, x1
  404380:	subs	x7, x7, x0
  404384:	sbc	x3, x3, x2
  404388:	b	404330 <ferror@plt+0x2c70>
  40438c:	cmp	x4, x9
  404390:	b.eq	403f90 <ferror@plt+0x28d0>  // b.none
  404394:	orr	x2, x2, #0x8000000000000
  404398:	b	404348 <ferror@plt+0x2c88>
  40439c:	sub	w0, w5, #0x40
  4043a0:	mov	w6, #0x80                  	// #128
  4043a4:	sub	w6, w6, w5
  4043a8:	cmp	w5, #0x40
  4043ac:	lsr	x0, x2, x0
  4043b0:	lsl	x2, x2, x6
  4043b4:	csel	x2, x2, xzr, ne  // ne = any
  4043b8:	orr	x1, x2, x1
  4043bc:	cmp	x1, #0x0
  4043c0:	cset	x1, ne  // ne = any
  4043c4:	orr	x0, x0, x1
  4043c8:	mov	x2, #0x0                   	// #0
  4043cc:	b	404380 <ferror@plt+0x2cc0>
  4043d0:	orr	x1, x2, x1
  4043d4:	cmp	x1, #0x0
  4043d8:	cset	x0, ne  // ne = any
  4043dc:	b	4043c8 <ferror@plt+0x2d08>
  4043e0:	b.eq	4044e0 <ferror@plt+0x2e20>  // b.none
  4043e4:	mov	x5, #0x7fff                	// #32767
  4043e8:	cbnz	x4, 404488 <ferror@plt+0x2dc8>
  4043ec:	orr	x4, x3, x7
  4043f0:	cbnz	x4, 40441c <ferror@plt+0x2d5c>
  4043f4:	cmp	x12, x5
  4043f8:	b.ne	404714 <ferror@plt+0x3054>  // b.any
  4043fc:	orr	x0, x2, x1
  404400:	cbz	x0, 404780 <ferror@plt+0x30c0>
  404404:	lsr	x0, x2, #50
  404408:	mov	x4, x6
  40440c:	eor	x0, x0, #0x1
  404410:	mov	x8, x11
  404414:	and	w0, w0, #0x1
  404418:	b	40407c <ferror@plt+0x29bc>
  40441c:	cmn	w0, #0x1
  404420:	b.ne	404438 <ferror@plt+0x2d78>  // b.any
  404424:	subs	x7, x1, x7
  404428:	sbc	x3, x2, x3
  40442c:	mov	x4, x6
  404430:	mov	x8, x11
  404434:	b	404330 <ferror@plt+0x2c70>
  404438:	cmp	x12, x5
  40443c:	b.eq	4043fc <ferror@plt+0x2d3c>  // b.none
  404440:	mvn	w0, w0
  404444:	cmp	w0, #0x74
  404448:	b.gt	4044d0 <ferror@plt+0x2e10>
  40444c:	cmp	w0, #0x3f
  404450:	b.gt	40449c <ferror@plt+0x2ddc>
  404454:	mov	w5, #0x40                  	// #64
  404458:	sub	w5, w5, w0
  40445c:	lsr	x8, x7, x0
  404460:	lsl	x7, x7, x5
  404464:	cmp	x7, #0x0
  404468:	lsl	x4, x3, x5
  40446c:	cset	x5, ne  // ne = any
  404470:	orr	x4, x4, x8
  404474:	lsr	x0, x3, x0
  404478:	orr	x4, x4, x5
  40447c:	subs	x7, x1, x4
  404480:	sbc	x3, x2, x0
  404484:	b	40442c <ferror@plt+0x2d6c>
  404488:	cmp	x12, x5
  40448c:	b.eq	4043fc <ferror@plt+0x2d3c>  // b.none
  404490:	neg	w0, w0
  404494:	orr	x3, x3, #0x8000000000000
  404498:	b	404444 <ferror@plt+0x2d84>
  40449c:	sub	w4, w0, #0x40
  4044a0:	mov	w5, #0x80                  	// #128
  4044a4:	sub	w5, w5, w0
  4044a8:	cmp	w0, #0x40
  4044ac:	lsr	x4, x3, x4
  4044b0:	lsl	x3, x3, x5
  4044b4:	csel	x3, x3, xzr, ne  // ne = any
  4044b8:	orr	x3, x3, x7
  4044bc:	cmp	x3, #0x0
  4044c0:	cset	x0, ne  // ne = any
  4044c4:	orr	x4, x4, x0
  4044c8:	mov	x0, #0x0                   	// #0
  4044cc:	b	40447c <ferror@plt+0x2dbc>
  4044d0:	orr	x3, x3, x7
  4044d4:	cmp	x3, #0x0
  4044d8:	cset	x4, ne  // ne = any
  4044dc:	b	4044c8 <ferror@plt+0x2e08>
  4044e0:	add	x0, x4, #0x1
  4044e4:	tst	x0, #0x7ffe
  4044e8:	b.ne	404604 <ferror@plt+0x2f44>  // b.any
  4044ec:	orr	x12, x3, x7
  4044f0:	orr	x13, x2, x1
  4044f4:	cbnz	x4, 404570 <ferror@plt+0x2eb0>
  4044f8:	cbnz	x12, 404530 <ferror@plt+0x2e70>
  4044fc:	cbnz	x13, 404734 <ferror@plt+0x3074>
  404500:	and	x0, x10, #0xc00000
  404504:	mov	x3, #0x0                   	// #0
  404508:	cmp	x0, #0x800, lsl #12
  40450c:	mov	x7, #0x0                   	// #0
  404510:	cset	x8, eq  // eq = none
  404514:	orr	x0, x7, x3
  404518:	mov	x2, x3
  40451c:	cmp	x0, #0x0
  404520:	mov	x1, x7
  404524:	cset	w5, ne  // ne = any
  404528:	mov	x4, #0x0                   	// #0
  40452c:	b	404284 <ferror@plt+0x2bc4>
  404530:	cbz	x13, 404514 <ferror@plt+0x2e54>
  404534:	subs	x4, x7, x1
  404538:	cmp	x7, x1
  40453c:	sbc	x0, x3, x2
  404540:	tbz	x0, #51, 404554 <ferror@plt+0x2e94>
  404544:	subs	x7, x1, x7
  404548:	sbc	x3, x2, x3
  40454c:	mov	x8, x11
  404550:	b	404514 <ferror@plt+0x2e54>
  404554:	orr	x7, x4, x0
  404558:	cbnz	x7, 404740 <ferror@plt+0x3080>
  40455c:	and	x0, x10, #0xc00000
  404560:	cmp	x0, #0x800, lsl #12
  404564:	cset	x8, eq  // eq = none
  404568:	mov	x3, #0x0                   	// #0
  40456c:	b	404514 <ferror@plt+0x2e54>
  404570:	mov	x0, #0x7fff                	// #32767
  404574:	cmp	x4, x0
  404578:	b.ne	4045d8 <ferror@plt+0x2f18>  // b.any
  40457c:	cbz	x12, 404880 <ferror@plt+0x31c0>
  404580:	lsr	x0, x3, #50
  404584:	cmp	x6, x4
  404588:	eor	x0, x0, #0x1
  40458c:	and	w0, w0, #0x1
  404590:	b.ne	4045fc <ferror@plt+0x2f3c>  // b.any
  404594:	cbz	x13, 4048a8 <ferror@plt+0x31e8>
  404598:	tst	x2, #0x4000000000000
  40459c:	csinc	w0, w0, wzr, ne  // ne = any
  4045a0:	cbz	x12, 4045f0 <ferror@plt+0x2f30>
  4045a4:	and	x9, x9, #0x1fffffffffffffff
  4045a8:	lsr	x4, x3, #3
  4045ac:	orr	x1, x9, x3, lsl #61
  4045b0:	tbz	x3, #50, 4045cc <ferror@plt+0x2f0c>
  4045b4:	lsr	x3, x2, #3
  4045b8:	tbnz	x2, #50, 4045cc <ferror@plt+0x2f0c>
  4045bc:	and	x1, x14, #0x1fffffffffffffff
  4045c0:	mov	x4, x3
  4045c4:	orr	x1, x1, x2, lsl #61
  4045c8:	mov	x8, x11
  4045cc:	extr	x2, x4, x1, #61
  4045d0:	lsl	x1, x1, #3
  4045d4:	b	40424c <ferror@plt+0x2b8c>
  4045d8:	cmp	x6, x0
  4045dc:	b.ne	4045e8 <ferror@plt+0x2f28>  // b.any
  4045e0:	mov	w0, #0x0                   	// #0
  4045e4:	b	404594 <ferror@plt+0x2ed4>
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	cbnz	x12, 4045fc <ferror@plt+0x2f3c>
  4045f0:	cbz	x13, 4048ac <ferror@plt+0x31ec>
  4045f4:	mov	x8, x11
  4045f8:	b	40424c <ferror@plt+0x2b8c>
  4045fc:	cbnz	x13, 4045a4 <ferror@plt+0x2ee4>
  404600:	b	40425c <ferror@plt+0x2b9c>
  404604:	subs	x0, x7, x1
  404608:	cmp	x7, x1
  40460c:	mov	x6, x0
  404610:	sbc	x5, x3, x2
  404614:	tbz	x5, #51, 4046a0 <ferror@plt+0x2fe0>
  404618:	subs	x6, x1, x7
  40461c:	mov	x8, x11
  404620:	sbc	x5, x2, x3
  404624:	clz	x0, x6
  404628:	cmp	x5, #0x0
  40462c:	add	w0, w0, #0x40
  404630:	clz	x3, x5
  404634:	csel	w3, w0, w3, eq  // eq = none
  404638:	sub	w0, w3, #0xc
  40463c:	cmp	w0, #0x3f
  404640:	b.gt	4046ac <ferror@plt+0x2fec>
  404644:	neg	w3, w0
  404648:	lsl	x5, x5, x0
  40464c:	lsl	x7, x6, x0
  404650:	lsr	x3, x6, x3
  404654:	orr	x3, x3, x5
  404658:	sxtw	x1, w0
  40465c:	cmp	x4, w0, sxtw
  404660:	b.gt	4046ec <ferror@plt+0x302c>
  404664:	sub	w4, w0, w4
  404668:	add	w2, w4, #0x1
  40466c:	cmp	w2, #0x3f
  404670:	b.gt	4046bc <ferror@plt+0x2ffc>
  404674:	mov	w1, #0x40                  	// #64
  404678:	sub	w1, w1, w2
  40467c:	lsr	x4, x7, x2
  404680:	lsl	x0, x3, x1
  404684:	orr	x0, x0, x4
  404688:	lsl	x1, x7, x1
  40468c:	cmp	x1, #0x0
  404690:	cset	x1, ne  // ne = any
  404694:	lsr	x3, x3, x2
  404698:	orr	x7, x0, x1
  40469c:	b	404514 <ferror@plt+0x2e54>
  4046a0:	orr	x7, x0, x5
  4046a4:	cbnz	x7, 404624 <ferror@plt+0x2f64>
  4046a8:	b	40455c <ferror@plt+0x2e9c>
  4046ac:	sub	w3, w3, #0x4c
  4046b0:	mov	x7, #0x0                   	// #0
  4046b4:	lsl	x3, x6, x3
  4046b8:	b	404658 <ferror@plt+0x2f98>
  4046bc:	sub	w4, w4, #0x3f
  4046c0:	mov	w0, #0x80                  	// #128
  4046c4:	sub	w0, w0, w2
  4046c8:	cmp	w2, #0x40
  4046cc:	lsr	x4, x3, x4
  4046d0:	lsl	x3, x3, x0
  4046d4:	csel	x3, x3, xzr, ne  // ne = any
  4046d8:	orr	x3, x7, x3
  4046dc:	cmp	x3, #0x0
  4046e0:	cset	x3, ne  // ne = any
  4046e4:	orr	x7, x4, x3
  4046e8:	b	404568 <ferror@plt+0x2ea8>
  4046ec:	sub	x4, x4, x1
  4046f0:	and	x3, x3, #0xfff7ffffffffffff
  4046f4:	cbz	x4, 404514 <ferror@plt+0x2e54>
  4046f8:	mov	x2, x3
  4046fc:	mov	x1, x7
  404700:	b	403f80 <ferror@plt+0x28c0>
  404704:	mov	x3, x2
  404708:	mov	x7, x1
  40470c:	mov	x4, x12
  404710:	b	4046f4 <ferror@plt+0x3034>
  404714:	mov	x3, x2
  404718:	mov	x7, x1
  40471c:	mov	x4, x12
  404720:	mov	x8, x11
  404724:	b	4046f4 <ferror@plt+0x3034>
  404728:	mov	x3, x2
  40472c:	mov	x7, x1
  404730:	b	404514 <ferror@plt+0x2e54>
  404734:	mov	x3, x2
  404738:	mov	x7, x1
  40473c:	b	40454c <ferror@plt+0x2e8c>
  404740:	mov	x3, x0
  404744:	mov	x7, x4
  404748:	b	404514 <ferror@plt+0x2e54>
  40474c:	mov	x4, x6
  404750:	mov	x2, #0x0                   	// #0
  404754:	mov	x1, #0x0                   	// #0
  404758:	b	403f80 <ferror@plt+0x28c0>
  40475c:	mov	x4, x0
  404760:	mov	x2, #0x0                   	// #0
  404764:	mov	w0, #0x14                  	// #20
  404768:	b	40418c <ferror@plt+0x2acc>
  40476c:	mov	x2, #0x0                   	// #0
  404770:	mov	w0, #0x14                  	// #20
  404774:	b	40407c <ferror@plt+0x29bc>
  404778:	mov	x2, #0x0                   	// #0
  40477c:	b	403f80 <ferror@plt+0x28c0>
  404780:	mov	x4, x6
  404784:	mov	x8, x11
  404788:	mov	x2, #0x0                   	// #0
  40478c:	mov	x1, #0x0                   	// #0
  404790:	b	403f80 <ferror@plt+0x28c0>
  404794:	cbnz	x8, 4041c4 <ferror@plt+0x2b04>
  404798:	adds	x1, x1, #0x8
  40479c:	b	4041c0 <ferror@plt+0x2b00>
  4047a0:	cbz	x8, 4041c4 <ferror@plt+0x2b04>
  4047a4:	b	404798 <ferror@plt+0x30d8>
  4047a8:	cbz	w5, 4047b8 <ferror@plt+0x30f8>
  4047ac:	tbnz	w0, #4, 4047b4 <ferror@plt+0x30f4>
  4047b0:	tbz	w10, #11, 4047b8 <ferror@plt+0x30f8>
  4047b4:	orr	w0, w0, #0x8
  4047b8:	tbz	x2, #51, 4047d0 <ferror@plt+0x3110>
  4047bc:	add	x4, x4, #0x1
  4047c0:	mov	x3, #0x7fff                	// #32767
  4047c4:	cmp	x4, x3
  4047c8:	b.eq	404828 <ferror@plt+0x3168>  // b.none
  4047cc:	and	x2, x2, #0xfff7ffffffffffff
  4047d0:	mov	x3, #0x7fff                	// #32767
  4047d4:	extr	x1, x2, x1, #3
  4047d8:	cmp	x4, x3
  4047dc:	lsr	x2, x2, #3
  4047e0:	b.ne	4047f4 <ferror@plt+0x3134>  // b.any
  4047e4:	orr	x3, x1, x2
  4047e8:	orr	x2, x2, #0x800000000000
  4047ec:	cmp	x3, #0x0
  4047f0:	csel	x2, x2, xzr, ne  // ne = any
  4047f4:	and	x4, x4, #0x7fff
  4047f8:	mov	x7, #0x0                   	// #0
  4047fc:	bfxil	x7, x2, #0, #48
  404800:	orr	w8, w4, w8, lsl #15
  404804:	fmov	d0, x1
  404808:	bfi	x7, x8, #48, #16
  40480c:	fmov	v0.d[1], x7
  404810:	cbz	w0, 404820 <ferror@plt+0x3160>
  404814:	str	q0, [sp, #16]
  404818:	bl	405a08 <ferror@plt+0x4348>
  40481c:	ldr	q0, [sp, #16]
  404820:	ldp	x29, x30, [sp], #32
  404824:	ret
  404828:	ands	x1, x10, #0xc00000
  40482c:	b.eq	404848 <ferror@plt+0x3188>  // b.none
  404830:	cmp	x1, #0x400, lsl #12
  404834:	b.ne	404858 <ferror@plt+0x3198>  // b.any
  404838:	cmp	x8, #0x0
  40483c:	mov	x2, #0x7ffe                	// #32766
  404840:	csetm	x1, ne  // ne = any
  404844:	csel	x4, x4, x2, eq  // eq = none
  404848:	mov	w2, #0x14                  	// #20
  40484c:	orr	w0, w0, w2
  404850:	mov	x2, x1
  404854:	b	4047d0 <ferror@plt+0x3110>
  404858:	cmp	x1, #0x800, lsl #12
  40485c:	b.ne	404874 <ferror@plt+0x31b4>  // b.any
  404860:	cmp	x8, #0x0
  404864:	mov	x2, #0x7ffe                	// #32766
  404868:	csetm	x1, eq  // eq = none
  40486c:	csel	x4, x4, x2, ne  // ne = any
  404870:	b	404848 <ferror@plt+0x3188>
  404874:	mov	x1, #0xffffffffffffffff    	// #-1
  404878:	mov	x4, #0x7ffe                	// #32766
  40487c:	b	404848 <ferror@plt+0x3188>
  404880:	cmp	x6, x4
  404884:	b.eq	4045e0 <ferror@plt+0x2f20>  // b.none
  404888:	mov	w0, #0x0                   	// #0
  40488c:	b	4045f0 <ferror@plt+0x2f30>
  404890:	cbz	x12, 40424c <ferror@plt+0x2b8c>
  404894:	b	40425c <ferror@plt+0x2b9c>
  404898:	cmp	x6, x4
  40489c:	b.eq	40423c <ferror@plt+0x2b7c>  // b.none
  4048a0:	mov	w0, #0x0                   	// #0
  4048a4:	b	40424c <ferror@plt+0x2b8c>
  4048a8:	cbnz	x12, 40425c <ferror@plt+0x2b9c>
  4048ac:	mov	x8, #0x0                   	// #0
  4048b0:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4048b4:	mov	x1, #0xfffffffffffffff8    	// #-8
  4048b8:	mov	x4, #0x7fff                	// #32767
  4048bc:	mov	w0, #0x1                   	// #1
  4048c0:	b	40418c <ferror@plt+0x2acc>
  4048c4:	stp	x29, x30, [sp, #-32]!
  4048c8:	mov	x29, sp
  4048cc:	str	q0, [sp, #16]
  4048d0:	ldp	x1, x10, [sp, #16]
  4048d4:	str	q1, [sp, #16]
  4048d8:	ldp	x8, x9, [sp, #16]
  4048dc:	mrs	x6, fpcr
  4048e0:	ubfx	x4, x10, #0, #48
  4048e4:	ubfx	x11, x10, #48, #15
  4048e8:	lsr	x10, x10, #63
  4048ec:	and	w5, w10, #0xff
  4048f0:	cbz	w11, 404924 <ferror@plt+0x3264>
  4048f4:	mov	w2, #0x7fff                	// #32767
  4048f8:	cmp	w11, w2
  4048fc:	b.eq	404984 <ferror@plt+0x32c4>  // b.none
  404900:	and	x11, x11, #0xffff
  404904:	extr	x2, x4, x1, #61
  404908:	mov	x12, #0xffffffffffffc001    	// #-16383
  40490c:	orr	x2, x2, #0x8000000000000
  404910:	lsl	x1, x1, #3
  404914:	add	x11, x11, x12
  404918:	mov	x14, #0x0                   	// #0
  40491c:	mov	w0, #0x0                   	// #0
  404920:	b	4049a0 <ferror@plt+0x32e0>
  404924:	orr	x2, x4, x1
  404928:	cbz	x2, 404a18 <ferror@plt+0x3358>
  40492c:	clz	x2, x1
  404930:	cmp	x4, #0x0
  404934:	add	x2, x2, #0x40
  404938:	clz	x11, x4
  40493c:	csel	x0, x2, x11, eq  // eq = none
  404940:	sub	x2, x0, #0xf
  404944:	cmp	x2, #0x3c
  404948:	b.gt	404974 <ferror@plt+0x32b4>
  40494c:	add	w7, w2, #0x3
  404950:	mov	w3, #0x3d                  	// #61
  404954:	sub	w2, w3, w2
  404958:	lsl	x4, x4, x7
  40495c:	lsr	x2, x1, x2
  404960:	orr	x2, x2, x4
  404964:	lsl	x1, x1, x7
  404968:	mov	x11, #0xffffffffffffc011    	// #-16367
  40496c:	sub	x11, x11, x0
  404970:	b	404918 <ferror@plt+0x3258>
  404974:	sub	w2, w2, #0x3d
  404978:	lsl	x2, x1, x2
  40497c:	mov	x1, #0x0                   	// #0
  404980:	b	404968 <ferror@plt+0x32a8>
  404984:	orr	x2, x4, x1
  404988:	cbz	x2, 404a28 <ferror@plt+0x3368>
  40498c:	lsr	x0, x4, #47
  404990:	mov	x2, x4
  404994:	eor	w0, w0, #0x1
  404998:	mov	x11, #0x7fff                	// #32767
  40499c:	mov	x14, #0x3                   	// #3
  4049a0:	lsr	x13, x9, #63
  4049a4:	ubfx	x7, x9, #0, #48
  4049a8:	ubfx	x4, x9, #48, #15
  4049ac:	and	w3, w13, #0xff
  4049b0:	cbz	w4, 404a38 <ferror@plt+0x3378>
  4049b4:	mov	w9, #0x7fff                	// #32767
  4049b8:	cmp	w4, w9
  4049bc:	b.eq	404a98 <ferror@plt+0x33d8>  // b.none
  4049c0:	and	x4, x4, #0xffff
  4049c4:	extr	x7, x7, x8, #61
  4049c8:	mov	x9, #0xffffffffffffc001    	// #-16383
  4049cc:	orr	x7, x7, #0x8000000000000
  4049d0:	lsl	x8, x8, #3
  4049d4:	add	x4, x4, x9
  4049d8:	mov	x12, #0x0                   	// #0
  4049dc:	eor	w5, w5, w3
  4049e0:	orr	x3, x12, x14, lsl #2
  4049e4:	sub	x3, x3, #0x1
  4049e8:	and	x5, x5, #0xff
  4049ec:	sub	x9, x11, x4
  4049f0:	cmp	x3, #0xe
  4049f4:	b.hi	404adc <ferror@plt+0x341c>  // b.pmore
  4049f8:	cmp	w3, #0xe
  4049fc:	b.hi	404adc <ferror@plt+0x341c>  // b.pmore
  404a00:	adrp	x4, 406000 <ferror@plt+0x4940>
  404a04:	add	x4, x4, #0xa3c
  404a08:	ldrh	w3, [x4, w3, uxtw #1]
  404a0c:	adr	x4, 404a18 <ferror@plt+0x3358>
  404a10:	add	x3, x4, w3, sxth #2
  404a14:	br	x3
  404a18:	mov	x1, #0x0                   	// #0
  404a1c:	mov	x11, #0x0                   	// #0
  404a20:	mov	x14, #0x1                   	// #1
  404a24:	b	40491c <ferror@plt+0x325c>
  404a28:	mov	x1, #0x0                   	// #0
  404a2c:	mov	x11, #0x7fff                	// #32767
  404a30:	mov	x14, #0x2                   	// #2
  404a34:	b	40491c <ferror@plt+0x325c>
  404a38:	orr	x4, x7, x8
  404a3c:	cbz	x4, 404ab4 <ferror@plt+0x33f4>
  404a40:	clz	x12, x8
  404a44:	cmp	x7, #0x0
  404a48:	add	x12, x12, #0x40
  404a4c:	clz	x9, x7
  404a50:	csel	x9, x12, x9, eq  // eq = none
  404a54:	sub	x12, x9, #0xf
  404a58:	cmp	x12, #0x3c
  404a5c:	b.gt	404a88 <ferror@plt+0x33c8>
  404a60:	add	w16, w12, #0x3
  404a64:	mov	w15, #0x3d                  	// #61
  404a68:	sub	w12, w15, w12
  404a6c:	lsl	x7, x7, x16
  404a70:	lsr	x12, x8, x12
  404a74:	orr	x7, x12, x7
  404a78:	lsl	x8, x8, x16
  404a7c:	mov	x4, #0xffffffffffffc011    	// #-16367
  404a80:	sub	x4, x4, x9
  404a84:	b	4049d8 <ferror@plt+0x3318>
  404a88:	sub	w7, w12, #0x3d
  404a8c:	lsl	x7, x8, x7
  404a90:	mov	x8, #0x0                   	// #0
  404a94:	b	404a7c <ferror@plt+0x33bc>
  404a98:	orr	x4, x7, x8
  404a9c:	cbz	x4, 404ac8 <ferror@plt+0x3408>
  404aa0:	tst	x7, #0x800000000000
  404aa4:	mov	x4, #0x7fff                	// #32767
  404aa8:	csinc	w0, w0, wzr, ne  // ne = any
  404aac:	mov	x12, #0x3                   	// #3
  404ab0:	b	4049dc <ferror@plt+0x331c>
  404ab4:	mov	x7, #0x0                   	// #0
  404ab8:	mov	x8, #0x0                   	// #0
  404abc:	mov	x4, #0x0                   	// #0
  404ac0:	mov	x12, #0x1                   	// #1
  404ac4:	b	4049dc <ferror@plt+0x331c>
  404ac8:	mov	x7, #0x0                   	// #0
  404acc:	mov	x8, #0x0                   	// #0
  404ad0:	mov	x4, #0x7fff                	// #32767
  404ad4:	mov	x12, #0x2                   	// #2
  404ad8:	b	4049dc <ferror@plt+0x331c>
  404adc:	cmp	x7, x2
  404ae0:	b.cc	404aec <ferror@plt+0x342c>  // b.lo, b.ul, b.last
  404ae4:	ccmp	x8, x1, #0x2, eq  // eq = none
  404ae8:	b.hi	404d84 <ferror@plt+0x36c4>  // b.pmore
  404aec:	lsl	x14, x1, #63
  404af0:	extr	x1, x2, x1, #1
  404af4:	lsr	x2, x2, #1
  404af8:	extr	x3, x7, x8, #52
  404afc:	ubfx	x7, x7, #20, #32
  404b00:	and	x13, x3, #0xffffffff
  404b04:	lsl	x8, x8, #12
  404b08:	udiv	x10, x2, x7
  404b0c:	msub	x2, x10, x7, x2
  404b10:	mul	x11, x13, x10
  404b14:	extr	x2, x2, x1, #32
  404b18:	cmp	x11, x2
  404b1c:	b.ls	404d90 <ferror@plt+0x36d0>  // b.plast
  404b20:	sub	x4, x10, #0x1
  404b24:	adds	x2, x3, x2
  404b28:	b.cs	404b3c <ferror@plt+0x347c>  // b.hs, b.nlast
  404b2c:	cmp	x11, x2
  404b30:	b.ls	404b3c <ferror@plt+0x347c>  // b.plast
  404b34:	sub	x4, x10, #0x2
  404b38:	add	x2, x2, x3
  404b3c:	sub	x2, x2, x11
  404b40:	and	x1, x1, #0xffffffff
  404b44:	udiv	x10, x2, x7
  404b48:	msub	x2, x10, x7, x2
  404b4c:	mul	x11, x13, x10
  404b50:	orr	x1, x1, x2, lsl #32
  404b54:	cmp	x11, x1
  404b58:	b.ls	404d98 <ferror@plt+0x36d8>  // b.plast
  404b5c:	sub	x2, x10, #0x1
  404b60:	adds	x1, x3, x1
  404b64:	b.cs	404b78 <ferror@plt+0x34b8>  // b.hs, b.nlast
  404b68:	cmp	x11, x1
  404b6c:	b.ls	404b78 <ferror@plt+0x34b8>  // b.plast
  404b70:	sub	x2, x10, #0x2
  404b74:	add	x1, x1, x3
  404b78:	orr	x4, x2, x4, lsl #32
  404b7c:	and	x15, x8, #0xffffffff
  404b80:	lsr	x10, x8, #32
  404b84:	sub	x1, x1, x11
  404b88:	lsr	x12, x4, #32
  404b8c:	and	x11, x4, #0xffffffff
  404b90:	mul	x16, x12, x15
  404b94:	mul	x2, x11, x15
  404b98:	madd	x11, x10, x11, x16
  404b9c:	mul	x12, x12, x10
  404ba0:	add	x11, x11, x2, lsr #32
  404ba4:	cmp	x16, x11
  404ba8:	b.ls	404bb4 <ferror@plt+0x34f4>  // b.plast
  404bac:	mov	x16, #0x100000000           	// #4294967296
  404bb0:	add	x12, x12, x16
  404bb4:	add	x12, x12, x11, lsr #32
  404bb8:	and	x2, x2, #0xffffffff
  404bbc:	add	x11, x2, x11, lsl #32
  404bc0:	cmp	x1, x12
  404bc4:	b.cc	404bd0 <ferror@plt+0x3510>  // b.lo, b.ul, b.last
  404bc8:	ccmp	x14, x11, #0x2, eq  // eq = none
  404bcc:	b.cs	404da0 <ferror@plt+0x36e0>  // b.hs, b.nlast
  404bd0:	adds	x16, x14, x8
  404bd4:	sub	x2, x4, #0x1
  404bd8:	adc	x1, x1, x3
  404bdc:	cset	x17, cs  // cs = hs, nlast
  404be0:	mov	x14, x16
  404be4:	cmp	x3, x1
  404be8:	b.cc	404bf8 <ferror@plt+0x3538>  // b.lo, b.ul, b.last
  404bec:	cmp	x17, #0x0
  404bf0:	ccmp	x3, x1, #0x0, eq  // eq = none
  404bf4:	b.ne	404c14 <ferror@plt+0x3554>  // b.any
  404bf8:	cmp	x12, x1
  404bfc:	b.hi	404c08 <ferror@plt+0x3548>  // b.pmore
  404c00:	ccmp	x11, x16, #0x0, eq  // eq = none
  404c04:	b.ls	404c14 <ferror@plt+0x3554>  // b.plast
  404c08:	adds	x14, x8, x16
  404c0c:	sub	x2, x4, #0x2
  404c10:	adc	x1, x1, x3
  404c14:	subs	x16, x14, x11
  404c18:	cmp	x14, x11
  404c1c:	sbc	x1, x1, x12
  404c20:	cmp	x3, x1
  404c24:	b.eq	404e34 <ferror@plt+0x3774>  // b.none
  404c28:	udiv	x12, x1, x7
  404c2c:	msub	x1, x12, x7, x1
  404c30:	mul	x4, x13, x12
  404c34:	extr	x1, x1, x16, #32
  404c38:	cmp	x4, x1
  404c3c:	b.ls	404da8 <ferror@plt+0x36e8>  // b.plast
  404c40:	sub	x11, x12, #0x1
  404c44:	adds	x1, x3, x1
  404c48:	b.cs	404c5c <ferror@plt+0x359c>  // b.hs, b.nlast
  404c4c:	cmp	x4, x1
  404c50:	b.ls	404c5c <ferror@plt+0x359c>  // b.plast
  404c54:	sub	x11, x12, #0x2
  404c58:	add	x1, x1, x3
  404c5c:	sub	x1, x1, x4
  404c60:	and	x16, x16, #0xffffffff
  404c64:	udiv	x12, x1, x7
  404c68:	msub	x4, x12, x7, x1
  404c6c:	mul	x13, x13, x12
  404c70:	orr	x4, x16, x4, lsl #32
  404c74:	cmp	x13, x4
  404c78:	b.ls	404db0 <ferror@plt+0x36f0>  // b.plast
  404c7c:	sub	x1, x12, #0x1
  404c80:	adds	x4, x3, x4
  404c84:	b.cs	404c98 <ferror@plt+0x35d8>  // b.hs, b.nlast
  404c88:	cmp	x13, x4
  404c8c:	b.ls	404c98 <ferror@plt+0x35d8>  // b.plast
  404c90:	sub	x1, x12, #0x2
  404c94:	add	x4, x4, x3
  404c98:	orr	x11, x1, x11, lsl #32
  404c9c:	sub	x4, x4, x13
  404ca0:	and	x12, x11, #0xffffffff
  404ca4:	lsr	x7, x11, #32
  404ca8:	mul	x1, x15, x12
  404cac:	mul	x15, x7, x15
  404cb0:	mul	x7, x10, x7
  404cb4:	madd	x10, x10, x12, x15
  404cb8:	add	x10, x10, x1, lsr #32
  404cbc:	cmp	x15, x10
  404cc0:	b.ls	404ccc <ferror@plt+0x360c>  // b.plast
  404cc4:	mov	x12, #0x100000000           	// #4294967296
  404cc8:	add	x7, x7, x12
  404ccc:	add	x7, x7, x10, lsr #32
  404cd0:	and	x1, x1, #0xffffffff
  404cd4:	add	x10, x1, x10, lsl #32
  404cd8:	cmp	x4, x7
  404cdc:	b.cc	404cec <ferror@plt+0x362c>  // b.lo, b.ul, b.last
  404ce0:	cmp	x10, #0x0
  404ce4:	ccmp	x4, x7, #0x0, ne  // ne = any
  404ce8:	b.ne	404db8 <ferror@plt+0x36f8>  // b.any
  404cec:	adds	x12, x3, x4
  404cf0:	sub	x1, x11, #0x1
  404cf4:	mov	x4, x12
  404cf8:	b.cs	404d24 <ferror@plt+0x3664>  // b.hs, b.nlast
  404cfc:	cmp	x12, x7
  404d00:	b.cc	404d0c <ferror@plt+0x364c>  // b.lo, b.ul, b.last
  404d04:	ccmp	x8, x10, #0x2, eq  // eq = none
  404d08:	b.cs	404d24 <ferror@plt+0x3664>  // b.hs, b.nlast
  404d0c:	sub	x1, x11, #0x2
  404d10:	lsl	x11, x8, #1
  404d14:	cmp	x8, x11
  404d18:	mov	x8, x11
  404d1c:	cinc	x4, x3, hi  // hi = pmore
  404d20:	add	x4, x12, x4
  404d24:	cmp	x4, x7
  404d28:	mov	x3, x1
  404d2c:	ccmp	x8, x10, #0x0, eq  // eq = none
  404d30:	orr	x1, x1, #0x1
  404d34:	csel	x1, x1, x3, ne  // ne = any
  404d38:	mov	x3, #0x3fff                	// #16383
  404d3c:	add	x3, x9, x3
  404d40:	cmp	x3, #0x0
  404d44:	b.le	404f00 <ferror@plt+0x3840>
  404d48:	tst	x1, #0x7
  404d4c:	b.eq	404e4c <ferror@plt+0x378c>  // b.none
  404d50:	and	x4, x6, #0xc00000
  404d54:	orr	w0, w0, #0x10
  404d58:	cmp	x4, #0x400, lsl #12
  404d5c:	b.eq	404e3c <ferror@plt+0x377c>  // b.none
  404d60:	cmp	x4, #0x800, lsl #12
  404d64:	b.eq	404e48 <ferror@plt+0x3788>  // b.none
  404d68:	cbnz	x4, 404e4c <ferror@plt+0x378c>
  404d6c:	and	x4, x1, #0xf
  404d70:	cmp	x4, #0x4
  404d74:	b.eq	404e4c <ferror@plt+0x378c>  // b.none
  404d78:	adds	x1, x1, #0x4
  404d7c:	cinc	x2, x2, cs  // cs = hs, nlast
  404d80:	b	404e4c <ferror@plt+0x378c>
  404d84:	sub	x9, x9, #0x1
  404d88:	mov	x14, #0x0                   	// #0
  404d8c:	b	404af8 <ferror@plt+0x3438>
  404d90:	mov	x4, x10
  404d94:	b	404b3c <ferror@plt+0x347c>
  404d98:	mov	x2, x10
  404d9c:	b	404b78 <ferror@plt+0x34b8>
  404da0:	mov	x2, x4
  404da4:	b	404c14 <ferror@plt+0x3554>
  404da8:	mov	x11, x12
  404dac:	b	404c5c <ferror@plt+0x359c>
  404db0:	mov	x1, x12
  404db4:	b	404c98 <ferror@plt+0x35d8>
  404db8:	mov	x1, x11
  404dbc:	mov	x8, #0x0                   	// #0
  404dc0:	b	404d24 <ferror@plt+0x3664>
  404dc4:	tbz	x2, #47, 404dd8 <ferror@plt+0x3718>
  404dc8:	tbnz	x7, #47, 404dd8 <ferror@plt+0x3718>
  404dcc:	mov	x2, x7
  404dd0:	mov	x1, x8
  404dd4:	mov	x10, x13
  404dd8:	orr	x2, x2, #0x800000000000
  404ddc:	mov	x5, x10
  404de0:	mov	x3, #0x7fff                	// #32767
  404de4:	b	404e6c <ferror@plt+0x37ac>
  404de8:	orr	w0, w0, #0x2
  404dec:	mov	x2, #0x0                   	// #0
  404df0:	mov	x1, #0x0                   	// #0
  404df4:	b	404de0 <ferror@plt+0x3720>
  404df8:	mov	x5, x10
  404dfc:	mov	x12, x14
  404e00:	cmp	x12, #0x1
  404e04:	b.eq	405068 <ferror@plt+0x39a8>  // b.none
  404e08:	cbz	x12, 404d38 <ferror@plt+0x3678>
  404e0c:	cmp	x12, #0x2
  404e10:	b.eq	404dec <ferror@plt+0x372c>  // b.none
  404e14:	cmp	x12, #0x3
  404e18:	b.ne	404d38 <ferror@plt+0x3678>  // b.any
  404e1c:	mov	x10, x5
  404e20:	b	404dd8 <ferror@plt+0x3718>
  404e24:	mov	x2, x7
  404e28:	mov	x1, x8
  404e2c:	mov	x5, x13
  404e30:	b	404e00 <ferror@plt+0x3740>
  404e34:	mov	x1, #0xffffffffffffffff    	// #-1
  404e38:	b	404d38 <ferror@plt+0x3678>
  404e3c:	cbnz	x5, 404e4c <ferror@plt+0x378c>
  404e40:	adds	x1, x1, #0x8
  404e44:	b	404d7c <ferror@plt+0x36bc>
  404e48:	cbnz	x5, 404e40 <ferror@plt+0x3780>
  404e4c:	tbz	x2, #52, 404e58 <ferror@plt+0x3798>
  404e50:	and	x2, x2, #0xffefffffffffffff
  404e54:	add	x3, x9, #0x4, lsl #12
  404e58:	mov	x4, #0x7ffe                	// #32766
  404e5c:	cmp	x3, x4
  404e60:	b.gt	404ea0 <ferror@plt+0x37e0>
  404e64:	extr	x1, x2, x1, #3
  404e68:	lsr	x2, x2, #3
  404e6c:	and	x3, x3, #0x7fff
  404e70:	mov	x7, #0x0                   	// #0
  404e74:	bfxil	x7, x2, #0, #48
  404e78:	orr	w3, w3, w5, lsl #15
  404e7c:	fmov	d0, x1
  404e80:	bfi	x7, x3, #48, #16
  404e84:	fmov	v0.d[1], x7
  404e88:	cbz	w0, 404e98 <ferror@plt+0x37d8>
  404e8c:	str	q0, [sp, #16]
  404e90:	bl	405a08 <ferror@plt+0x4348>
  404e94:	ldr	q0, [sp, #16]
  404e98:	ldp	x29, x30, [sp], #32
  404e9c:	ret
  404ea0:	and	x1, x6, #0xc00000
  404ea4:	cmp	x1, #0x400, lsl #12
  404ea8:	b.eq	404ecc <ferror@plt+0x380c>  // b.none
  404eac:	cmp	x1, #0x800, lsl #12
  404eb0:	b.eq	404ee0 <ferror@plt+0x3820>  // b.none
  404eb4:	cbnz	x1, 404ef4 <ferror@plt+0x3834>
  404eb8:	mov	x3, #0x7fff                	// #32767
  404ebc:	mov	w2, #0x14                  	// #20
  404ec0:	orr	w0, w0, w2
  404ec4:	mov	x2, x1
  404ec8:	b	404e6c <ferror@plt+0x37ac>
  404ecc:	cmp	x5, #0x0
  404ed0:	mov	x2, #0x7fff                	// #32767
  404ed4:	csetm	x1, ne  // ne = any
  404ed8:	csel	x3, x2, x4, eq  // eq = none
  404edc:	b	404ebc <ferror@plt+0x37fc>
  404ee0:	cmp	x5, #0x0
  404ee4:	mov	x2, #0x7fff                	// #32767
  404ee8:	csetm	x1, eq  // eq = none
  404eec:	csel	x3, x2, x4, ne  // ne = any
  404ef0:	b	404ebc <ferror@plt+0x37fc>
  404ef4:	mov	x3, x4
  404ef8:	mov	x1, #0xffffffffffffffff    	// #-1
  404efc:	b	404ebc <ferror@plt+0x37fc>
  404f00:	mov	x4, #0x1                   	// #1
  404f04:	sub	x3, x4, x3
  404f08:	cmp	x3, #0x74
  404f0c:	b.gt	404ff4 <ferror@plt+0x3934>
  404f10:	cmp	x3, #0x3f
  404f14:	b.gt	404f7c <ferror@plt+0x38bc>
  404f18:	mov	w7, #0x40                  	// #64
  404f1c:	sub	w7, w7, w3
  404f20:	lsr	x8, x1, x3
  404f24:	lsl	x1, x1, x7
  404f28:	cmp	x1, #0x0
  404f2c:	lsl	x4, x2, x7
  404f30:	cset	x1, ne  // ne = any
  404f34:	orr	x4, x4, x8
  404f38:	lsr	x2, x2, x3
  404f3c:	orr	x1, x4, x1
  404f40:	tst	x1, #0x7
  404f44:	b.eq	404fc0 <ferror@plt+0x3900>  // b.none
  404f48:	and	x3, x6, #0xc00000
  404f4c:	orr	w0, w0, #0x10
  404f50:	cmp	x3, #0x400, lsl #12
  404f54:	b.eq	404fb0 <ferror@plt+0x38f0>  // b.none
  404f58:	cmp	x3, #0x800, lsl #12
  404f5c:	b.eq	404fbc <ferror@plt+0x38fc>  // b.none
  404f60:	cbnz	x3, 404fc0 <ferror@plt+0x3900>
  404f64:	and	x3, x1, #0xf
  404f68:	cmp	x3, #0x4
  404f6c:	b.eq	404fc0 <ferror@plt+0x3900>  // b.none
  404f70:	adds	x1, x1, #0x4
  404f74:	cinc	x2, x2, cs  // cs = hs, nlast
  404f78:	b	404fc0 <ferror@plt+0x3900>
  404f7c:	sub	w4, w3, #0x40
  404f80:	mov	w7, #0x80                  	// #128
  404f84:	sub	w7, w7, w3
  404f88:	cmp	x3, #0x40
  404f8c:	lsr	x4, x2, x4
  404f90:	lsl	x2, x2, x7
  404f94:	csel	x2, x2, xzr, ne  // ne = any
  404f98:	orr	x1, x2, x1
  404f9c:	mov	x2, #0x0                   	// #0
  404fa0:	cmp	x1, #0x0
  404fa4:	cset	x1, ne  // ne = any
  404fa8:	orr	x1, x4, x1
  404fac:	b	404f40 <ferror@plt+0x3880>
  404fb0:	cbnz	x5, 404fc0 <ferror@plt+0x3900>
  404fb4:	adds	x1, x1, #0x8
  404fb8:	b	404f74 <ferror@plt+0x38b4>
  404fbc:	cbnz	x5, 404fb4 <ferror@plt+0x38f4>
  404fc0:	tbz	x2, #51, 404fdc <ferror@plt+0x391c>
  404fc4:	orr	w0, w0, #0x10
  404fc8:	mov	x2, #0x0                   	// #0
  404fcc:	mov	x1, #0x0                   	// #0
  404fd0:	mov	x3, #0x1                   	// #1
  404fd4:	orr	w0, w0, #0x8
  404fd8:	b	404e6c <ferror@plt+0x37ac>
  404fdc:	mov	x3, #0x0                   	// #0
  404fe0:	extr	x1, x2, x1, #3
  404fe4:	lsr	x2, x2, #3
  404fe8:	tbnz	w0, #4, 404fd4 <ferror@plt+0x3914>
  404fec:	tbz	w6, #11, 404e6c <ferror@plt+0x37ac>
  404ff0:	b	404fd4 <ferror@plt+0x3914>
  404ff4:	orr	x1, x1, x2
  404ff8:	cbz	x1, 405024 <ferror@plt+0x3964>
  404ffc:	and	x6, x6, #0xc00000
  405000:	orr	w0, w0, #0x10
  405004:	cmp	x6, #0x400, lsl #12
  405008:	b.eq	405034 <ferror@plt+0x3974>  // b.none
  40500c:	cmp	x6, #0x800, lsl #12
  405010:	b.eq	405044 <ferror@plt+0x3984>  // b.none
  405014:	cmp	x6, #0x0
  405018:	mov	x1, #0x5                   	// #5
  40501c:	csel	x4, x4, x1, ne  // ne = any
  405020:	lsr	x1, x4, #3
  405024:	orr	w0, w0, #0x8
  405028:	mov	x2, #0x0                   	// #0
  40502c:	mov	x3, #0x0                   	// #0
  405030:	b	404e6c <ferror@plt+0x37ac>
  405034:	cmp	x5, #0x0
  405038:	mov	x1, #0x9                   	// #9
  40503c:	csel	x4, x1, x4, eq  // eq = none
  405040:	b	405020 <ferror@plt+0x3960>
  405044:	cmp	x5, #0x0
  405048:	mov	x1, #0x9                   	// #9
  40504c:	csel	x4, x1, x4, ne  // ne = any
  405050:	b	405020 <ferror@plt+0x3960>
  405054:	mov	x2, #0xffffffffffff        	// #281474976710655
  405058:	mov	x1, #0xffffffffffffffff    	// #-1
  40505c:	mov	w0, #0x1                   	// #1
  405060:	mov	x10, #0x0                   	// #0
  405064:	b	404dd8 <ferror@plt+0x3718>
  405068:	mov	x2, #0x0                   	// #0
  40506c:	mov	x1, #0x0                   	// #0
  405070:	b	40502c <ferror@plt+0x396c>
  405074:	stp	x29, x30, [sp, #-32]!
  405078:	mov	x29, sp
  40507c:	str	q0, [sp, #16]
  405080:	ldp	x8, x4, [sp, #16]
  405084:	str	q1, [sp, #16]
  405088:	ldp	x1, x9, [sp, #16]
  40508c:	mrs	x6, fpcr
  405090:	ubfx	x11, x4, #0, #48
  405094:	ubfx	x10, x4, #48, #15
  405098:	lsr	x4, x4, #63
  40509c:	and	w5, w4, #0xff
  4050a0:	cbz	w10, 4050d4 <ferror@plt+0x3a14>
  4050a4:	mov	w2, #0x7fff                	// #32767
  4050a8:	cmp	w10, w2
  4050ac:	b.eq	405134 <ferror@plt+0x3a74>  // b.none
  4050b0:	and	x10, x10, #0xffff
  4050b4:	extr	x11, x11, x8, #61
  4050b8:	mov	x12, #0xffffffffffffc001    	// #-16383
  4050bc:	orr	x11, x11, #0x8000000000000
  4050c0:	lsl	x2, x8, #3
  4050c4:	add	x10, x10, x12
  4050c8:	mov	x15, #0x0                   	// #0
  4050cc:	mov	w0, #0x0                   	// #0
  4050d0:	b	405154 <ferror@plt+0x3a94>
  4050d4:	orr	x2, x11, x8
  4050d8:	cbz	x2, 4051d4 <ferror@plt+0x3b14>
  4050dc:	clz	x2, x8
  4050e0:	cmp	x11, #0x0
  4050e4:	clz	x0, x11
  4050e8:	add	x2, x2, #0x40
  4050ec:	csel	x0, x2, x0, eq  // eq = none
  4050f0:	sub	x7, x0, #0xf
  4050f4:	cmp	x7, #0x3c
  4050f8:	b.gt	405124 <ferror@plt+0x3a64>
  4050fc:	add	w2, w7, #0x3
  405100:	mov	w10, #0x3d                  	// #61
  405104:	sub	w7, w10, w7
  405108:	lsl	x11, x11, x2
  40510c:	lsr	x7, x8, x7
  405110:	orr	x11, x7, x11
  405114:	lsl	x2, x8, x2
  405118:	mov	x10, #0xffffffffffffc011    	// #-16367
  40511c:	sub	x10, x10, x0
  405120:	b	4050c8 <ferror@plt+0x3a08>
  405124:	sub	w11, w7, #0x3d
  405128:	mov	x2, #0x0                   	// #0
  40512c:	lsl	x11, x8, x11
  405130:	b	405118 <ferror@plt+0x3a58>
  405134:	orr	x2, x11, x8
  405138:	cbz	x2, 4051e4 <ferror@plt+0x3b24>
  40513c:	lsr	x0, x11, #47
  405140:	mov	x2, x8
  405144:	eor	x0, x0, #0x1
  405148:	mov	x10, #0x7fff                	// #32767
  40514c:	and	w0, w0, #0x1
  405150:	mov	x15, #0x3                   	// #3
  405154:	lsr	x8, x9, #63
  405158:	ubfx	x12, x9, #0, #48
  40515c:	ubfx	x7, x9, #48, #15
  405160:	and	w3, w8, #0xff
  405164:	mov	x16, x8
  405168:	cbz	w7, 4051f4 <ferror@plt+0x3b34>
  40516c:	mov	w8, #0x7fff                	// #32767
  405170:	cmp	w7, w8
  405174:	b.eq	405254 <ferror@plt+0x3b94>  // b.none
  405178:	and	x7, x7, #0xffff
  40517c:	extr	x12, x12, x1, #61
  405180:	mov	x8, #0xffffffffffffc001    	// #-16383
  405184:	orr	x12, x12, #0x8000000000000
  405188:	lsl	x1, x1, #3
  40518c:	add	x7, x7, x8
  405190:	mov	x8, #0x0                   	// #0
  405194:	eor	w5, w5, w3
  405198:	orr	x3, x8, x15, lsl #2
  40519c:	add	x10, x7, x10
  4051a0:	sub	x3, x3, #0x1
  4051a4:	and	x5, x5, #0xff
  4051a8:	add	x9, x10, #0x1
  4051ac:	cmp	x3, #0xe
  4051b0:	b.hi	4052c8 <ferror@plt+0x3c08>  // b.pmore
  4051b4:	cmp	w3, #0xe
  4051b8:	b.hi	4052c8 <ferror@plt+0x3c08>  // b.pmore
  4051bc:	adrp	x7, 406000 <ferror@plt+0x4940>
  4051c0:	add	x7, x7, #0xa5c
  4051c4:	ldrh	w3, [x7, w3, uxtw #1]
  4051c8:	adr	x7, 4051d4 <ferror@plt+0x3b14>
  4051cc:	add	x3, x7, w3, sxth #2
  4051d0:	br	x3
  4051d4:	mov	x11, #0x0                   	// #0
  4051d8:	mov	x10, #0x0                   	// #0
  4051dc:	mov	x15, #0x1                   	// #1
  4051e0:	b	4050cc <ferror@plt+0x3a0c>
  4051e4:	mov	x11, #0x0                   	// #0
  4051e8:	mov	x10, #0x7fff                	// #32767
  4051ec:	mov	x15, #0x2                   	// #2
  4051f0:	b	4050cc <ferror@plt+0x3a0c>
  4051f4:	orr	x7, x12, x1
  4051f8:	cbz	x7, 405270 <ferror@plt+0x3bb0>
  4051fc:	clz	x13, x1
  405200:	cmp	x12, #0x0
  405204:	add	x13, x13, #0x40
  405208:	clz	x7, x12
  40520c:	csel	x9, x13, x7, eq  // eq = none
  405210:	sub	x13, x9, #0xf
  405214:	cmp	x13, #0x3c
  405218:	b.gt	405244 <ferror@plt+0x3b84>
  40521c:	add	w7, w13, #0x3
  405220:	mov	w14, #0x3d                  	// #61
  405224:	sub	w13, w14, w13
  405228:	lsl	x12, x12, x7
  40522c:	lsr	x13, x1, x13
  405230:	orr	x12, x13, x12
  405234:	lsl	x1, x1, x7
  405238:	mov	x7, #0xffffffffffffc011    	// #-16367
  40523c:	sub	x7, x7, x9
  405240:	b	405190 <ferror@plt+0x3ad0>
  405244:	sub	w12, w13, #0x3d
  405248:	lsl	x12, x1, x12
  40524c:	mov	x1, #0x0                   	// #0
  405250:	b	405238 <ferror@plt+0x3b78>
  405254:	orr	x7, x12, x1
  405258:	cbz	x7, 405284 <ferror@plt+0x3bc4>
  40525c:	tst	x12, #0x800000000000
  405260:	mov	x7, #0x7fff                	// #32767
  405264:	csinc	w0, w0, wzr, ne  // ne = any
  405268:	mov	x8, #0x3                   	// #3
  40526c:	b	405194 <ferror@plt+0x3ad4>
  405270:	mov	x12, #0x0                   	// #0
  405274:	mov	x1, #0x0                   	// #0
  405278:	mov	x7, #0x0                   	// #0
  40527c:	mov	x8, #0x1                   	// #1
  405280:	b	405194 <ferror@plt+0x3ad4>
  405284:	mov	x12, #0x0                   	// #0
  405288:	mov	x1, #0x0                   	// #0
  40528c:	mov	x7, #0x7fff                	// #32767
  405290:	mov	x8, #0x2                   	// #2
  405294:	b	405194 <ferror@plt+0x3ad4>
  405298:	mov	x12, x11
  40529c:	mov	x1, x2
  4052a0:	mov	x8, x15
  4052a4:	cmp	x8, #0x2
  4052a8:	b.eq	4056f4 <ferror@plt+0x4034>  // b.none
  4052ac:	cmp	x8, #0x3
  4052b0:	b.eq	4056e4 <ferror@plt+0x4024>  // b.none
  4052b4:	cmp	x8, #0x1
  4052b8:	b.ne	405428 <ferror@plt+0x3d68>  // b.any
  4052bc:	mov	x1, #0x0                   	// #0
  4052c0:	mov	x2, #0x0                   	// #0
  4052c4:	b	4056a8 <ferror@plt+0x3fe8>
  4052c8:	lsr	x14, x2, #32
  4052cc:	and	x15, x1, #0xffffffff
  4052d0:	lsr	x4, x1, #32
  4052d4:	and	x2, x2, #0xffffffff
  4052d8:	mul	x1, x14, x15
  4052dc:	mul	x3, x15, x2
  4052e0:	madd	x13, x4, x2, x1
  4052e4:	mul	x17, x14, x4
  4052e8:	add	x13, x13, x3, lsr #32
  4052ec:	cmp	x1, x13
  4052f0:	b.ls	4052fc <ferror@plt+0x3c3c>  // b.plast
  4052f4:	mov	x1, #0x100000000           	// #4294967296
  4052f8:	add	x17, x17, x1
  4052fc:	and	x3, x3, #0xffffffff
  405300:	and	x1, x12, #0xffffffff
  405304:	lsr	x7, x13, #32
  405308:	add	x13, x3, x13, lsl #32
  40530c:	lsr	x3, x12, #32
  405310:	mul	x12, x14, x1
  405314:	mul	x18, x2, x1
  405318:	madd	x2, x3, x2, x12
  40531c:	mul	x14, x14, x3
  405320:	add	x8, x2, x18, lsr #32
  405324:	cmp	x12, x8
  405328:	b.ls	405334 <ferror@plt+0x3c74>  // b.plast
  40532c:	mov	x2, #0x100000000           	// #4294967296
  405330:	add	x14, x14, x2
  405334:	lsr	x16, x11, #32
  405338:	and	x11, x11, #0xffffffff
  40533c:	and	x18, x18, #0xffffffff
  405340:	add	x14, x14, x8, lsr #32
  405344:	add	x18, x18, x8, lsl #32
  405348:	mul	x8, x15, x11
  40534c:	add	x7, x7, x18
  405350:	mul	x15, x16, x15
  405354:	mul	x2, x4, x16
  405358:	madd	x4, x4, x11, x15
  40535c:	add	x4, x4, x8, lsr #32
  405360:	cmp	x15, x4
  405364:	b.ls	405370 <ferror@plt+0x3cb0>  // b.plast
  405368:	mov	x12, #0x100000000           	// #4294967296
  40536c:	add	x2, x2, x12
  405370:	mul	x12, x16, x1
  405374:	and	x8, x8, #0xffffffff
  405378:	mul	x16, x3, x16
  40537c:	add	x15, x2, x4, lsr #32
  405380:	madd	x3, x3, x11, x12
  405384:	add	x8, x8, x4, lsl #32
  405388:	mul	x4, x11, x1
  40538c:	add	x3, x3, x4, lsr #32
  405390:	cmp	x12, x3
  405394:	b.ls	4053a0 <ferror@plt+0x3ce0>  // b.plast
  405398:	mov	x1, #0x100000000           	// #4294967296
  40539c:	add	x16, x16, x1
  4053a0:	and	x2, x4, #0xffffffff
  4053a4:	add	x7, x17, x7
  4053a8:	add	x2, x2, x3, lsl #32
  4053ac:	lsr	x3, x3, #32
  4053b0:	adds	x2, x2, x14
  4053b4:	cset	x4, cs  // cs = hs, nlast
  4053b8:	cmp	x7, x18
  4053bc:	cset	x1, cc  // cc = lo, ul, last
  4053c0:	adds	x2, x2, x1
  4053c4:	cset	x1, cs  // cs = hs, nlast
  4053c8:	cmp	x4, #0x0
  4053cc:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4053d0:	cinc	x3, x3, ne  // ne = any
  4053d4:	adds	x7, x7, x8
  4053d8:	cset	x1, cs  // cs = hs, nlast
  4053dc:	adds	x2, x2, x15
  4053e0:	cset	x4, cs  // cs = hs, nlast
  4053e4:	adds	x2, x2, x1
  4053e8:	cset	x1, cs  // cs = hs, nlast
  4053ec:	cmp	x4, #0x0
  4053f0:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4053f4:	orr	x13, x13, x7, lsl #13
  4053f8:	cinc	x1, x16, ne  // ne = any
  4053fc:	cmp	x13, #0x0
  405400:	add	x3, x1, x3
  405404:	cset	x1, ne  // ne = any
  405408:	orr	x7, x1, x7, lsr #51
  40540c:	orr	x1, x7, x2, lsl #13
  405410:	extr	x12, x3, x2, #51
  405414:	tbz	x3, #39, 4054b0 <ferror@plt+0x3df0>
  405418:	and	x2, x1, #0x1
  40541c:	orr	x1, x2, x1, lsr #1
  405420:	orr	x1, x1, x12, lsl #63
  405424:	lsr	x12, x12, #1
  405428:	mov	x2, #0x3fff                	// #16383
  40542c:	add	x3, x9, x2
  405430:	cmp	x3, #0x0
  405434:	b.le	40557c <ferror@plt+0x3ebc>
  405438:	tst	x1, #0x7
  40543c:	b.eq	4054c8 <ferror@plt+0x3e08>  // b.none
  405440:	and	x2, x6, #0xc00000
  405444:	orr	w0, w0, #0x10
  405448:	cmp	x2, #0x400, lsl #12
  40544c:	b.eq	4054b8 <ferror@plt+0x3df8>  // b.none
  405450:	cmp	x2, #0x800, lsl #12
  405454:	b.eq	4054c4 <ferror@plt+0x3e04>  // b.none
  405458:	cbnz	x2, 4054c8 <ferror@plt+0x3e08>
  40545c:	and	x2, x1, #0xf
  405460:	cmp	x2, #0x4
  405464:	b.eq	4054c8 <ferror@plt+0x3e08>  // b.none
  405468:	adds	x1, x1, #0x4
  40546c:	cinc	x12, x12, cs  // cs = hs, nlast
  405470:	b	4054c8 <ferror@plt+0x3e08>
  405474:	tbz	x11, #47, 405488 <ferror@plt+0x3dc8>
  405478:	tbnz	x12, #47, 405488 <ferror@plt+0x3dc8>
  40547c:	mov	x11, x12
  405480:	mov	x2, x1
  405484:	mov	x4, x16
  405488:	orr	x1, x11, #0x800000000000
  40548c:	mov	x5, x4
  405490:	mov	x3, #0x7fff                	// #32767
  405494:	b	4054e8 <ferror@plt+0x3e28>
  405498:	mov	x12, x11
  40549c:	mov	x1, x2
  4054a0:	mov	x5, x4
  4054a4:	b	4052a0 <ferror@plt+0x3be0>
  4054a8:	mov	x5, x16
  4054ac:	b	4052a4 <ferror@plt+0x3be4>
  4054b0:	mov	x9, x10
  4054b4:	b	405428 <ferror@plt+0x3d68>
  4054b8:	cbnz	x5, 4054c8 <ferror@plt+0x3e08>
  4054bc:	adds	x1, x1, #0x8
  4054c0:	b	40546c <ferror@plt+0x3dac>
  4054c4:	cbnz	x5, 4054bc <ferror@plt+0x3dfc>
  4054c8:	tbz	x12, #52, 4054d4 <ferror@plt+0x3e14>
  4054cc:	and	x12, x12, #0xffefffffffffffff
  4054d0:	add	x3, x9, #0x4, lsl #12
  4054d4:	mov	x4, #0x7ffe                	// #32766
  4054d8:	cmp	x3, x4
  4054dc:	b.gt	40551c <ferror@plt+0x3e5c>
  4054e0:	extr	x2, x12, x1, #3
  4054e4:	lsr	x1, x12, #3
  4054e8:	and	x3, x3, #0x7fff
  4054ec:	mov	x7, #0x0                   	// #0
  4054f0:	bfxil	x7, x1, #0, #48
  4054f4:	orr	w3, w3, w5, lsl #15
  4054f8:	fmov	d0, x2
  4054fc:	bfi	x7, x3, #48, #16
  405500:	fmov	v0.d[1], x7
  405504:	cbz	w0, 405514 <ferror@plt+0x3e54>
  405508:	str	q0, [sp, #16]
  40550c:	bl	405a08 <ferror@plt+0x4348>
  405510:	ldr	q0, [sp, #16]
  405514:	ldp	x29, x30, [sp], #32
  405518:	ret
  40551c:	and	x2, x6, #0xc00000
  405520:	cmp	x2, #0x400, lsl #12
  405524:	b.eq	405548 <ferror@plt+0x3e88>  // b.none
  405528:	cmp	x2, #0x800, lsl #12
  40552c:	b.eq	40555c <ferror@plt+0x3e9c>  // b.none
  405530:	cbnz	x2, 405570 <ferror@plt+0x3eb0>
  405534:	mov	x3, #0x7fff                	// #32767
  405538:	mov	w1, #0x14                  	// #20
  40553c:	orr	w0, w0, w1
  405540:	mov	x1, x2
  405544:	b	4054e8 <ferror@plt+0x3e28>
  405548:	cmp	x5, #0x0
  40554c:	mov	x3, #0x7fff                	// #32767
  405550:	csetm	x2, ne  // ne = any
  405554:	csel	x3, x3, x4, eq  // eq = none
  405558:	b	405538 <ferror@plt+0x3e78>
  40555c:	cmp	x5, #0x0
  405560:	mov	x3, #0x7fff                	// #32767
  405564:	csetm	x2, eq  // eq = none
  405568:	csel	x3, x3, x4, ne  // ne = any
  40556c:	b	405538 <ferror@plt+0x3e78>
  405570:	mov	x3, x4
  405574:	mov	x2, #0xffffffffffffffff    	// #-1
  405578:	b	405538 <ferror@plt+0x3e78>
  40557c:	mov	x4, #0x1                   	// #1
  405580:	sub	x3, x4, x3
  405584:	cmp	x3, #0x74
  405588:	b.gt	405670 <ferror@plt+0x3fb0>
  40558c:	cmp	x3, #0x3f
  405590:	b.gt	4055f8 <ferror@plt+0x3f38>
  405594:	mov	w4, #0x40                  	// #64
  405598:	sub	w4, w4, w3
  40559c:	lsr	x7, x1, x3
  4055a0:	lsl	x1, x1, x4
  4055a4:	cmp	x1, #0x0
  4055a8:	cset	x1, ne  // ne = any
  4055ac:	lsl	x2, x12, x4
  4055b0:	orr	x2, x2, x7
  4055b4:	orr	x2, x2, x1
  4055b8:	lsr	x1, x12, x3
  4055bc:	tst	x2, #0x7
  4055c0:	b.eq	40563c <ferror@plt+0x3f7c>  // b.none
  4055c4:	and	x3, x6, #0xc00000
  4055c8:	orr	w0, w0, #0x10
  4055cc:	cmp	x3, #0x400, lsl #12
  4055d0:	b.eq	40562c <ferror@plt+0x3f6c>  // b.none
  4055d4:	cmp	x3, #0x800, lsl #12
  4055d8:	b.eq	405638 <ferror@plt+0x3f78>  // b.none
  4055dc:	cbnz	x3, 40563c <ferror@plt+0x3f7c>
  4055e0:	and	x3, x2, #0xf
  4055e4:	cmp	x3, #0x4
  4055e8:	b.eq	40563c <ferror@plt+0x3f7c>  // b.none
  4055ec:	adds	x2, x2, #0x4
  4055f0:	cinc	x1, x1, cs  // cs = hs, nlast
  4055f4:	b	40563c <ferror@plt+0x3f7c>
  4055f8:	sub	w2, w3, #0x40
  4055fc:	mov	w4, #0x80                  	// #128
  405600:	sub	w4, w4, w3
  405604:	cmp	x3, #0x40
  405608:	lsr	x2, x12, x2
  40560c:	lsl	x12, x12, x4
  405610:	csel	x12, x12, xzr, ne  // ne = any
  405614:	orr	x1, x12, x1
  405618:	cmp	x1, #0x0
  40561c:	cset	x1, ne  // ne = any
  405620:	orr	x2, x2, x1
  405624:	mov	x1, #0x0                   	// #0
  405628:	b	4055bc <ferror@plt+0x3efc>
  40562c:	cbnz	x5, 40563c <ferror@plt+0x3f7c>
  405630:	adds	x2, x2, #0x8
  405634:	b	4055f0 <ferror@plt+0x3f30>
  405638:	cbnz	x5, 405630 <ferror@plt+0x3f70>
  40563c:	tbz	x1, #51, 405658 <ferror@plt+0x3f98>
  405640:	orr	w0, w0, #0x10
  405644:	mov	x1, #0x0                   	// #0
  405648:	mov	x2, #0x0                   	// #0
  40564c:	mov	x3, #0x1                   	// #1
  405650:	orr	w0, w0, #0x8
  405654:	b	4054e8 <ferror@plt+0x3e28>
  405658:	mov	x3, #0x0                   	// #0
  40565c:	extr	x2, x1, x2, #3
  405660:	lsr	x1, x1, #3
  405664:	tbnz	w0, #4, 405650 <ferror@plt+0x3f90>
  405668:	tbz	w6, #11, 4054e8 <ferror@plt+0x3e28>
  40566c:	b	405650 <ferror@plt+0x3f90>
  405670:	orr	x2, x1, x12
  405674:	cbz	x2, 4056a0 <ferror@plt+0x3fe0>
  405678:	and	x6, x6, #0xc00000
  40567c:	orr	w0, w0, #0x10
  405680:	cmp	x6, #0x400, lsl #12
  405684:	b.eq	4056b0 <ferror@plt+0x3ff0>  // b.none
  405688:	cmp	x6, #0x800, lsl #12
  40568c:	b.eq	4056c0 <ferror@plt+0x4000>  // b.none
  405690:	cmp	x6, #0x0
  405694:	mov	x2, #0x5                   	// #5
  405698:	csel	x4, x4, x2, ne  // ne = any
  40569c:	lsr	x2, x4, #3
  4056a0:	orr	w0, w0, #0x8
  4056a4:	mov	x1, #0x0                   	// #0
  4056a8:	mov	x3, #0x0                   	// #0
  4056ac:	b	4054e8 <ferror@plt+0x3e28>
  4056b0:	cmp	x5, #0x0
  4056b4:	mov	x2, #0x9                   	// #9
  4056b8:	csel	x4, x2, x4, eq  // eq = none
  4056bc:	b	40569c <ferror@plt+0x3fdc>
  4056c0:	cmp	x5, #0x0
  4056c4:	mov	x2, #0x9                   	// #9
  4056c8:	csel	x4, x2, x4, ne  // ne = any
  4056cc:	b	40569c <ferror@plt+0x3fdc>
  4056d0:	mov	x11, #0xffffffffffff        	// #281474976710655
  4056d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4056d8:	mov	w0, #0x1                   	// #1
  4056dc:	mov	x4, #0x0                   	// #0
  4056e0:	b	405488 <ferror@plt+0x3dc8>
  4056e4:	mov	x11, x12
  4056e8:	mov	x2, x1
  4056ec:	mov	x4, x5
  4056f0:	b	405488 <ferror@plt+0x3dc8>
  4056f4:	mov	x1, #0x0                   	// #0
  4056f8:	mov	x2, #0x0                   	// #0
  4056fc:	b	405490 <ferror@plt+0x3dd0>
  405700:	cmp	w0, #0x0
  405704:	cbz	w0, 40574c <ferror@plt+0x408c>
  405708:	lsr	w1, w0, #31
  40570c:	cneg	w0, w0, lt  // lt = tstop
  405710:	clz	x3, x0
  405714:	mov	w2, #0x403e                	// #16446
  405718:	sub	w2, w2, w3
  40571c:	mov	w3, #0x402f                	// #16431
  405720:	sxtw	x4, w2
  405724:	sub	w2, w3, w2
  405728:	lsl	x0, x0, x2
  40572c:	mov	x3, #0x0                   	// #0
  405730:	orr	w1, w4, w1, lsl #15
  405734:	bfxil	x3, x0, #0, #48
  405738:	mov	x2, #0x0                   	// #0
  40573c:	fmov	d0, x2
  405740:	bfi	x3, x1, #48, #16
  405744:	fmov	v0.d[1], x3
  405748:	ret
  40574c:	mov	x0, #0x0                   	// #0
  405750:	mov	x4, #0x0                   	// #0
  405754:	mov	x1, #0x0                   	// #0
  405758:	b	40572c <ferror@plt+0x406c>
  40575c:	stp	x29, x30, [sp, #-48]!
  405760:	mov	x29, sp
  405764:	str	x19, [sp, #16]
  405768:	str	q0, [sp, #32]
  40576c:	ldp	x0, x3, [sp, #32]
  405770:	mrs	x6, fpcr
  405774:	ubfx	x2, x3, #48, #15
  405778:	lsr	x4, x3, #63
  40577c:	add	x1, x2, #0x1
  405780:	ubfiz	x3, x3, #3, #48
  405784:	and	w4, w4, #0xff
  405788:	orr	x3, x3, x0, lsr #61
  40578c:	lsl	x5, x0, #3
  405790:	tst	x1, #0x7ffe
  405794:	b.eq	40588c <ferror@plt+0x41cc>  // b.none
  405798:	mov	x1, #0xffffffffffffc400    	// #-15360
  40579c:	add	x2, x2, x1
  4057a0:	cmp	x2, #0x7fe
  4057a4:	b.le	4057f4 <ferror@plt+0x4134>
  4057a8:	ands	x1, x6, #0xc00000
  4057ac:	b.eq	405914 <ferror@plt+0x4254>  // b.none
  4057b0:	cmp	x1, #0x400, lsl #12
  4057b4:	b.ne	4057d4 <ferror@plt+0x4114>  // b.any
  4057b8:	cmp	w4, #0x0
  4057bc:	mov	x2, #0x7ff                 	// #2047
  4057c0:	mov	x0, #0x7fe                 	// #2046
  4057c4:	csetm	x1, ne  // ne = any
  4057c8:	csel	x2, x2, x0, eq  // eq = none
  4057cc:	mov	w0, #0x14                  	// #20
  4057d0:	b	4058c8 <ferror@plt+0x4208>
  4057d4:	cmp	x1, #0x800, lsl #12
  4057d8:	b.ne	40591c <ferror@plt+0x425c>  // b.any
  4057dc:	cmp	w4, #0x0
  4057e0:	mov	x2, #0x7ff                 	// #2047
  4057e4:	mov	x0, #0x7fe                 	// #2046
  4057e8:	csetm	x1, eq  // eq = none
  4057ec:	csel	x2, x2, x0, ne  // ne = any
  4057f0:	b	4057cc <ferror@plt+0x410c>
  4057f4:	cmp	x2, #0x0
  4057f8:	b.gt	405874 <ferror@plt+0x41b4>
  4057fc:	cmn	x2, #0x34
  405800:	b.lt	405928 <ferror@plt+0x4268>  // b.tstop
  405804:	mov	x0, #0x3d                  	// #61
  405808:	sub	x8, x0, x2
  40580c:	orr	x3, x3, #0x8000000000000
  405810:	cmp	x8, #0x3f
  405814:	b.gt	405844 <ferror@plt+0x4184>
  405818:	add	w7, w2, #0x3
  40581c:	sub	w1, w0, w2
  405820:	lsr	x1, x5, x1
  405824:	lsl	x5, x5, x7
  405828:	cmp	x5, #0x0
  40582c:	cset	x0, ne  // ne = any
  405830:	lsl	x3, x3, x7
  405834:	orr	x1, x1, x0
  405838:	orr	x1, x3, x1
  40583c:	mov	x2, #0x0                   	// #0
  405840:	b	405884 <ferror@plt+0x41c4>
  405844:	add	w0, w2, #0x43
  405848:	mov	w1, #0xfffffffd            	// #-3
  40584c:	sub	w1, w1, w2
  405850:	cmp	x8, #0x40
  405854:	lsr	x1, x3, x1
  405858:	lsl	x3, x3, x0
  40585c:	csel	x3, x3, xzr, ne  // ne = any
  405860:	orr	x3, x3, x5
  405864:	cmp	x3, #0x0
  405868:	cset	x0, ne  // ne = any
  40586c:	orr	x1, x1, x0
  405870:	b	40583c <ferror@plt+0x417c>
  405874:	cmp	xzr, x0, lsl #7
  405878:	cset	x1, ne  // ne = any
  40587c:	orr	x1, x1, x5, lsr #60
  405880:	orr	x1, x1, x3, lsl #4
  405884:	mov	w0, #0x0                   	// #0
  405888:	b	4058c8 <ferror@plt+0x4208>
  40588c:	orr	x1, x3, x5
  405890:	cbnz	x2, 4058a0 <ferror@plt+0x41e0>
  405894:	cmp	x1, #0x0
  405898:	cset	x1, ne  // ne = any
  40589c:	b	405884 <ferror@plt+0x41c4>
  4058a0:	cbz	x1, 405930 <ferror@plt+0x4270>
  4058a4:	mov	x1, #0x7fff                	// #32767
  4058a8:	lsr	x0, x3, #50
  4058ac:	cmp	x2, x1
  4058b0:	extr	x1, x3, x5, #60
  4058b4:	eor	w0, w0, #0x1
  4058b8:	and	x1, x1, #0xfffffffffffffff8
  4058bc:	csel	w0, w0, wzr, eq  // eq = none
  4058c0:	orr	x1, x1, #0x40000000000000
  4058c4:	mov	x2, #0x7ff                 	// #2047
  4058c8:	cmp	x2, #0x0
  4058cc:	cset	w3, eq  // eq = none
  4058d0:	cmp	x1, #0x0
  4058d4:	csel	w3, w3, wzr, ne  // ne = any
  4058d8:	tst	x1, #0x7
  4058dc:	b.eq	40594c <ferror@plt+0x428c>  // b.none
  4058e0:	and	x5, x6, #0xc00000
  4058e4:	orr	w0, w0, #0x10
  4058e8:	cmp	x5, #0x400, lsl #12
  4058ec:	b.eq	405938 <ferror@plt+0x4278>  // b.none
  4058f0:	cmp	x5, #0x800, lsl #12
  4058f4:	b.eq	405944 <ferror@plt+0x4284>  // b.none
  4058f8:	cbnz	x5, 40590c <ferror@plt+0x424c>
  4058fc:	and	x5, x1, #0xf
  405900:	cmp	x5, #0x4
  405904:	b.eq	40590c <ferror@plt+0x424c>  // b.none
  405908:	add	x1, x1, #0x4
  40590c:	cbz	w3, 40595c <ferror@plt+0x429c>
  405910:	b	405958 <ferror@plt+0x4298>
  405914:	mov	x2, #0x7ff                 	// #2047
  405918:	b	4057cc <ferror@plt+0x410c>
  40591c:	mov	x1, #0xffffffffffffffff    	// #-1
  405920:	mov	x2, #0x7fe                 	// #2046
  405924:	b	4057cc <ferror@plt+0x410c>
  405928:	mov	x1, #0x1                   	// #1
  40592c:	b	40583c <ferror@plt+0x417c>
  405930:	mov	x2, #0x7ff                 	// #2047
  405934:	b	405884 <ferror@plt+0x41c4>
  405938:	cbnz	w4, 40590c <ferror@plt+0x424c>
  40593c:	add	x1, x1, #0x8
  405940:	b	40590c <ferror@plt+0x424c>
  405944:	cbz	w4, 40590c <ferror@plt+0x424c>
  405948:	b	40593c <ferror@plt+0x427c>
  40594c:	cbz	w3, 40595c <ferror@plt+0x429c>
  405950:	tbnz	w0, #4, 405958 <ferror@plt+0x4298>
  405954:	tbz	w6, #11, 40595c <ferror@plt+0x429c>
  405958:	orr	w0, w0, #0x8
  40595c:	tbz	x1, #55, 405970 <ferror@plt+0x42b0>
  405960:	add	x2, x2, #0x1
  405964:	cmp	x2, #0x7ff
  405968:	b.eq	4059b4 <ferror@plt+0x42f4>  // b.none
  40596c:	and	x1, x1, #0xff7fffffffffffff
  405970:	lsr	x1, x1, #3
  405974:	cmp	x2, #0x7ff
  405978:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  40597c:	mov	x3, x1
  405980:	orr	x1, x1, #0x8000000000000
  405984:	ubfiz	x2, x2, #52, #11
  405988:	csel	x1, x1, x3, ne  // ne = any
  40598c:	and	x4, x4, #0xff
  405990:	and	x1, x1, #0xfffffffffffff
  405994:	orr	x1, x2, x1
  405998:	orr	x19, x1, x4, lsl #63
  40599c:	cbz	w0, 4059a4 <ferror@plt+0x42e4>
  4059a0:	bl	405a08 <ferror@plt+0x4348>
  4059a4:	fmov	d0, x19
  4059a8:	ldr	x19, [sp, #16]
  4059ac:	ldp	x29, x30, [sp], #48
  4059b0:	ret
  4059b4:	ands	x1, x6, #0xc00000
  4059b8:	b.eq	4059d4 <ferror@plt+0x4314>  // b.none
  4059bc:	cmp	x1, #0x400, lsl #12
  4059c0:	b.ne	4059e0 <ferror@plt+0x4320>  // b.any
  4059c4:	cmp	w4, #0x0
  4059c8:	mov	x3, #0x7fe                 	// #2046
  4059cc:	csetm	x1, ne  // ne = any
  4059d0:	csel	x2, x2, x3, eq  // eq = none
  4059d4:	mov	w3, #0x14                  	// #20
  4059d8:	orr	w0, w0, w3
  4059dc:	b	405970 <ferror@plt+0x42b0>
  4059e0:	cmp	x1, #0x800, lsl #12
  4059e4:	b.ne	4059fc <ferror@plt+0x433c>  // b.any
  4059e8:	cmp	w4, #0x0
  4059ec:	mov	x3, #0x7fe                 	// #2046
  4059f0:	csetm	x1, eq  // eq = none
  4059f4:	csel	x2, x2, x3, ne  // ne = any
  4059f8:	b	4059d4 <ferror@plt+0x4314>
  4059fc:	mov	x1, #0xffffffffffffffff    	// #-1
  405a00:	mov	x2, #0x7fe                 	// #2046
  405a04:	b	4059d4 <ferror@plt+0x4314>
  405a08:	tbz	w0, #0, 405a18 <ferror@plt+0x4358>
  405a0c:	movi	v1.2s, #0x0
  405a10:	fdiv	s0, s1, s1
  405a14:	mrs	x1, fpsr
  405a18:	tbz	w0, #1, 405a2c <ferror@plt+0x436c>
  405a1c:	fmov	s1, #1.000000000000000000e+00
  405a20:	movi	v2.2s, #0x0
  405a24:	fdiv	s0, s1, s2
  405a28:	mrs	x1, fpsr
  405a2c:	tbz	w0, #2, 405a4c <ferror@plt+0x438c>
  405a30:	mov	w1, #0x7f7fffff            	// #2139095039
  405a34:	fmov	s1, w1
  405a38:	mov	w1, #0xc5ae                	// #50606
  405a3c:	movk	w1, #0x749d, lsl #16
  405a40:	fmov	s2, w1
  405a44:	fadd	s0, s1, s2
  405a48:	mrs	x1, fpsr
  405a4c:	tbz	w0, #3, 405a5c <ferror@plt+0x439c>
  405a50:	movi	v1.2s, #0x80, lsl #16
  405a54:	fmul	s0, s1, s1
  405a58:	mrs	x1, fpsr
  405a5c:	tbz	w0, #4, 405a74 <ferror@plt+0x43b4>
  405a60:	mov	w0, #0x7f7fffff            	// #2139095039
  405a64:	fmov	s2, #1.000000000000000000e+00
  405a68:	fmov	s1, w0
  405a6c:	fsub	s0, s1, s2
  405a70:	mrs	x0, fpsr
  405a74:	ret
  405a78:	stp	x29, x30, [sp, #-64]!
  405a7c:	mov	x29, sp
  405a80:	stp	x19, x20, [sp, #16]
  405a84:	adrp	x20, 417000 <ferror@plt+0x15940>
  405a88:	add	x20, x20, #0xdd0
  405a8c:	stp	x21, x22, [sp, #32]
  405a90:	adrp	x21, 417000 <ferror@plt+0x15940>
  405a94:	add	x21, x21, #0xdc8
  405a98:	sub	x20, x20, x21
  405a9c:	mov	w22, w0
  405aa0:	stp	x23, x24, [sp, #48]
  405aa4:	mov	x23, x1
  405aa8:	mov	x24, x2
  405aac:	bl	4013f0 <memcpy@plt-0x40>
  405ab0:	cmp	xzr, x20, asr #3
  405ab4:	b.eq	405ae0 <ferror@plt+0x4420>  // b.none
  405ab8:	asr	x20, x20, #3
  405abc:	mov	x19, #0x0                   	// #0
  405ac0:	ldr	x3, [x21, x19, lsl #3]
  405ac4:	mov	x2, x24
  405ac8:	add	x19, x19, #0x1
  405acc:	mov	x1, x23
  405ad0:	mov	w0, w22
  405ad4:	blr	x3
  405ad8:	cmp	x20, x19
  405adc:	b.ne	405ac0 <ferror@plt+0x4400>  // b.any
  405ae0:	ldp	x19, x20, [sp, #16]
  405ae4:	ldp	x21, x22, [sp, #32]
  405ae8:	ldp	x23, x24, [sp, #48]
  405aec:	ldp	x29, x30, [sp], #64
  405af0:	ret
  405af4:	nop
  405af8:	ret
  405afc:	nop
  405b00:	adrp	x2, 418000 <ferror@plt+0x16940>
  405b04:	mov	x1, #0x0                   	// #0
  405b08:	ldr	x2, [x2, #344]
  405b0c:	b	4014d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405b10 <.fini>:
  405b10:	stp	x29, x30, [sp, #-16]!
  405b14:	mov	x29, sp
  405b18:	ldp	x29, x30, [sp], #16
  405b1c:	ret
