I 000053 55 694           1272484166003 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272484166004 2010.04.28 22:49:26)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272484166187 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272484166186 2010.04.28 22:49:26)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272484166294 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272484166294 2010.04.28 22:49:26)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272484166483 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272484166482 2010.04.28 22:49:26)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000053 55 694           1272484186025 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272484186026 2010.04.28 22:49:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272484186148 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272484186148 2010.04.28 22:49:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272484186258 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272484186257 2010.04.28 22:49:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272484186376 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272484186376 2010.04.28 22:49:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000053 55 694           1272484246205 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272484246205 2010.04.28 22:50:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272484246332 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272484246331 2010.04.28 22:50:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272484246600 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272484246600 2010.04.28 22:50:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272484246701 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272484246700 2010.04.28 22:50:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272484246799 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272484246799 2010.04.28 22:50:46)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1272530548174 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272530548174 2010.04.29 11:42:28)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272530548464 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272530548464 2010.04.29 11:42:28)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272530548560 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272530548560 2010.04.29 11:42:28)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272530548645 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272530548645 2010.04.29 11:42:28)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272530548729 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272530548729 2010.04.29 11:42:28)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1272530619525 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272530619525 2010.04.29 11:43:39)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272530619621 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272530619620 2010.04.29 11:43:39)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272530619697 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272530619697 2010.04.29 11:43:39)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272530619771 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272530619770 2010.04.29 11:43:39)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272530619855 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272530619854 2010.04.29 11:43:39)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1272530669470 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272530669470 2010.04.29 11:44:29)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272530669569 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272530669569 2010.04.29 11:44:29)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272530669646 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272530669645 2010.04.29 11:44:29)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272530669727 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272530669727 2010.04.29 11:44:29)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272530669814 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272530669813 2010.04.29 11:44:29)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1272530841823 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272530841823 2010.04.29 11:47:21)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272530841936 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272530841935 2010.04.29 11:47:21)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272530842012 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272530842012 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272530842095 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272530842094 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272530842179 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272530842178 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000051 55 997           1272530842261 struct_xor
(_unit VHDL (desc_struct_xor 0 51 (struct_xor 0 55 ))
  (_version v33)
  (_time 1272530842260 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548788)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 61 (_component xor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 53 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000052 55 1003          1272530842298 struct_xnor
(_unit VHDL (descr_struct_xnor 0 60 (struct_xnor 0 68 ))
  (_version v33)
  (_time 1272530842297 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530669923)
    (_use )
  )
  (_component
    (xnor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 74 (_component xnor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xnor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 62 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000051 55 998           1272530842329 struct_and
(_unit VHDL (descr_struct_and 0 69 (struct_and 0 81 ))
  (_version v33)
  (_time 1272530842329 2010.04.29 11:47:22)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548833)
    (_use )
  )
  (_component
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 87 (_component and_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . and_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000053 55 694           1272560192470 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272560192469 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272560192620 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272560192619 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272560192729 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272560192729 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272560192810 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272560192809 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272560192890 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272560192889 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000051 55 997           1272560193000 struct_xor
(_unit VHDL (desc_struct_xor 0 51 (struct_xor 0 55 ))
  (_version v33)
  (_time 1272560192999 2010.04.29 19:56:32)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548788)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 61 (_component xor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 53 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000052 55 1003          1272560193040 struct_xnor
(_unit VHDL (descr_struct_xnor 0 60 (struct_xnor 0 68 ))
  (_version v33)
  (_time 1272560193039 2010.04.29 19:56:33)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530669923)
    (_use )
  )
  (_component
    (xnor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 74 (_component xnor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xnor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 62 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000051 55 998           1272560193080 struct_and
(_unit VHDL (descr_struct_and 0 69 (struct_and 0 81 ))
  (_version v33)
  (_time 1272560193079 2010.04.29 19:56:33)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548833)
    (_use )
  )
  (_component
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 87 (_component and_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . and_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000053 55 694           1272560196888 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1272560196887 2010.04.29 19:56:36)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133702)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1272560196998 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1272560196997 2010.04.29 19:56:36)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1272560197098 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1272560197097 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1272560197188 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1272560197187 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133871)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1272560197268 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1272560197267 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000051 55 997           1272560197408 struct_xor
(_unit VHDL (desc_struct_xor 0 51 (struct_xor 0 55 ))
  (_version v33)
  (_time 1272560197407 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548788)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 61 (_component xor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 53 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000052 55 1003          1272560197478 struct_xnor
(_unit VHDL (descr_struct_xnor 0 60 (struct_xnor 0 68 ))
  (_version v33)
  (_time 1272560197477 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530669923)
    (_use )
  )
  (_component
    (xnor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 74 (_component xnor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xnor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 62 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000051 55 998           1272560197608 struct_and
(_unit VHDL (descr_struct_and 0 69 (struct_and 0 81 ))
  (_version v33)
  (_time 1272560197607 2010.04.29 19:56:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548833)
    (_use )
  )
  (_component
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 87 (_component and_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . and_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000049 55 1657          1272560344599 conv_bcd
(_unit VHDL (convert_bcd 0 4 (conv_bcd 0 8 ))
  (_version v33)
  (_time 1272560344599 2010.04.29 19:59:04)
  (_source (\./src/subiect2.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272560344490)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 1 0 0 )
    (1 1 0 1 )
    (1 1 1 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 1 )
    (0 0 1 0 )
    (0 1 1 0 )
    (0 1 1 1 )
    (0 1 0 1 )
    (0 1 0 0 )
    (1 1 0 0 )
    (1 1 0 1 )
    (1 1 1 1 )
    (1 1 1 0 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 0 0 1 )
    (1 0 0 0 )
  )
  (_model . conv_bcd 1 -1
  )
)
I 000050 55 1449          1272575196501 convertor
(_unit VHDL (conv_2421 0 4 (convertor 0 8 ))
  (_version v33)
  (_time 1272575196501 2010.04.30 00:06:36)
  (_source (\./src/subiect3.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272573528329)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (1 1 1 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 1 1 1 )
  )
  (_model . convertor 1 -1
  )
)
I 000050 55 1484          1272585194050 convertor
(_unit VHDL (conv_excess3 0 4 (convertor 0 8 ))
  (_version v33)
  (_time 1272585194051 2010.04.30 02:53:14)
  (_source (\./src/subiect4.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272585151187)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 1 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 1 1 1 )
  )
  (_model . convertor 1 -1
  )
)
I 000052 55 1485          1272647726786 codificator
(_unit VHDL (codif 0 5 (codificator 0 9 ))
  (_version v33)
  (_time 1272647726786 2010.04.30 20:15:26)
  (_source (\./src/subiect5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272647660013)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{0~to~9}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal a ~SIGNED{0~to~9}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~SIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (101 114 111 97 114 101 32 108 97 32 105 110 116 114 111 100 117 99 101 114 101 )
  )
  (_model . codificator 1 -1
  )
)
I 000052 55 1485          1272647743071 codificator
(_unit VHDL (codif 0 5 (codificator 0 9 ))
  (_version v33)
  (_time 1272647743071 2010.04.30 20:15:43)
  (_source (\./src/subiect5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272647660013)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{0~to~9}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal a ~SIGNED{0~to~9}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~SIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (101 114 111 97 114 101 32 108 97 32 105 110 116 114 111 100 117 99 101 114 101 )
  )
  (_model . codificator 1 -1
  )
)
I 000054 55 1488          1272648885795 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1272648885796 2010.04.30 20:34:45)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272648885706)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~SIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~SIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
I 000045 55 1290          1272651304612 muxx
(_unit VHDL (mux 0 4 (muxx 0 10 ))
  (_version v33)
  (_time 1272651304612 2010.04.30 21:15:04)
  (_source (\./src/subiect8.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272651269554)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \2\ (_entity ((i 2)))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_model . muxx 3 -1
  )
)
I 000045 55 1290          1272662094017 muxx
(_unit VHDL (mux 0 4 (muxx 0 10 ))
  (_version v33)
  (_time 1272662094018 2010.05.01 00:14:54)
  (_source (\./src/subiect8.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272662093918)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 7 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_model . muxx 3 -1
  )
)
I 000047 55 1316          1272662758311 demuxx
(_unit VHDL (demux 0 4 (demuxx 0 10 ))
  (_version v33)
  (_time 1272662758311 2010.05.01 00:25:58)
  (_source (\./src/subiect9.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272662758206)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_split (2)
  )
  (_model . demuxx 3 -1
  )
)
I 000053 55 1056          1272731569260 flux_de_date
(_unit VHDL (comparator 0 4 (flux_de_date 0 22 ))
  (_version v33)
  (_time 1272731569260 2010.05.01 19:32:49)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . flux_de_date 1 -1
  )
)
I 000050 55 699           1272731569459 poarta_si
(_unit VHDL (si 0 38 (poarta_si 0 42 ))
  (_version v33)
  (_time 1272731569459 2010.05.01 19:32:49)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569422)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000052 55 2071          1272731569543 structurala
(_unit VHDL (comparator 0 4 (structurala 0 47 ))
  (_version v33)
  (_time 1272731569542 2010.05.01 19:32:49)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_component
    (coincidenta
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (si
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 58 (_component coincidenta )
    (_port
      ((a)(s1(0)))
      ((b)(s2(0)))
      ((c)(y1))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c2 0 59 (_component coincidenta )
    (_port
      ((a)(s2(1)))
      ((b)(s2(1)))
      ((c)(y2))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c3 0 60 (_component si )
    (_port
      ((a)(y1))
      ((b)(y2))
      ((c)(y(0)))
    )
    (_use (_entity . si)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000053 55 1056          1272731594386 flux_de_date
(_unit VHDL (comparator 0 4 (flux_de_date 0 22 ))
  (_version v33)
  (_time 1272731594386 2010.05.01 19:33:14)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . flux_de_date 1 -1
  )
)
I 000056 55 720           1272731594681 arh_coincidenta
(_unit VHDL (coincidenta 0 29 (arh_coincidenta 0 33 ))
  (_version v33)
  (_time 1272731594681 2010.05.01 19:33:14)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569363)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_coincidenta 1 -1
  )
)
I 000050 55 699           1272731594826 poarta_si
(_unit VHDL (si 0 38 (poarta_si 0 42 ))
  (_version v33)
  (_time 1272731594826 2010.05.01 19:33:14)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569422)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000052 55 2071          1272731594912 structurala
(_unit VHDL (comparator 0 4 (structurala 0 47 ))
  (_version v33)
  (_time 1272731594912 2010.05.01 19:33:14)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_component
    (coincidenta
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (si
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 58 (_component coincidenta )
    (_port
      ((a)(s1(0)))
      ((b)(s2(0)))
      ((c)(y1))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c2 0 59 (_component coincidenta )
    (_port
      ((a)(s2(1)))
      ((b)(s2(1)))
      ((c)(y2))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c3 0 60 (_component si )
    (_port
      ((a)(y1))
      ((b)(y2))
      ((c)(y(0)))
    )
    (_use (_entity . si)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000056 55 1058          1272731617589 comportamentala
(_unit VHDL (comparator 0 4 (comportamentala 0 8 ))
  (_version v33)
  (_time 1272731617589 2010.05.01 19:33:37)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000053 55 1056          1272731617667 flux_de_date
(_unit VHDL (comparator 0 4 (flux_de_date 0 22 ))
  (_version v33)
  (_time 1272731617667 2010.05.01 19:33:37)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . flux_de_date 1 -1
  )
)
I 000056 55 720           1272731617802 arh_coincidenta
(_unit VHDL (coincidenta 0 29 (arh_coincidenta 0 33 ))
  (_version v33)
  (_time 1272731617802 2010.05.01 19:33:37)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569363)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_coincidenta 1 -1
  )
)
I 000050 55 699           1272731617905 poarta_si
(_unit VHDL (si 0 38 (poarta_si 0 42 ))
  (_version v33)
  (_time 1272731617904 2010.05.01 19:33:37)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569422)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000052 55 2071          1272731617958 structurala
(_unit VHDL (comparator 0 4 (structurala 0 47 ))
  (_version v33)
  (_time 1272731617957 2010.05.01 19:33:37)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_component
    (coincidenta
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (si
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 58 (_component coincidenta )
    (_port
      ((a)(s1(0)))
      ((b)(s2(0)))
      ((c)(y1))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c2 0 59 (_component coincidenta )
    (_port
      ((a)(s2(1)))
      ((b)(s2(1)))
      ((c)(y2))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c3 0 60 (_component si )
    (_port
      ((a)(y1))
      ((b)(y2))
      ((c)(y(0)))
    )
    (_use (_entity . si)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000053 55 768           1273086735000 sau_exclusiv
(_unit VHDL (xor_b 0 3 (sau_exclusiv 0 7 ))
  (_version v33)
  (_time 1273086735001 2010.05.05 22:12:15)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273086734908)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000045 55 1312          1273096517332 muxx
(_unit VHDL (mux 0 5 (muxx 0 11 ))
  (_version v33)
  (_time 1273096517333 2010.05.06 00:55:17)
  (_source (\./src/subiect8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273096517239)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_model . muxx 3 -1
  )
)
I 000047 55 1316          1273096713698 demuxx
(_unit VHDL (demux 0 4 (demuxx 0 10 ))
  (_version v33)
  (_time 1273096713698 2010.05.06 00:58:33)
  (_source (\./src/subiect9.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272662758206)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_split (2)
  )
  (_model . demuxx 3 -1
  )
)
I 000044 55 1911          1273096779901 rom
(_unit VHDL (mem_rom 0 5 (rom 0 10 ))
  (_version v33)
  (_time 1273096779902 2010.05.06 00:59:39)
  (_source (\./src/subiect 15.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273096779806)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal cs ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~3}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 11 (_array ~UNSIGNED{0~to~3}~13 ((_to (i 0)(i 15))))))
    (_variable (_internal memorie matrice 0 14 (_process 0 ((((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 0))((i 1)))(((i 0))((i 0))((i 1))((i 0)))(((i 0))((i 0))((i 1))((i 1)))(((i 0))((i 1))((i 0))((i 0)))(((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 0)))(((i 0))((i 1))((i 1))((i 1)))(((i 1))((i 0))((i 0))((i 0)))(((i 1))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 0))((i 1))((i 1)))(((i 1))((i 1))((i 0))((i 0)))(((i 1))((i 1))((i 0))((i 1)))(((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1)))))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 15 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . rom 1 -1
  )
)
I 000053 55 768           1273129037527 sau_exclusiv
(_unit VHDL (xor_b 0 3 (sau_exclusiv 0 7 ))
  (_version v33)
  (_time 1273129037527 2010.05.06 09:57:17)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273086734908)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000050 55 719           1273129037742 poarta_si
(_unit VHDL (and_b 1 22 (poarta_si 1 16 ))
  (_version v33)
  (_time 1273129037742 2010.05.06 09:57:17)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 1 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 768           1273129037830 poarta_sau
(_unit VHDL (or_b 0 21 (poarta_sau 0 25 ))
  (_version v33)
  (_time 1273129037829 2010.05.06 09:57:17)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273129037795)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 646           1273129037911 poarta_nu
(_unit VHDL (not_b 1 42 (poarta_nu 1 34 ))
  (_version v33)
  (_time 1273129037910 2010.05.06 09:57:17)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 768           1273129049090 sau_exclusiv
(_unit VHDL (xor_b 0 3 (sau_exclusiv 0 7 ))
  (_version v33)
  (_time 1273129049090 2010.05.06 09:57:29)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273086734908)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000050 55 719           1273129049180 poarta_si
(_unit VHDL (and_b 1 22 (poarta_si 1 16 ))
  (_version v33)
  (_time 1273129049180 2010.05.06 09:57:29)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 1 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 768           1273129049257 poarta_sau
(_unit VHDL (or_b 0 21 (poarta_sau 0 25 ))
  (_version v33)
  (_time 1273129049256 2010.05.06 09:57:29)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273129037795)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 646           1273129049340 poarta_nu
(_unit VHDL (not_b 1 42 (poarta_nu 1 34 ))
  (_version v33)
  (_time 1273129049340 2010.05.06 09:57:29)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 768           1273129078067 sau_exclusiv
(_unit VHDL (xor_b 0 3 (sau_exclusiv 0 7 ))
  (_version v33)
  (_time 1273129078067 2010.05.06 09:57:58)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273086734908)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000050 55 719           1273129078172 poarta_si
(_unit VHDL (and_b 1 22 (poarta_si 1 16 ))
  (_version v33)
  (_time 1273129078171 2010.05.06 09:57:58)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 1 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 768           1273129078255 poarta_sau
(_unit VHDL (or_b 0 21 (poarta_sau 0 25 ))
  (_version v33)
  (_time 1273129078255 2010.05.06 09:57:58)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273129037795)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 646           1273129078329 poarta_nu
(_unit VHDL (not_b 1 42 (poarta_nu 1 34 ))
  (_version v33)
  (_time 1273129078328 2010.05.06 09:57:58)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 3138          1273129078408 scasator_arh
(_unit VHDL (scazator 0 39 (scasator_arh 0 43 ))
  (_version v33)
  (_time 1273129078407 2010.05.06 09:57:58)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273129049390)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 46 (_entity (_out ))))
      )
    )
    (not_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
    (or_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 62 (_component xor_b )
    (_port
      ((a)(an))
      ((b)(bn))
      ((c)(t))
      ((y)(d))
    )
    (_use (_entity . xor_b)
    )
  )
  (_instantiation c2 0 63 (_component not_b )
    (_port
      ((a)(an))
      ((b)(ann))
    )
    (_use (_entity . not_b)
    )
  )
  (_instantiation c3 0 64 (_component and_b )
    (_port
      ((a)(ann))
      ((b)(bn))
      ((y)(x1))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c4 0 65 (_component and_b )
    (_port
      ((a)(t))
      ((b)(bn))
      ((y)(x2))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c5 0 66 (_component and_b )
    (_port
      ((a)(t))
      ((b)(ann))
      ((y)(x3))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c6 0 67 (_component or_b )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((c)(x3))
      ((y)(y))
    )
    (_use (_entity . or_b)
    )
  )
  (_object
    (_port (_internal an ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal t ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal bn ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal d ~extSTD.STANDARD.BIT 0 41 (_entity (_out ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 41 (_entity (_out ))))
    (_signal (_internal ann ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000044 55 1490          1273133761308 ram
(_unit VHDL (ram_m 0 5 (ram 0 11 ))
  (_version v33)
  (_time 1273133761308 2010.05.06 11:16:01)
  (_source (\./src/subiect 16.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273133618390)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal ce ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal we ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~UNSIGNED{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~UNSIGNED{0~to~3}~13 ((_to (i 0)(i 15))))))
    (_variable (_internal memorie matrice 0 15 (_process 0 )))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ram 1 -1
  )
)
I 000053 55 694           1273135981690 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1273135981690 2010.05.06 11:53:01)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273135981610)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1273135981787 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1273135981786 2010.05.06 11:53:01)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1273135981862 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1273135981861 2010.05.06 11:53:01)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1273135981938 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1273135981938 2010.05.06 11:53:01)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273135981915)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1273135982018 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1273135982017 2010.05.06 11:53:02)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
V 000051 55 997           1273135982095 struct_xor
(_unit VHDL (desc_struct_xor 0 51 (struct_xor 0 55 ))
  (_version v33)
  (_time 1273135982094 2010.05.06 11:53:02)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548788)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 61 (_component xor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 53 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
V 000052 55 1003          1273135982124 struct_xnor
(_unit VHDL (descr_struct_xnor 0 60 (struct_xnor 0 68 ))
  (_version v33)
  (_time 1273135982124 2010.05.06 11:53:02)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530669923)
    (_use )
  )
  (_component
    (xnor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 74 (_component xnor_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . xnor_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 62 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
V 000051 55 998           1273135982155 struct_and
(_unit VHDL (descr_struct_and 0 69 (struct_and 0 81 ))
  (_version v33)
  (_time 1273135982154 2010.05.06 11:53:02)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272530548833)
    (_use )
  )
  (_component
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 83 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 87 (_component and_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(y))
    )
    (_use (_entity . and_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 70 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 71 (_entity (_out ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
V 000049 55 1657          1273135982212 conv_bcd
(_unit VHDL (convert_bcd 0 4 (conv_bcd 0 8 ))
  (_version v33)
  (_time 1273135982212 2010.05.06 11:53:02)
  (_source (\./src/subiect2.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272560344490)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 1 0 0 )
    (1 1 0 1 )
    (1 1 1 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 1 )
    (0 0 1 0 )
    (0 1 1 0 )
    (0 1 1 1 )
    (0 1 0 1 )
    (0 1 0 0 )
    (1 1 0 0 )
    (1 1 0 1 )
    (1 1 1 1 )
    (1 1 1 0 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 0 0 1 )
    (1 0 0 0 )
  )
  (_model . conv_bcd 1 -1
  )
)
V 000050 55 1449          1273135982310 convertor
(_unit VHDL (conv_2421 0 4 (convertor 0 8 ))
  (_version v33)
  (_time 1273135982309 2010.05.06 11:53:02)
  (_source (\./src/subiect3.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272573528329)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (1 1 1 0 )
    (1 1 1 1 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 1 1 1 )
  )
  (_model . convertor 1 -1
  )
)
V 000050 55 1484          1273135982415 convertor
(_unit VHDL (conv_excess3 0 4 (convertor 0 8 ))
  (_version v33)
  (_time 1273135982414 2010.05.06 11:53:02)
  (_source (\./src/subiect4.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272585151187)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal s ~UNSIGNED{3~downto~0}~13 0 11 (_process 0 )))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 0 1 0 )
    (1 0 1 1 )
    (1 1 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (1 1 1 1 )
  )
  (_model . convertor 1 -1
  )
)
I 000052 55 1485          1273135982721 codificator
(_unit VHDL (codif 0 5 (codificator 0 9 ))
  (_version v33)
  (_time 1273135982721 2010.05.06 11:53:02)
  (_source (\./src/subiect5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272647660013)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{0~to~9}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal a ~SIGNED{0~to~9}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~SIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (101 114 111 97 114 101 32 108 97 32 105 110 116 114 111 100 117 99 101 114 101 )
  )
  (_model . codificator 1 -1
  )
)
I 000054 55 1488          1273135982847 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1273135982847 2010.05.06 11:53:02)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272648885706)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~SIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~SIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
I 000045 55 1312          1273135982961 muxx
(_unit VHDL (mux 0 5 (muxx 0 11 ))
  (_version v33)
  (_time 1273135982961 2010.05.06 11:53:02)
  (_source (\./src/subiect8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273096517239)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_model . muxx 3 -1
  )
)
I 000047 55 1316          1273135983055 demuxx
(_unit VHDL (demux 0 4 (demuxx 0 10 ))
  (_version v33)
  (_time 1273135983055 2010.05.06 11:53:03)
  (_source (\./src/subiect9.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272662758206)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_split (2)
  )
  (_model . demuxx 3 -1
  )
)
I 000056 55 1058          1273135983151 comportamentala
(_unit VHDL (comparator 0 4 (comportamentala 0 8 ))
  (_version v33)
  (_time 1273135983151 2010.05.06 11:53:03)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . comportamentala 1 -1
  )
)
I 000053 55 1056          1273135983208 flux_de_date
(_unit VHDL (comparator 0 4 (flux_de_date 0 22 ))
  (_version v33)
  (_time 1273135983208 2010.05.06 11:53:03)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . flux_de_date 1 -1
  )
)
I 000056 55 720           1273135983325 arh_coincidenta
(_unit VHDL (coincidenta 0 29 (arh_coincidenta 0 33 ))
  (_version v33)
  (_time 1273135983324 2010.05.06 11:53:03)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569363)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_coincidenta 1 -1
  )
)
I 000050 55 699           1273135983430 poarta_si
(_unit VHDL (si 0 38 (poarta_si 0 42 ))
  (_version v33)
  (_time 1273135983429 2010.05.06 11:53:03)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569422)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000052 55 2071          1273135983484 structurala
(_unit VHDL (comparator 0 4 (structurala 0 47 ))
  (_version v33)
  (_time 1273135983484 2010.05.06 11:53:03)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_component
    (coincidenta
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (si
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 58 (_component coincidenta )
    (_port
      ((a)(s1(0)))
      ((b)(s2(0)))
      ((c)(y1))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c2 0 59 (_component coincidenta )
    (_port
      ((a)(s2(1)))
      ((b)(s2(1)))
      ((c)(y2))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c3 0 60 (_component si )
    (_port
      ((a)(y1))
      ((b)(y2))
      ((c)(y(0)))
    )
    (_use (_entity . si)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000053 55 768           1273135983527 sau_exclusiv
(_unit VHDL (xor_b 0 3 (sau_exclusiv 0 7 ))
  (_version v33)
  (_time 1273135983527 2010.05.06 11:53:03)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273135983495)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000050 55 719           1273135983613 poarta_si
(_unit VHDL (and_b 1 22 (poarta_si 1 16 ))
  (_version v33)
  (_time 1273135983612 2010.05.06 11:53:03)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 1 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 768           1273135983695 poarta_sau
(_unit VHDL (or_b 0 21 (poarta_sau 0 25 ))
  (_version v33)
  (_time 1273135983694 2010.05.06 11:53:03)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273135983665)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 23 (_entity (_out ))))
    (_process
      (line__27(_architecture 0 0 27 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 646           1273135983780 poarta_nu
(_unit VHDL (not_b 1 42 (poarta_nu 1 34 ))
  (_version v33)
  (_time 1273135983779 2010.05.06 11:53:03)
  (_source (\./src/subiect1.vhd\(\./src/subiect 13.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
V 000053 55 3138          1273135983858 scasator_arh
(_unit VHDL (scazator 0 39 (scasator_arh 0 43 ))
  (_version v33)
  (_time 1273135983857 2010.05.06 11:53:03)
  (_source (\./src/subiect 13.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273129049390)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 46 (_entity (_out ))))
      )
    )
    (not_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
    (or_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 62 (_component xor_b )
    (_port
      ((a)(an))
      ((b)(bn))
      ((c)(t))
      ((y)(d))
    )
    (_use (_entity . xor_b)
    )
  )
  (_instantiation c2 0 63 (_component not_b )
    (_port
      ((a)(an))
      ((b)(ann))
    )
    (_use (_entity . not_b)
    )
  )
  (_instantiation c3 0 64 (_component and_b )
    (_port
      ((a)(ann))
      ((b)(bn))
      ((y)(x1))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c4 0 65 (_component and_b )
    (_port
      ((a)(t))
      ((b)(bn))
      ((y)(x2))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c5 0 66 (_component and_b )
    (_port
      ((a)(t))
      ((b)(ann))
      ((y)(x3))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation c6 0 67 (_component or_b )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((c)(x3))
      ((y)(y))
    )
    (_use (_entity . or_b)
    )
  )
  (_object
    (_port (_internal an ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal t ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal bn ~extSTD.STANDARD.BIT 0 40 (_entity (_in ))))
    (_port (_internal d ~extSTD.STANDARD.BIT 0 41 (_entity (_out ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 41 (_entity (_out ))))
    (_signal (_internal ann ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 60 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
V 000044 55 1911          1273135983908 rom
(_unit VHDL (mem_rom 0 5 (rom 0 10 ))
  (_version v33)
  (_time 1273135983908 2010.05.06 11:53:03)
  (_source (\./src/subiect 15.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273096779806)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal cs ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~3}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 11 (_array ~UNSIGNED{0~to~3}~13 ((_to (i 0)(i 15))))))
    (_variable (_internal memorie matrice 0 14 (_process 0 ((((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 0))((i 1)))(((i 0))((i 0))((i 1))((i 0)))(((i 0))((i 0))((i 1))((i 1)))(((i 0))((i 1))((i 0))((i 0)))(((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 0)))(((i 0))((i 1))((i 1))((i 1)))(((i 1))((i 0))((i 0))((i 0)))(((i 1))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 0))((i 1))((i 1)))(((i 1))((i 1))((i 0))((i 0)))(((i 1))((i 1))((i 0))((i 1)))(((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1)))))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 15 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . rom 1 -1
  )
)
V 000044 55 1490          1273135983998 ram
(_unit VHDL (ram_m 0 5 (ram 0 11 ))
  (_version v33)
  (_time 1273135983998 2010.05.06 11:53:03)
  (_source (\./src/subiect 16.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273133618390)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal ce ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal we ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_type (_internal ~UNSIGNED{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~UNSIGNED{0~to~3}~13 ((_to (i 0)(i 15))))))
    (_variable (_internal memorie matrice 0 15 (_process 0 )))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 16 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ram 1 -1
  )
)
I 000048 55 1597          1273136713318 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 10 ))
  (_version v33)
  (_time 1273136713318 2010.05.06 12:05:13)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273136376269)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal j ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal x ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (1 1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
I 000048 55 1597          1273184748883 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 10 ))
  (_version v33)
  (_time 1273184748884 2010.05.07 01:25:48)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273136376269)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal j ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal x ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (1 1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
V 000049 55 1268          1273400266378 bistabil
(_unit VHDL (bistabil_d 0 5 (bistabil 0 9 ))
  (_version v33)
  (_time 1273400266378 2010.05.09 13:17:46)
  (_source (\./src/subiect 18.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1273399959680)
    (_use )
  )
  (_object
    (_port (_internal d ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal r ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal nq ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni )(_lastevent))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(4)))))
      (bd(_architecture 1 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(4)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . bistabil 2 -1
  )
)
V 000049 55 1344          1273403089640 bistabil
(_unit VHDL (bist_jk 0 5 (bistabil 0 9 ))
  (_version v33)
  (_time 1273403089640 2010.05.09 14:04:49)
  (_source (\./src/subiect 19.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1273403089554)
    (_use )
  )
  (_object
    (_port (_internal j ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal k ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni )(_lastevent))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(5)))))
      (jk(_architecture 1 0 18 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2))(_read(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . bistabil 2 -1
  )
)
V 000049 55 1267          1273403909727 bistabil
(_unit VHDL (bist_t 0 5 (bistabil 0 9 ))
  (_version v33)
  (_time 1273403909727 2010.05.09 14:18:29)
  (_source (\./src/subiect 20.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1273403862315)
    (_use )
  )
  (_object
    (_port (_internal t ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni )(_lastevent))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(4)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(3)(2))(_sensitivity(4)(1))(_read(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . bistabil 2 -1
  )
)
I 000044 55 1512          1273405157605 num
(_unit VHDL (numarator 0 5 (num 0 11 ))
  (_version v33)
  (_time 1273405157606 2010.05.09 14:39:17)
  (_source (\./src/subiect 21.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1273405019990)
    (_use )
  )
  (_object
    (_port (_internal r ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~UNSIGNED{7~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal a ~UNSIGNED{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{7~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal q ~UNSIGNED{7~downto~0}~122 0 9 (_entity (_inout ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4))(_sensitivity(0)(2))(_read(1)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 )
  )
  (_model . num 1 -1
  )
)
I 000044 55 1238          1273405168411 num
(_unit VHDL (numarator 0 5 (num 0 10 ))
  (_version v33)
  (_time 1273405168411 2010.05.09 14:39:28)
  (_source (\./src/subiect 21.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1273405168330)
    (_use )
  )
  (_object
    (_port (_internal r ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~UNSIGNED{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal a ~UNSIGNED{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{7~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal q ~UNSIGNED{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(0)(2))(_read(1)(3)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 )
  )
  (_model . num 1 -1
  )
)
I 000044 55 1243          1273868428582 num
(_unit VHDL (numarator 0 5 (num 0 10 ))
  (_version v33)
  (_time 1273868428582 2010.05.14 23:20:28)
  (_source (\./src/subiect22.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273868154916)
    (_use )
  )
  (_object
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal r ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2)(1))(_read(0)(3)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 0 )
    (0 0 0 0 )
  )
  (_model . num 1 -1
  )
)
I 000044 55 1378          1273906708798 reg
(_unit VHDL (registru 0 6 (reg 0 11 ))
  (_version v33)
  (_time 1273906708799 2010.05.15 09:58:28)
  (_source (\./src/subiect23.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273906609136)
    (_use )
  )
  (_object
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal dd ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal ds ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal r ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(3))(_read(0)(2)(1)(5)(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
  )
  (_model . reg 1 -1
  )
)
I 000044 55 1378          1273906930854 reg
(_unit VHDL (registru 0 6 (reg 0 11 ))
  (_version v33)
  (_time 1273906930854 2010.05.15 10:02:10)
  (_source (\./src/subiect23.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273906609136)
    (_use )
  )
  (_object
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal dd ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal ds ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal r ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(3))(_read(0)(2)(1)(5)(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
  )
  (_model . reg 1 -1
  )
)
V 000044 55 1378          1273906943624 reg
(_unit VHDL (registru 0 6 (reg 0 11 ))
  (_version v33)
  (_time 1273906943624 2010.05.15 10:02:23)
  (_source (\./src/subiect23.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273906609136)
    (_use )
  )
  (_object
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal dd ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal ds ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal r ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~122 0 9 (_entity (_inout ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(4)(3))(_read(0)(2)(1)(5)(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
  )
  (_model . reg 1 -1
  )
)
V 000045 55 1797          1273920108414 arh1
(_unit VHDL (generator 0 5 (arh1 0 11 ))
  (_version v33)
  (_time 1273920108414 2010.05.15 13:41:48)
  (_source (\./src/subiect24.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273920108240)
    (_use )
  )
  (_object
    (_port (_internal s ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal a ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal q ~BIT_VECTOR{0~to~3}~122 0 8 (_entity (_out ))))
    (_port (_internal plin ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal gol ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~BIT_VECTOR{0~to~3}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal memorie matrice 0 13 (_architecture (_uni ))))
    (_signal (_internal index ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i -1))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5)(6)(2))(_sensitivity(1)(0))(_read(5(3))(5(2))(5(1))(5(0))(6)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(4)(3))(_sensitivity(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)
  )
  (_static
    (0 0 0 0 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1792          1273920797455 arh1
(_unit VHDL (fifo 0 5 (arh1 0 11 ))
  (_version v33)
  (_time 1273920797455 2010.05.15 13:53:17)
  (_source (\./src/subiect25.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273920797348)
    (_use )
  )
  (_object
    (_port (_internal s ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal a ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal q ~BIT_VECTOR{0~to~3}~122 0 8 (_entity (_out ))))
    (_port (_internal plin ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal gol ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~BIT_VECTOR{0~to~3}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal memorie matrice 0 13 (_architecture (_uni ))))
    (_signal (_internal index ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i -1))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5)(6)(2))(_sensitivity(1)(0))(_read(5(3))(5(2))(5(1))(5(0))(6)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(4)(3))(_sensitivity(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)
  )
  (_static
    (0 0 0 0 )
  )
  (_model . arh1 2 -1
  )
)
V 000045 55 1792          1273920801958 arh1
(_unit VHDL (fifo 0 5 (arh1 0 11 ))
  (_version v33)
  (_time 1273920801958 2010.05.15 13:53:21)
  (_source (\./src/subiect25.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273920797348)
    (_use )
  )
  (_object
    (_port (_internal s ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal a ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal q ~BIT_VECTOR{0~to~3}~122 0 8 (_entity (_out ))))
    (_port (_internal plin ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal gol ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~BIT_VECTOR{0~to~3}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal memorie matrice 0 13 (_architecture (_uni ))))
    (_signal (_internal index ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i -1))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5)(6)(2))(_sensitivity(1)(0))(_read(5(3))(5(2))(5(1))(5(0))(6)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(4)(3))(_sensitivity(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)
  )
  (_static
    (0 0 0 0 )
  )
  (_model . arh1 2 -1
  )
)
V 000044 55 1745          1273921520144 arh
(_unit VHDL (lifo 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1273921520144 2010.05.15 14:05:20)
  (_source (\./src/subuect26.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273921520041)
    (_use )
  )
  (_object
    (_port (_internal s ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal a ~BIT_VECTOR{0~to~3}~12 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal q ~BIT_VECTOR{0~to~3}~122 0 8 (_entity (_out ))))
    (_port (_internal plin ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_port (_internal gol ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{0~to~3}~13 0 12 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_type (_internal matrice 0 12 (_array ~BIT_VECTOR{0~to~3}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal memorie matrice 0 13 (_architecture (_uni ))))
    (_signal (_internal index ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ((i -1))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(2))(_sensitivity(1)(0))(_read(5)(6)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(4)(3))(_sensitivity(6)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (5)
  )
  (_static
    (0 0 0 0 )
  )
  (_model . arh 2 -1
  )
)
I 000044 55 964           1273923656377 arh
(_unit VHDL (sum 0 5 (arh 0 9 ))
  (_version v33)
  (_time 1273923656378 2010.05.15 14:40:56)
  (_source (\./src/subiect27.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273923656288)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 964           1273923671635 arh
(_unit VHDL (sum 0 5 (arh 0 9 ))
  (_version v33)
  (_time 1273923671635 2010.05.15 14:41:11)
  (_source (\./src/subiect27.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273923656288)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 964           1273923679415 arh
(_unit VHDL (sum 0 5 (arh 0 9 ))
  (_version v33)
  (_time 1273923679416 2010.05.15 14:41:19)
  (_source (\./src/subiect27.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273923656288)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 2 -1
  )
)
V 000044 55 964           1273923685132 arh
(_unit VHDL (sum 0 5 (arh 0 9 ))
  (_version v33)
  (_time 1273923685132 2010.05.15 14:41:25)
  (_source (\./src/subiect27.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1273923656288)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cin ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal cout ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 1639          1273923685279 sim
(_unit VHDL (simulare 0 14 (sim 0 16 ))
  (_version v33)
  (_time 1273923685279 2010.05.15 14:41:25)
  (_source (\./src/subiect27.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273923656455)
    (_use )
  )
  (_component
    (sum
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal cin ~extSTD.STANDARD.BIT 0 18 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
        (_port (_internal cout ~extSTD.STANDARD.BIT 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation c 0 23 (_component sum )
    (_port
      ((a)(a))
      ((b)(b))
      ((cin)(cin))
      ((q)(q))
      ((cout)(cout))
    )
    (_use (_entity . sum)
    )
  )
  (_object
    (_signal (_internal a ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal b ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal cin ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_signal (_internal cout ~extSTD.STANDARD.BIT 0 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(1)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sim 3 -1
  )
)
I 000045 55 970           1274199794830 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199794830 2010.05.18 19:23:14)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
I 000045 55 970           1274199799492 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199799491 2010.05.18 19:23:19)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
I 000045 55 970           1274199831233 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199831233 2010.05.18 19:23:51)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
I 000045 55 970           1274199839237 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199839237 2010.05.18 19:23:59)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
I 000045 55 970           1274199858063 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199858063 2010.05.18 19:24:18)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
I 000044 55 1529          1274199858187 sim
(_unit VHDL (simulare 1 14 (sim 1 16 ))
  (_version v33)
  (_time 1274199858187 2010.05.18 19:24:18)
  (_source (\./src/subiect27.vhd\(\./src/subiect 28.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273923656455)
    (_use )
  )
  (_component
    (scad
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal cimp ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
        (_port (_internal coimp ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 1 23 (_component scad )
    (_port
      ((a)(a))
      ((b)(b))
      ((cimp)(cimp))
      ((q)(q))
      ((coimp)(coimp))
    )
    (_use (_entity . scad)
    )
  )
  (_object
    (_signal (_internal a ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal b ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal cimp ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal coimp ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 1 24 (_process (_wait_for)(_target(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sim 1 -1
  )
)
V 000045 55 970           1274199957304 scaz
(_unit VHDL (scad 0 5 (scaz 0 9 ))
  (_version v33)
  (_time 1274199957304 2010.05.18 19:25:57)
  (_source (\./src/subiect 28.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274199740167)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal cimp ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal coimp ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
      (line__12(_architecture 1 0 12 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . scaz 2 -1
  )
)
V 000044 55 1529          1274199957416 sim
(_unit VHDL (simulare 1 14 (sim 1 16 ))
  (_version v33)
  (_time 1274199957415 2010.05.18 19:25:57)
  (_source (\./src/subiect27.vhd\(\./src/subiect 28.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273923656455)
    (_use )
  )
  (_component
    (scad
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal cimp ~extSTD.STANDARD.BIT 1 18 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
        (_port (_internal coimp ~extSTD.STANDARD.BIT 1 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 1 23 (_component scad )
    (_port
      ((a)(a))
      ((b)(b))
      ((cimp)(cimp))
      ((q)(q))
      ((coimp)(coimp))
    )
    (_use (_entity . scad)
    )
  )
  (_object
    (_signal (_internal a ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal b ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal cimp ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_signal (_internal coimp ~extSTD.STANDARD.BIT 1 21 (_architecture (_uni ))))
    (_process
      (line__24(_architecture 0 1 24 (_process (_wait_for)(_target(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sim 1 -1
  )
)
I 000051 55 969           1274203085205 comparator
(_unit VHDL (comp 0 5 (comparator 0 9 ))
  (_version v33)
  (_time 1274203085205 2010.05.18 20:18:05)
  (_source (\./src/subiect 29.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274203085109)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal q ~BIT_VECTOR{0~to~1}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
  )
  (_model . comparator 1 -1
  )
)
V 000051 55 969           1274203098545 comparator
(_unit VHDL (comp 0 5 (comparator 0 9 ))
  (_version v33)
  (_time 1274203098545 2010.05.18 20:18:18)
  (_source (\./src/subiect 29.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274203085109)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal q ~BIT_VECTOR{0~to~1}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 )
    (0 1 )
    (1 0 )
  )
  (_model . comparator 1 -1
  )
)
I 000049 55 1504          1274203098659 simulare
(_unit VHDL (sim 0 15 (simulare 0 17 ))
  (_version v33)
  (_time 1274203098660 2010.05.18 20:18:18)
  (_source (\./src/subiect 29.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274203025425)
    (_use )
  )
  (_component
    (comp
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 19 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{0~to~1}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 25 (_component comp )
    (_port
      ((a)(a))
      ((b)(b))
      ((q)(q))
    )
    (_use (_entity . comp)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_signal (_internal a ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ))))
    (_signal (_internal b ~extSTD.STANDARD.BIT 0 22 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~132 0 23 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_signal (_internal q ~BIT_VECTOR{0~to~1}~132 0 23 (_architecture (_uni ))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(0)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . simulare 2 -1
  )
)
I 000050 55 1192          1274203683315 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274203683315 2010.05.18 20:28:03)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274203670877)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1192          1274206376462 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274206376462 2010.05.18 21:12:56)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274203670877)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1192          1274206468617 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274206468617 2010.05.18 21:14:28)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274203670877)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1185          1274206557240 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274206557240 2010.05.18 21:15:57)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274203670877)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1161          1274206612903 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274206612903 2010.05.18 21:16:52)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274206612829)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~3}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 3))))))
    (_port (_internal a ~UNSIGNED{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~1}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal sel ~UNSIGNED{0~to~1}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1185          1274207055031 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274207055031 2010.05.18 21:24:15)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274207054960)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1185          1274207377472 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274207377473 2010.05.18 21:29:37)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274207377393)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1185          1274207601568 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274207601568 2010.05.18 21:33:21)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274207377393)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000050 55 1163          1274207631896 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274207631896 2010.05.18 21:33:51)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274207631816)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
V 000050 55 1185          1274207797794 multiplex
(_unit VHDL (mux 0 5 (multiplex 0 10 ))
  (_version v33)
  (_time 1274207797795 2010.05.18 21:36:37)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274207797701)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . multiplex 1 -1
  )
)
I 000049 55 1920          1274207797906 simulare
(_unit VHDL (sim 0 22 (simulare 0 24 ))
  (_version v33)
  (_time 1274207797906 2010.05.18 21:36:37)
  (_source (\./src/subiect 30 .vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274207797870)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal a ~UNSIGNED{3~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal sel ~UNSIGNED{1~downto~0}~13 0 27 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 34 (_component mux )
    (_port
      ((a)(a))
      ((sel)(sel))
      ((q)(q))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{1~downto~0}~13 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~132 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~UNSIGNED{3~downto~0}~132 0 30 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~134 0 31 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~UNSIGNED{1~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 32 (_architecture (_uni ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(1)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (1 1 )
    (1 0 )
    (0 1 )
    (0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 0 )
    (0 1 0 0 )
    (1 0 0 0 )
  )
  (_model . simulare 2 -1
  )
)
V 000047 55 1316          1274207823772 demuxx
(_unit VHDL (demux 0 4 (demuxx 0 10 ))
  (_version v33)
  (_time 1274207823771 2010.05.18 21:37:03)
  (_source (\./src/subiect9.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1272662758206)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 5 \3\ (_entity ((i 3)))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_split (2)
  )
  (_model . demuxx 3 -1
  )
)
I 000052 55 1187          1274210041581 demultiplex
(_unit VHDL (demux 0 4 (demultiplex 0 9 ))
  (_version v33)
  (_time 1274210041581 2010.05.18 22:14:01)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274210041498)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (2)
  )
  (_model . demultiplex 1 -1
  )
)
I 000052 55 1187          1274210050797 demultiplex
(_unit VHDL (demux 0 4 (demultiplex 0 9 ))
  (_version v33)
  (_time 1274210050797 2010.05.18 22:14:10)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274210041498)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (2)
  )
  (_model . demultiplex 1 -1
  )
)
I 000052 55 1187          1274210074640 demultiplex
(_unit VHDL (demux 0 4 (demultiplex 0 9 ))
  (_version v33)
  (_time 1274210074640 2010.05.18 22:14:34)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274210041498)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (2)
  )
  (_model . demultiplex 1 -1
  )
)
I 000052 55 1187          1274210088190 demultiplex
(_unit VHDL (demux 0 4 (demultiplex 0 9 ))
  (_version v33)
  (_time 1274210088190 2010.05.18 22:14:48)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274210041498)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (2)
  )
  (_model . demultiplex 1 -1
  )
)
V 000049 55 1870          1274210088290 simulare
(_unit VHDL (sim 1 22 (simulare 1 22 ))
  (_version v33)
  (_time 1274210088290 2010.05.18 22:14:48)
  (_source (\./src/subiect 30 .vhd\(\./src/subiect 31.vhd\)))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274207797870)
    (_use )
  )
  (_component
    (demux
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 1 24 (_entity (_in ))))
        (_port (_internal sel ~UNSIGNED{1~downto~0}~13 1 25 (_entity (_in ))))
        (_port (_internal q ~UNSIGNED{3~downto~0}~13 1 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 1 32 (_component demux )
    (_port
      ((a)(a))
      ((sel)(sel))
      ((q)(q))
    )
    (_use (_entity . demux)
    )
  )
  (_object
    (_type (_internal ~UNSIGNED{1~downto~0}~13 1 25 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 1 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~extSTD.STANDARD.BIT 1 28 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~132 1 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~UNSIGNED{1~downto~0}~132 1 29 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~134 1 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal q ~UNSIGNED{3~downto~0}~134 1 30 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 1 33 (_assignment (_simple)(_target(1)))))
      (line__34(_architecture 1 1 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (1 1 )
    (1 0 )
    (0 1 )
    (0 0 )
  )
  (_model . simulare 2 -1
  )
)
V 000052 55 1187          1274211950301 demultiplex
(_unit VHDL (demux 0 4 (demultiplex 0 9 ))
  (_version v33)
  (_time 1274211950301 2010.05.18 22:45:50)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274210041498)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~UNSIGNED{1~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (2)
  )
  (_model . demultiplex 1 -1
  )
)
V 000049 55 1847          1274211950468 simulare
(_unit VHDL (simul 0 20 (simulare 0 22 ))
  (_version v33)
  (_time 1274211950468 2010.05.18 22:45:50)
  (_source (\./src/subiect 31.vhd\))
  (_use (std(standard))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274211950386)
    (_use )
  )
  (_component
    (demux
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 24 (_entity (_in ))))
        (_port (_internal sel ~UNSIGNED{1~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal q ~UNSIGNED{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 32 (_component demux )
    (_port
      ((a)(a))
      ((sel)(sel))
      ((q)(q))
    )
    (_use (_entity . demux)
    )
  )
  (_object
    (_type (_internal ~UNSIGNED{1~downto~0}~13 0 25 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~extSTD.STANDARD.BIT 0 28 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{1~downto~0}~132 0 29 (_array ~extSTD.STANDARD.BIT ((_downto (i 1)(i 0))))))
    (_signal (_internal sel ~UNSIGNED{1~downto~0}~132 0 29 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~134 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal q ~UNSIGNED{3~downto~0}~134 0 30 (_architecture (_uni ))))
    (_process
      (line__33(_architecture 0 0 33 (_assignment (_simple)(_target(1)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_target(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (1 1 )
    (1 0 )
    (0 1 )
    (0 0 )
  )
  (_model . simulare 2 -1
  )
)
I 000048 55 1418          1274304976599 buff3st
(_unit VHDL (buff 0 5 (buff3st 0 10 ))
  (_version v33)
  (_time 1274304976599 2010.05.20 00:36:16)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274304916678)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
  )
  (_model . buff3st 1 -1
  )
)
I 000048 55 1418          1274305073789 buff3st
(_unit VHDL (buff 0 5 (buff3st 0 10 ))
  (_version v33)
  (_time 1274305073789 2010.05.20 00:37:53)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274304916678)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
  )
  (_model . buff3st 1 -1
  )
)
I 000048 55 1418          1274305096914 buff3st
(_unit VHDL (buff 0 5 (buff3st 0 10 ))
  (_version v33)
  (_time 1274305096914 2010.05.20 00:38:16)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274304916678)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
  )
  (_model . buff3st 1 -1
  )
)
I 000049 55 2179          1274305097020 simulare
(_unit VHDL (simbuff 0 18 (simulare 0 20 ))
  (_version v33)
  (_time 1274305097020 2010.05.20 00:38:17)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274305096993)
    (_use )
  )
  (_component
    (buff
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 29 (_component buff )
    (_port
      ((a)(a))
      ((c)(c))
      ((q)(q))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal c ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(0)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 3 2 3 2 )
    (3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . simulare 2 -1
  )
)
I 000048 55 1418          1274305153039 buff3st
(_unit VHDL (buff 0 5 (buff3st 0 10 ))
  (_version v33)
  (_time 1274305153039 2010.05.20 00:39:13)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274304916678)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
  )
  (_model . buff3st 1 -1
  )
)
I 000049 55 2179          1274305153123 simulare
(_unit VHDL (simbuff 0 18 (simulare 0 20 ))
  (_version v33)
  (_time 1274305153123 2010.05.20 00:39:13)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274305096993)
    (_use )
  )
  (_component
    (buff
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 29 (_component buff )
    (_port
      ((a)(a))
      ((c)(c))
      ((q)(q))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal c ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(0)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 3 2 3 2 )
    (3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . simulare 2 -1
  )
)
V 000048 55 1418          1274305178127 buff3st
(_unit VHDL (buff 0 5 (buff3st 0 10 ))
  (_version v33)
  (_time 1274305178127 2010.05.20 00:39:38)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274304916678)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal a ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal q ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (4 4 4 4 4 4 4 4 )
  )
  (_model . buff3st 1 -1
  )
)
V 000049 55 2179          1274305178216 simulare
(_unit VHDL (simbuff 0 18 (simulare 0 20 ))
  (_version v33)
  (_time 1274305178216 2010.05.20 00:39:38)
  (_source (\./src/subiect 32.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274305096993)
    (_use )
  )
  (_component
    (buff
      (_object
        (_port (_internal a ~std_logic_vector{7~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal q ~std_logic_vector{7~downto~0}~134 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 29 (_component buff )
    (_port
      ((a)(a))
      ((c)(c))
      ((q)(q))
    )
    (_use (_entity . buff)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal a ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{7~downto~0}~136 0 26 (_architecture (_uni ))))
    (_signal (_internal c ~extSTD.STANDARD.BIT 0 27 (_architecture (_uni ))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(0)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 2 2 2 3 2 3 )
    (2 2 2 3 3 2 3 2 )
    (3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . simulare 2 -1
  )
)
I 000049 55 1468          1274343045875 simulare
(_unit VHDL (simbist 0 19 (simulare 0 21 ))
  (_version v33)
  (_time 1274343045875 2010.05.20 11:10:45)
  (_source (\./src/subiect32.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274343045837)
    (_use )
  )
  (_component
    (bistd
      (_object
        (_port (_internal d ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 28 (_component bistd )
    (_port
      ((d)(d))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistd)
    )
  )
  (_object
    (_signal (_internal d ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simulare 2 -1
  )
)
I 000044 55 812           1274343067134 arh
(_unit VHDL (bistd 0 5 (arh 0 9 ))
  (_version v33)
  (_time 1274343067134 2010.05.20 11:11:07)
  (_source (\./src/subiect32.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274343045739)
    (_use )
  )
  (_object
    (_port (_internal d ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 1 -1
  )
)
I 000049 55 1403          1274343067237 simulare
(_unit VHDL (simbist 0 19 (simulare 0 21 ))
  (_version v33)
  (_time 1274343067236 2010.05.20 11:11:07)
  (_source (\./src/subiect32.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274343045837)
    (_use )
  )
  (_component
    (bistd
      (_object
        (_port (_internal d ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 0 28 (_component bistd )
    (_port
      ((d)(d))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistd)
    )
  )
  (_object
    (_signal (_internal d ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simulare 2 -1
  )
)
I 000046 55 897           1274371444097 arhit
(_unit VHDL (bistjk 0 5 (arhit 0 9 ))
  (_version v33)
  (_time 1274371444098 2010.05.20 19:04:04)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371444001)
    (_use )
  )
  (_object
    (_port (_internal j ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal k ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhit 1 -1
  )
)
I 000046 55 897           1274371456530 arhit
(_unit VHDL (bistjk 0 5 (arhit 0 9 ))
  (_version v33)
  (_time 1274371456530 2010.05.20 19:04:16)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371444001)
    (_use )
  )
  (_object
    (_port (_internal j ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal k ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhit 1 -1
  )
)
I 000046 55 897           1274371496940 arhit
(_unit VHDL (bistjk 0 5 (arhit 0 9 ))
  (_version v33)
  (_time 1274371496940 2010.05.20 19:04:56)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371444001)
    (_use )
  )
  (_object
    (_port (_internal j ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal k ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhit 1 -1
  )
)
I 000046 55 897           1274371514995 arhit
(_unit VHDL (bistjk 0 5 (arhit 0 9 ))
  (_version v33)
  (_time 1274371514995 2010.05.20 19:05:14)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371444001)
    (_use )
  )
  (_object
    (_port (_internal j ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal k ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhit 1 -1
  )
)
V 000046 55 897           1274371521992 arhit
(_unit VHDL (bistjk 0 5 (arhit 0 9 ))
  (_version v33)
  (_time 1274371521992 2010.05.20 19:05:21)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371444001)
    (_use )
  )
  (_object
    (_port (_internal j ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal k ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(2))(_read(3)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhit 1 -1
  )
)
V 000048 55 1693          1274371522092 simuljk
(_unit VHDL (simjk 0 28 (simuljk 0 30 ))
  (_version v33)
  (_time 1274371522092 2010.05.20 19:05:22)
  (_source (\./src/subiect 34.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274371456598)
    (_use )
  )
  (_component
    (bistjk
      (_object
        (_port (_internal j ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal k ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 32 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 33 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 33 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 37 (_component bistjk )
    (_port
      ((j)(j))
      ((k)(k))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistjk)
    )
  )
  (_object
    (_signal (_internal j ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_signal (_internal k ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 35 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(0)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(1)))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_target(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simuljk 3 -1
  )
)
I 000047 55 1442          1274373203696 simult
(_unit VHDL (simt 0 26 (simult 0 28 ))
  (_version v33)
  (_time 1274373203696 2010.05.20 19:33:23)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 35 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
I 000047 55 1442          1274373227237 simult
(_unit VHDL (simt 0 26 (simult 0 28 ))
  (_version v33)
  (_time 1274373227237 2010.05.20 19:33:47)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 35 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
I 000047 55 1442          1274373231520 simult
(_unit VHDL (simt 0 26 (simult 0 28 ))
  (_version v33)
  (_time 1274373231520 2010.05.20 19:33:51)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 35 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
I 000047 55 1442          1274373419649 simult
(_unit VHDL (simt 0 26 (simult 0 28 ))
  (_version v33)
  (_time 1274373419649 2010.05.20 19:36:59)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 31 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 35 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 33 (_architecture (_uni ))))
    (_process
      (line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
I 000045 55 825           1274373440874 arht
(_unit VHDL (bistt 0 5 (arht 0 9 ))
  (_version v33)
  (_time 1274373440874 2010.05.20 19:37:20)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203539)
    (_use )
  )
  (_object
    (_port (_internal t ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arht 1 -1
  )
)
I 000047 55 1442          1274373440965 simult
(_unit VHDL (simt 0 26 (simult 0 29 ))
  (_version v33)
  (_time 1274373440965 2010.05.20 19:37:20)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 32 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 32 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 36 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
V 000045 55 825           1274373447677 arht
(_unit VHDL (bistt 0 5 (arht 0 9 ))
  (_version v33)
  (_time 1274373447677 2010.05.20 19:37:27)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203539)
    (_use )
  )
  (_object
    (_port (_internal t ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_inout ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(3)(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arht 1 -1
  )
)
V 000047 55 1442          1274373447752 simult
(_unit VHDL (simt 0 26 (simult 0 29 ))
  (_version v33)
  (_time 1274373447751 2010.05.20 19:37:27)
  (_source (\./src/subiect 35.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274373203654)
    (_use )
  )
  (_component
    (bistt
      (_object
        (_port (_internal t ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 31 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 0 32 (_entity (_inout ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 0 32 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 36 (_component bistt )
    (_port
      ((t)(t))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistt)
    )
  )
  (_object
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 0 34 (_architecture (_uni ))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simult 2 -1
  )
)
I 000053 55 694           1274374960469 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1274374960468 2010.05.20 20:02:40)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960396)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1274374960591 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1274374960591 2010.05.20 20:02:40)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1274374960675 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1274374960674 2010.05.20 20:02:40)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1274374960759 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1274374960759 2010.05.20 20:02:40)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960728)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1274374960867 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1274374960866 2010.05.20 20:02:40)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1274374971571 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1274374971571 2010.05.20 20:02:51)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960396)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1274374971665 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1274374971665 2010.05.20 20:02:51)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1274374971752 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1274374971752 2010.05.20 20:02:51)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1274374971836 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1274374971835 2010.05.20 20:02:51)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960728)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1274374971919 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1274374971919 2010.05.20 20:02:51)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
I 000053 55 694           1274374996172 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1274374996171 2010.05.20 20:03:16)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960396)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
I 000052 55 700           1274374996247 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1274374996247 2010.05.20 20:03:16)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
I 000050 55 695           1274374996330 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1274374996330 2010.05.20 20:03:16)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
I 000051 55 696           1274374996401 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1274374996400 2010.05.20 20:03:16)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960728)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
I 000050 55 622           1274374996470 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1274374996470 2010.05.20 20:03:16)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
V 000053 55 694           1274375017668 sau_exclusiv
(_unit VHDL (xor_b 0 2 (sau_exclusiv 0 6 ))
  (_version v33)
  (_time 1274375017668 2010.05.20 20:03:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960396)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 3 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . sau_exclusiv 1 -1
  )
)
V 000052 55 700           1274375017751 coincidenta
(_unit VHDL (xnor_b 0 12 (coincidenta 0 16 ))
  (_version v33)
  (_time 1274375017751 2010.05.20 20:03:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133768)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 13 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 14 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . coincidenta 1 -1
  )
)
V 000050 55 695           1274375017867 poarta_si
(_unit VHDL (and_b 0 22 (poarta_si 0 26 ))
  (_version v33)
  (_time 1274375017867 2010.05.20 20:03:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133824)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
    (_process
      (line__28(_architecture 0 0 28 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
V 000051 55 696           1274375017941 poarta_sau
(_unit VHDL (or_b 0 32 (poarta_sau 0 36 ))
  (_version v33)
  (_time 1274375017941 2010.05.20 20:03:37)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960728)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 33 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 34 (_entity (_out ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_sau 1 -1
  )
)
V 000050 55 622           1274375018017 poarta_nu
(_unit VHDL (not_b 0 42 (poarta_nu 0 46 ))
  (_version v33)
  (_time 1274375018016 2010.05.20 20:03:38)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272484133919)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 43 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_out ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_nu 1 -1
  )
)
V 000047 55 2352          1274375018093 struct
(_unit VHDL (si_sau_nu 0 51 (struct 0 55 ))
  (_version v33)
  (_time 1274375018092 2010.05.20 20:03:38)
  (_source (\./src/subiect1.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274374960918)
    (_use )
  )
  (_component
    (and_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 57 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 58 (_entity (_out ))))
      )
    )
    (or_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 61 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 62 (_entity (_out ))))
      )
    )
    (not_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
      )
    )
  )
  (_instantiation si1 0 70 (_component and_b )
    (_port
      ((a)(a))
      ((b)(b))
      ((y)(x))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation si2 0 71 (_component and_b )
    (_port
      ((a)(c))
      ((b)(d))
      ((y)(t))
    )
    (_use (_entity . and_b)
    )
  )
  (_instantiation sau 0 72 (_component or_b )
    (_port
      ((a)(x))
      ((b)(t))
      ((y)(y))
    )
    (_use (_entity . or_b)
    )
  )
  (_instantiation nu 0 73 (_component not_b )
    (_port
      ((a)(y))
      ((b)(z))
    )
    (_use (_entity . not_b)
    )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal d ~extSTD.STANDARD.BIT 0 52 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 53 (_entity (_out ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 68 (_architecture (_uni ))))
    (_signal (_internal t ~extSTD.STANDARD.BIT 0 68 (_architecture (_uni ))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 68 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 68 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000054 55 1488          1274376014634 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1274376014634 2010.05.20 20:20:14)
  (_source (\./src/subiect7.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274376014525)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~SIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~SIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
I 000048 55 1416          1274377008341 sumator
(_unit VHDL (sum 0 6 (sumator 0 11 ))
  (_version v33)
  (_time 1274377008341 2010.05.20 20:36:48)
  (_source (\./src/subiect 14.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274377008273)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal m ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_variable (_internal x ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_variable (_internal y ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_variable (_internal z ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 1 -1
  )
)
V 000048 55 1416          1274377043660 sumator
(_unit VHDL (sum 0 6 (sumator 0 10 ))
  (_version v33)
  (_time 1274377043660 2010.05.20 20:37:23)
  (_source (\./src/subiect 14.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274377008273)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal s ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_port (_internal m ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
    (_variable (_internal x ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal y ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal z ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . sumator 1 -1
  )
)
I 000048 55 1536          1274377904887 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 10 ))
  (_version v33)
  (_time 1274377904887 2010.05.20 20:51:44)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274377845180)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 13 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_variable (_internal x ~UNSIGNED{3~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (0 1 1 )
    (1 0 0 )
    (1 0 1 )
    (1 1 0 )
    (1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
V 000044 55 836           1274379021743 arh
(_unit VHDL (bistd 1 5 (arh 1 9 ))
  (_version v33)
  (_time 1274379021743 2010.05.20 21:10:21)
  (_source (\./src/subiect32.vhd\(\./src/subiect 33.vhd\)))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274343045739)
    (_use )
  )
  (_object
    (_port (_internal d ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_lastevent))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_port (_internal qn ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 1 11 (_process (_simple)(_target(3)(2))(_sensitivity(1))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh 1 -1
  )
)
V 000049 55 1427          1274379021841 simulare
(_unit VHDL (simbist 1 19 (simulare 1 21 ))
  (_version v33)
  (_time 1274379021841 2010.05.20 21:10:21)
  (_source (\./src/subiect32.vhd\(\./src/subiect 33.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274343045837)
    (_use )
  )
  (_component
    (bistd
      (_object
        (_port (_internal d ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 23 (_entity (_in ))))
        (_port (_internal q ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
        (_port (_internal qn ~extSTD.STANDARD.BIT 1 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation std 1 28 (_component bistd )
    (_port
      ((d)(d))
      ((clk)(clk))
      ((q)(q))
      ((qn)(qn))
    )
    (_use (_entity . bistd)
    )
  )
  (_object
    (_signal (_internal d ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ))))
    (_signal (_internal q ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ))))
    (_signal (_internal qn ~extSTD.STANDARD.BIT 1 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0)))))
      (line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . simulare 2 -1
  )
)
V 000044 55 1238          1274379030278 num
(_unit VHDL (numarator 0 5 (num 0 10 ))
  (_version v33)
  (_time 1274379030278 2010.05.20 21:10:30)
  (_source (\./src/subiect 21.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274379030203)
    (_use )
  )
  (_object
    (_port (_internal r ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 6 (_entity (_in )(_event))))
    (_type (_internal ~UNSIGNED{7~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal a ~UNSIGNED{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{7~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 7)(i 0))))))
    (_port (_internal q ~UNSIGNED{7~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(0)(2))(_read(1)(3)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 )
  )
  (_model . num 1 -1
  )
)
I 000048 55 1353          1274442567730 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 10 ))
  (_version v33)
  (_time 1274442567730 2010.05.21 14:49:27)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274377845180)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (0 1 1 )
    (1 0 0 )
    (1 0 1 )
    (1 1 0 )
    (1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
V 000056 55 1058          1274457793676 comportamentala
(_unit VHDL (comparator 0 4 (comportamentala 0 8 ))
  (_version v33)
  (_time 1274457793677 2010.05.21 19:03:13)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . comportamentala 1 -1
  )
)
V 000053 55 1056          1274457793797 flux_de_date
(_unit VHDL (comparator 0 4 (flux_de_date 0 22 ))
  (_version v33)
  (_time 1274457793797 2010.05.21 19:03:13)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 1 )
    (1 0 )
    (0 0 )
  )
  (_model . flux_de_date 1 -1
  )
)
V 000056 55 720           1274457793898 arh_coincidenta
(_unit VHDL (coincidenta 0 29 (arh_coincidenta 0 33 ))
  (_version v33)
  (_time 1274457793897 2010.05.21 19:03:13)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569363)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 30 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 31 (_entity (_out ))))
    (_process
      (line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_coincidenta 1 -1
  )
)
V 000050 55 699           1274457793990 poarta_si
(_unit VHDL (si 0 38 (poarta_si 0 42 ))
  (_version v33)
  (_time 1274457793989 2010.05.21 19:03:13)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569422)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 39 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 40 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . poarta_si 1 -1
  )
)
V 000052 55 2071          1274457794045 structurala
(_unit VHDL (comparator 0 4 (structurala 0 47 ))
  (_version v33)
  (_time 1274457794045 2010.05.21 19:03:14)
  (_source (\./src/subiect10+11+12.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1272731569154)
    (_use )
  )
  (_component
    (coincidenta
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 49 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 50 (_entity (_out ))))
      )
    )
    (si
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 0 58 (_component coincidenta )
    (_port
      ((a)(s1(0)))
      ((b)(s2(0)))
      ((c)(y1))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c2 0 59 (_component coincidenta )
    (_port
      ((a)(s2(1)))
      ((b)(s2(1)))
      ((c)(y2))
    )
    (_use (_entity . coincidenta)
    )
  )
  (_instantiation c3 0 60 (_component si )
    (_port
      ((a)(y1))
      ((b)(y2))
      ((c)(y(0)))
    )
    (_use (_entity . si)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{0~to~1}~122 0 5 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal s1 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_port (_internal s2 ~BIT_VECTOR{0~to~1}~122 0 5 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~1}~124 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 1))))))
    (_port (_internal y ~BIT_VECTOR{0~to~1}~124 0 6 (_entity (_out ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 56 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274462569639 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462569639 2010.05.21 20:22:49)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462582375 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462582375 2010.05.21 20:23:02)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462598655 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462598654 2010.05.21 20:23:18)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462627940 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462627940 2010.05.21 20:23:47)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462713530 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462713529 2010.05.21 20:25:13)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462776843 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462776842 2010.05.21 20:26:16)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462834712 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462834712 2010.05.21 20:27:14)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462845576 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462845576 2010.05.21 20:27:25)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462891173 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462891173 2010.05.21 20:28:11)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274462932292 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274462932292 2010.05.21 20:28:52)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274463105321 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463105322 2010.05.21 20:31:45)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274463115971 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463115970 2010.05.21 20:31:55)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000048 55 729           1274463154795 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463154795 2010.05.21 20:32:34)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000051 55 2869          1274463154926 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274463154925 2010.05.21 20:32:34)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation xor_a 0 61 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(a))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274463367903 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463367903 2010.05.21 20:36:07)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000051 55 2869          1274463368093 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274463368092 2010.05.21 20:36:08)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation xor_a 0 61 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(a))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274463391264 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463391264 2010.05.21 20:36:31)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274463391482 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274463391482 2010.05.21 20:36:31)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000048 55 729           1274463406333 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463406333 2010.05.21 20:36:46)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274463406418 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274463406418 2010.05.21 20:36:46)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000048 55 729           1274463422123 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463422123 2010.05.21 20:37:02)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274463422229 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274463422229 2010.05.21 20:37:02)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2959          1274463422309 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274463422308 2010.05.21 20:37:02)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
  )
  (_instantiation xor_a 0 61 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274463764626 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463764626 2010.05.21 20:42:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274463764782 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274463764782 2010.05.21 20:42:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2959          1274463764866 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274463764865 2010.05.21 20:42:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 63 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274463997796 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274463997796 2010.05.21 20:46:37)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274463997914 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274463997914 2010.05.21 20:46:37)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000048 55 729           1274464140225 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274464140225 2010.05.21 20:49:00)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274464140363 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274464140362 2010.05.21 20:49:00)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 3124          1274464140440 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274464140439 2010.05.21 20:49:00)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 63 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((u)(a)))(_target(9))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh_struct 1 -1
  )
)
I 000048 55 729           1274464222066 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274464222065 2010.05.21 20:50:22)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274464222161 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274464222161 2010.05.21 20:50:22)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 3124          1274464222244 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274464222244 2010.05.21 20:50:22)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 62 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 63 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((u)(a)))(_target(9))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh_struct 1 -1
  )
)
I 000048 55 729           1274464235219 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274464235218 2010.05.21 20:50:35)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274464235326 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274464235326 2010.05.21 20:50:35)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2959          1274464235401 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274464235400 2010.05.21 20:50:35)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal z ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal y ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274464364599 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274464364599 2010.05.21 20:52:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274464364738 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274464364738 2010.05.21 20:52:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274464364817 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274464364816 2010.05.21 20:52:44)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274464456646 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274464456646 2010.05.21 20:54:16)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1294          1274464456734 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274464456734 2010.05.21 20:54:16)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274464456813 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274464456812 2010.05.21 20:54:16)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274465005058 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274465005057 2010.05.21 21:03:25)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274465005191 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274465005191 2010.05.21 21:03:25)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)(5)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274465005280 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274465005279 2010.05.21 21:03:25)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274465691952 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274465691951 2010.05.21 21:14:51)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274465692114 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274465692113 2010.05.21 21:14:52)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(4)(3))(_read(2)(0)(1)(5)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274465692198 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274465692197 2010.05.21 21:14:52)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274466330347 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274466330347 2010.05.21 21:25:30)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274466330479 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274466330479 2010.05.21 21:25:30)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(3))(_read(0)(1)(5)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274466330572 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274466330571 2010.05.21 21:25:30)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274466477129 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274466477129 2010.05.21 21:27:57)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274466477251 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274466477251 2010.05.21 21:27:57)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(0)(3))(_read(1)(5)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274466477342 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274466477341 2010.05.21 21:27:57)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274466514184 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274466514184 2010.05.21 21:28:34)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274466514289 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274466514289 2010.05.21 21:28:34)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274463391401)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(3)(5))(_read(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274466514372 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274466514372 2010.05.21 21:28:34)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274466818087 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274466818086 2010.05.21 21:33:38)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000051 55 2798          1274466818272 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274466818271 2010.05.21 21:33:38)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274466922793 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274466922793 2010.05.21 21:35:22)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1300          1274466922907 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274466922907 2010.05.21 21:35:22)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274466922867)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0)(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(0)(3))(_read(1)(5)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274466923000 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274466923000 2010.05.21 21:35:23)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274467025371 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274467025371 2010.05.21 21:37:05)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1318          1274467025500 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274467025500 2010.05.21 21:37:05)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274466922867)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(0(3))(0(2))(0(1))(0(0))(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(0)(3))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274467025594 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 51 ))
  (_version v33)
  (_time 1274467025593 2010.05.21 21:37:05)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 57 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 58 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 59 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 53 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 54 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 64 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 65 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 57 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 61 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 62 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 62 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 62 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000048 55 729           1274480377390 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274480377390 2010.05.22 01:19:37)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
I 000047 55 1312          1274480377524 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274480377524 2010.05.22 01:19:37)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274466922867)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(0)(3))(_read(1)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
I 000051 55 2801          1274480377633 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274480377632 2010.05.22 01:19:37)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
V 000048 55 729           1274480379908 arh_xor
(_unit VHDL (xor_b 0 5 (arh_xor 0 9 ))
  (_version v33)
  (_time 1274480379908 2010.05.22 01:19:39)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274462569535)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_xor 1 -1
  )
)
V 000047 55 1312          1274480380035 arhreg
(_unit VHDL (registru 0 14 (arhreg 0 19 ))
  (_version v33)
  (_time 1274480380035 2010.05.22 01:19:40)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274466922867)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 15 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 15 (_entity (_inout ))))
    (_port (_internal ser ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 16 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 16 (_entity (_in )(_lastevent))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 17 (_entity (_inout ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5(3))(5(2))(5(1))(5(0))(5))(_sensitivity(2)(4)(0)(3))(_read(1)(5(3))(5(2))(5(1))))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arhreg 1 -1
  )
)
V 000051 55 2801          1274480380126 arh_struct
(_unit VHDL (gen_a 0 43 (arh_struct 0 48 ))
  (_version v33)
  (_time 1274480380125 2010.05.22 01:19:40)
  (_source (\./src/subiect 24.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274462569778)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 54 (_entity (_inout ))))
        (_port (_internal ser ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clks ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal clkl ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~138 0 56 (_entity (_inout ))))
      )
    )
    (xor_b
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 50 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 51 (_entity (_inout ))))
      )
    )
  )
  (_instantiation reg 0 61 (_component registru )
    (_port
      ((a)(u))
      ((ser)(x))
      ((mode)(mode))
      ((clks)(clks))
      ((clkl)(clkl))
      ((q)(w))
    )
    (_use (_entity . registru)
    )
  )
  (_instantiation xor_a 0 62 (_component xor_b )
    (_port
      ((a)(w(0)))
      ((b)(w(3)))
      ((c)(x))
    )
    (_use (_entity . xor_b)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~124 0 44 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~124 0 44 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clks ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_port (_internal clkl ~extSTD.STANDARD.BIT 0 45 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~126 0 46 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~126 0 46 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 54 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~138 0 56 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal x ~extSTD.STANDARD.BIT 0 58 (_architecture (_uni ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~1310 0 59 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal w ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal u ~BIT_VECTOR{3~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000044 55 1202          1274632294934 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274632294934 2010.05.23 19:31:34)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1202          1274632729547 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274632729547 2010.05.23 19:38:49)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1202          1274634830025 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274634830024 2010.05.23 20:13:50)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000047 55 2239          1274634830155 simreg
(_unit VHDL (simulare 1 14 (simreg 1 32 ))
  (_version v33)
  (_time 1274634830155 2010.05.23 20:13:50)
  (_source (\./src/subiect27.vhd\(\./src/subiect 36.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273923656455)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 1 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 1 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 1 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 1 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 1 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 1 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 1 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 1 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
I 000044 55 1202          1274634855518 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274634855518 2010.05.23 20:14:15)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
V 000047 55 2239          1274634855641 simreg
(_unit VHDL (simulare 1 14 (simreg 1 32 ))
  (_version v33)
  (_time 1274634855640 2010.05.23 20:14:15)
  (_source (\./src/subiect27.vhd\(\./src/subiect 36.vhd\)))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1273923656455)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 1 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 1 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 1 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 1 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 1 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 1 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 1 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 1 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 1 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 1 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 1 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 1 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 1 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 1 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
I 000044 55 1202          1274634871665 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274634871665 2010.05.23 20:14:31)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000047 55 2217          1274634871788 simreg
(_unit VHDL (simularer 0 30 (simreg 0 32 ))
  (_version v33)
  (_time 1274634871787 2010.05.23 20:14:31)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274634855600)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
I 000044 55 1202          1274634963735 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274634963735 2010.05.23 20:16:03)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000047 55 2217          1274634963858 simreg
(_unit VHDL (simularer 0 30 (simreg 0 32 ))
  (_version v33)
  (_time 1274634963857 2010.05.23 20:16:03)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274634855600)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
I 000044 55 1202          1274635050998 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274635050998 2010.05.23 20:17:30)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
I 000047 55 2217          1274635051100 simreg
(_unit VHDL (simularer 0 30 (simreg 0 32 ))
  (_version v33)
  (_time 1274635051100 2010.05.23 20:17:31)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274634855600)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
V 000044 55 1202          1274635082062 arh
(_unit VHDL (reg 0 5 (arh 0 10 ))
  (_version v33)
  (_time 1274635082062 2010.05.23 20:18:02)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274632294833)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal mode ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_lastevent))))
    (_port (_internal ep ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal q ~BIT_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(2))(_read(3)(0)(1)(4)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . arh 1 -1
  )
)
V 000047 55 2217          1274635082183 simreg
(_unit VHDL (simularer 0 30 (simreg 0 32 ))
  (_version v33)
  (_time 1274635082183 2010.05.23 20:18:02)
  (_source (\./src/subiect 36.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1274634855600)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal a ~BIT_VECTOR{3~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal mode ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal clk ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal ep ~extSTD.STANDARD.BIT 0 35 (_entity (_in ))))
        (_port (_internal q ~BIT_VECTOR{3~downto~0}~134 0 36 (_entity (_inout ))))
      )
    )
  )
  (_instantiation std 0 41 (_component reg )
    (_port
      ((a)(a))
      ((mode)(mode))
      ((clk)(clk))
      ((ep)(ep))
      ((q)(q))
    )
    (_use (_entity . reg)
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 34 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~134 0 36 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 38 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal a ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal q ~BIT_VECTOR{3~downto~0}~136 0 38 (_architecture (_uni ))))
    (_signal (_internal mode ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal clk ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_signal (_internal ep ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4)))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_target(2)))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_target(3)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (1 0 0 1 )
    (0 1 0 1 )
  )
  (_model . simreg 4 -1
  )
)
V 000052 55 1497          1274635798744 codificator
(_unit VHDL (codif 0 5 (codificator 0 9 ))
  (_version v33)
  (_time 1274635798744 2010.05.23 20:29:58)
  (_source (\./src/subiect5.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274635798642)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~9}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal a ~UNSIGNED{0~to~9}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (101 114 111 97 114 101 32 108 97 32 105 110 116 114 111 100 117 99 101 114 101 )
  )
  (_model . codificator 1 -1
  )
)
I 000054 55 1500          1274635877483 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1274635877483 2010.05.23 20:31:17)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274635877396)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~UNSIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
I 000054 55 1488          1274635945315 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1274635945316 2010.05.23 20:32:25)
  (_source (\./src/subiect7.vhd\))
  (_use (std(standard))(ieee(numeric_bit))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1274635945199)
    (_use )
  )
  (_object
    (_type (_internal ~SIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~SIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~SIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~SIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.SIGNED (ieee numeric_bit SIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
V 000045 55 1312          1274636751149 muxx
(_unit VHDL (mux 0 5 (muxx 0 11 ))
  (_version v33)
  (_time 1274636751149 2010.05.23 20:45:51)
  (_source (\./src/subiect8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274636750989)
    (_use )
  )
  (_object
    (_generic (_internal nr_selectii ~extSTD.STANDARD.INTEGER 0 6 \3\ (_entity ((i 3)))))
    (_type (_internal ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal s ~UNSIGNED{{nr_selectii-1}~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal a ~UNSIGNED{0~to~{2**nr_selectii-1}}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 9 (_entity (_out ))))
    (_variable (_internal i ~extSTD.STANDARD.INTEGER 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_model . muxx 3 -1
  )
)
I 000048 55 1353          1274638955759 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 10 ))
  (_version v33)
  (_time 1274638955758 2010.05.23 21:22:35)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274377845180)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (0 1 1 )
    (1 0 0 )
    (1 0 1 )
    (1 1 0 )
    (1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
I 000048 55 1353          1274698188905 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 11 ))
  (_version v33)
  (_time 1274698188905 2010.05.24 13:49:48)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274377845180)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal y ~UNSIGNED{3~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (0 1 1 )
    (1 0 0 )
    (1 0 1 )
    (1 1 0 )
    (1 1 1 )
  )
  (_model . arh_alu 1 -1
  )
)
V 000048 55 1553          1274698199536 arh_alu
(_unit VHDL (alu 0 5 (arh_alu 0 11 ))
  (_version v33)
  (_time 1274698199536 2010.05.24 13:49:59)
  (_source (\./src/subiect 17.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1274698199426)
    (_use )
  )
  (_object
    (_generic (_internal nr_in ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_type (_internal ~UNSIGNED{{nr_in-1}~downto~0}~122 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (c 1 )(i 0))))))
    (_port (_internal a ~UNSIGNED{{nr_in-1}~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal b ~UNSIGNED{{nr_in-1}~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{2~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~UNSIGNED{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{{nr_in-1}~downto~0}~124 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (c 2 )(i 0))))))
    (_port (_internal y ~UNSIGNED{{nr_in-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 )
    (0 0 1 )
    (0 1 0 )
    (0 1 1 )
    (1 0 0 )
    (1 0 1 )
    (1 1 0 )
    (1 1 1 )
  )
  (_model . arh_alu 3 -1
  )
)
I 000054 55 1500          1304780089600 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1304780089600 2011.05.07 17:54:49)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1304780089521)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~UNSIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
I 000054 55 1500          1304781881987 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1304781881987 2011.05.07 18:24:41)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1304780089521)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~UNSIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
V 000054 55 1500          1304782022526 decodificator
(_unit VHDL (decod 0 5 (decodificator 0 9 ))
  (_version v33)
  (_time 1304782022526 2011.05.07 18:27:02)
  (_source (\./src/subiect6.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_bit)))
  (_parameters dbg )
  (_entity
    (_time 1304780089521)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal a ~UNSIGNED{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~9}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(i 9))))))
    (_port (_internal b ~UNSIGNED{0~to~9}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_bit.UNSIGNED (ieee numeric_bit UNSIGNED)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (0 0 1 0 )
    (0 0 1 1 )
    (0 1 0 0 )
    (0 1 0 1 )
    (0 1 1 0 )
    (0 1 1 1 )
    (1 0 0 0 )
    (1 0 0 1 )
    (0 0 0 0 0 0 0 0 0 1 )
    (0 0 0 0 0 0 0 0 1 0 )
    (0 0 0 0 0 0 0 1 0 0 )
    (0 0 0 0 0 0 1 0 0 0 )
    (0 0 0 0 0 1 0 0 0 0 )
    (0 0 0 0 1 0 0 0 0 0 )
    (0 0 0 1 0 0 0 0 0 0 )
    (0 0 1 0 0 0 0 0 0 0 )
    (0 1 0 0 0 0 0 0 0 0 )
    (1 0 0 0 0 0 0 0 0 0 )
    (110 117 109 97 114 32 109 97 105 32 109 97 114 101 32 100 101 99 97 116 32 57 )
  )
  (_model . decodificator 1 -1
  )
)
