platform/M2S150_RV32/hal/hal_irq.o: ../platform/M2S150_RV32/hal/hal_irq.c \
 ../platform/M2S150_RV32/hal/hal.h \
 ../platform/M2S150_RV32/hal/cpu_types.h \
 ../platform/M2S150_RV32/hal/hw_reg_access.h \
 D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/riscv_hal.h \
 D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/riscv_plic.h \
 D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/encoding.h

../platform/M2S150_RV32/hal/hal.h:

../platform/M2S150_RV32/hal/cpu_types.h:

../platform/M2S150_RV32/hal/hw_reg_access.h:

D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/riscv_hal.h:

D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/riscv_plic.h:

D:\dropbox\FromTommy\workspace.github\workspace.github\miv-rv32im-liteos-port-test\platform\M2S150_RV32\riscv_hal/encoding.h:
