m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/modeltech64_10.5/examples
T_opt
!s110 1567420311
V457TajWYmk7Ma@A[PAZNf1
04 7 4 work FIFO_tb fast 0
=1-7085c23a14c9-5d6cef97-81-3e90
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
T_opt1
!s110 1567414768
VSP:8Ko=2kEIaF@S8W[;We1
04 12 4 work memory_array fast 0
=1-7085c23a14c9-5d6cd9ef-3ba-3b20
R1
R2
n@_opt1
R3
R0
vFIFO4_8
Z4 !s110 1567420278
!i10b 1
!s100 R=nE^:INh2=bfWdeVzT163
IQYWRQD;IB6fD<oX^Ze1=k1
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim
w1567413796
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v
L0 1
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1567420278.000000
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@f@i@f@o4_8
vFIFO_tb
R4
!i10b 1
!s100 _>^G_]_dKcm<gDL]W^[Nm2
IU<9VI658;N67:SFHlFhWm3
R5
R6
w1567418898
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v
L0 2
R7
r1
!s85 0
31
R8
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/FIFO_testbench.v|
!i113 0
R9
R2
n@f@i@f@o_tb
vmemory_array
R4
!i10b 1
!s100 O84D6G[F1D2R0VcA5E2oY0
IlL9H16@inel[W?FLhGCFR0
R5
R6
w1567420274
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v
L0 2
R7
r1
!s85 0
31
R8
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_array.v|
!i113 0
R9
R2
vmemory_tb
!s110 1567418904
!i10b 1
!s100 EKL98ZWIoQlNU1;FVPI6`0
ICSZoWV?VRQdFW_@nfVgT_0
R5
R6
w1567415090
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_tb.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_tb.v
L0 2
R7
r1
!s85 0
31
!s108 1567418904.000000
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/memory_tb.v|
!i113 0
R9
R2
vreadPtr
R4
!i10b 1
!s100 BP2CYN3BczbPP6a7Tnm;41
Ibo_:M0`1hZE7ehA03h0Xb3
R5
R6
w1567415109
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v
L0 2
R7
r1
!s85 0
31
R8
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/readPtr.v|
!i113 0
R9
R2
nread@ptr
vwritePtr
R4
!i10b 1
!s100 `iFUZlK@mPnDK<T`Z0`]32
IIc=5a77J3V]OUB`h`2P9T3
R5
R6
w1567415079
8C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v
FC:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v
L0 2
R7
r1
!s85 0
31
R8
!s107 C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/ModelSim/writePtr.v|
!i113 0
R9
R2
nwrite@ptr
