Fitter report for quartus_compile
Thu Jan 25 19:53:46 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Fitter RAM Summary
 18. Fitter DSP Block Usage Summary
 19. DSP Block Details
 20. Routing Usage Summary
 21. Fitter Device Options
 22. Operating Settings and Conditions
 23. Estimated Delay Added for Hold Timing Summary
 24. Estimated Delay Added for Hold Timing Details
 25. Fitter INI Usage
 26. Fitter Messages
 27. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Thu Jan 25 19:53:46 2024           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,259 / 15,880 ( 8 % )                          ;
; Total registers                 ; 2920                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 170                                             ;
; Total block memory bits         ; 34,240 / 2,764,800 ( 1 % )                      ;
; Total RAM Blocks                ; 10 / 270 ( 4 % )                                ;
; Total DSP Blocks                ; 17 / 84 ( 20 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; sync_resetn[2]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[0]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[1]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[2]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[3]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[4]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[5]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[6]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[7]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[0]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[1]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[2]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[4]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[5]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[6]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[7]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[0]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[1]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[2]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[4]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[5]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[6]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[7]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[0]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[1]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[2]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[3]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[4]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[5]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[6]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_reg[7]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[0]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[1]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[2]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[3]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[4]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[5]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[6]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[7]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[8]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[8]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[9]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[9]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[10]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[10]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[11]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[11]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[12]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[12]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[13]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[13]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[14]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[14]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[15]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[15]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[16]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[16]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[17]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[17]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[0]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[1]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[2]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[3]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[4]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[5]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[6]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[7]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[8]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[8]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[9]                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[9]                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[10]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[10]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[11]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[11]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[12]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[12]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[13]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[13]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[14]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[14]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[15]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[15]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[16]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[16]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_reg[17]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|dataout_wire[17]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[0]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[0]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[1]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[1]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[2]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[2]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[3]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[3]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[4]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[4]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[5]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[5]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[6]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[6]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[7]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[7]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[8]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[8]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[9]                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[9]                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[10]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[10]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[11]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[11]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[12]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[12]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[13]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[13]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[14]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[14]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_reg[15]                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|dataout_wire[15]                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_1_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_2_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_3_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                  ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul87_resize_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                    ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_1_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_2_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_a0[0][15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_c0[0][9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_3_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                 ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_a0[0][15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_c0[0][9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_p[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][4]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][5]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul106_resize_im3_cma_s[0][0]                                                                                                                                                                                                                                                                                                   ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AX               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_a0[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; AY               ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_b0[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_pr[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[8]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[9]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[10]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[11]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[12]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[13]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[14]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[15]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_mul56_resize_s1[0]                                                                                                                                                                                                                                                                                                                ; RESULTA          ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|SE_out_resize_B1_start_merge_reg_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|SE_out_resize_B1_start_merge_reg_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo_prev[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|gen_depth_large.lo_prev[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|valid_out                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|valid_out~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[20]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[29]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|source_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1|delay_signals[0][0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist161_i_acl_748_resize_q_1|delay_signals[0][6]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist161_i_acl_748_resize_q_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2|delay_signals[0][0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[6]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_749_resize_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|wrreq_delaya[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|rd_ptr_lsb                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|rd_ptr_lsb~DUPLICATE                             ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|empty_dff                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|empty_dff~DUPLICATE                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|full_dff                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|full_dff~DUPLICATE                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|wrreq_delaya[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|wrreq_delaya[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist124_i_mul64_resize_vt_select_23_b_7_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist125_i_mul64_3_resize_vt_select_23_b_7_rdcnt_i[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist126_i_mul64_2_resize_vt_select_23_b_7_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist134_i_and85_resize_vt_select_25_b_4_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist139_i_and73_resize_vt_select_25_b_4_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|empty_dff ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|empty_dff~DUPLICATE ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid283_i_cmp19_resize_delay|delay_signals[0][0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid283_i_cmp19_resize_delay|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1|delay_signals[0][6]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1|delay_signals[0][9]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist7_i_reduction_resize_1_resize_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist7_i_reduction_resize_1_resize_q_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][9]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][28]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][28]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][29]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][29]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][30]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|delay_signals[0][30]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][14]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][21]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][23]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][23]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][25]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][25]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][29]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|delay_signals[0][29]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][2]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][4]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][6]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][6]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][8]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][9]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][11]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][12]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][13]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][15]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][15]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][18]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][18]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][20]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][20]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][26]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][26]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][29]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|delay_signals[0][29]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_accumrow_0125_replace_phi_resize_q[30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                               ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[2]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[8]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[8]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[10]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[14]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_data[14]~DUPLICATE                                                                                                                                             ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[18]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[22]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[22]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[28]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[28]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[30]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_cond_resize_q[30]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x|resize_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x|resize_B2_merge_reg_data_reg_0_x_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_branch:theresize_B2_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_branch:theresize_B2_branch|valid_0_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr|consumed_downstream                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr|consumed_downstream~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr|consumed_sidepath                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr|consumed_sidepath~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6008 ) ; 0.00 % ( 0 / 6008 )        ; 0.00 % ( 0 / 6008 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6008 ) ; 0.00 % ( 0 / 6008 )        ; 0.00 % ( 0 / 6008 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; resize:resize_inst             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 344 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 5664 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,259 / 15,880        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 1,259                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,733 / 15,880        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 735                   ;       ;
;         [b] ALMs used for LUT logic                         ; 280                   ;       ;
;         [c] ALMs used for registers                         ; 648                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 70                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 567 / 15,880          ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 93 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 7                     ;       ;
;         [d] Due to virtual I/Os                             ; 85                    ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 260 / 1,588           ; 16 %  ;
;     -- Logic LABs                                           ; 253                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 7                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,953                 ;       ;
;     -- 7 input functions                                    ; 23                    ;       ;
;     -- 6 input functions                                    ; 51                    ;       ;
;     -- 5 input functions                                    ; 185                   ;       ;
;     -- 4 input functions                                    ; 163                   ;       ;
;     -- <=3 input functions                                  ; 1,531                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 693                   ;       ;
; Memory ALUT usage                                           ; 84                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 84                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,920                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,764 / 31,760        ; 9 %   ;
;         -- Secondary logic registers                        ; 156 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,816                 ;       ;
;         -- Routing optimization registers                   ; 104                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 170                   ;       ;
; I/O pins                                                    ; 0 / 314               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 10 / 270              ; 4 %   ;
; Total MLAB memory bits                                      ; 316                   ;       ;
; Total block memory bits                                     ; 34,240 / 2,764,800    ; 1 %   ;
; Total block memory implementation bits                      ; 102,400 / 2,764,800   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 17 / 84               ; 20 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.4% / 2.3% / 3.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 12.8% / 12.0% / 15.2% ;       ;
; Maximum fan-out                                             ; 3125                  ;       ;
; Highest non-global fan-out                                  ; 178                   ;       ;
; Total fan-out                                               ; 17314                 ;       ;
; Average fan-out                                             ; 2.96                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; component_partition   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 86 / 15880 ( < 1 % )  ; 1174 / 15880 ( 7 % )  ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 86                    ; 1174                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 87 / 15880 ( < 1 % )  ; 1647 / 15880 ( 10 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                     ; 734                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                     ; 280                   ; 0                              ;
;         [c] ALMs used for registers                         ; 85                    ; 563                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 70                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 86 / 15880 ( < 1 % )  ; 481 / 15880 ( 3 % )   ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 85 / 15880 ( < 1 % )  ; 8 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 1                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 7                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 85                    ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 37 / 1588 ( 2 % )     ; 225 / 1588 ( 14 % )   ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 37                    ; 218                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 7                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2                     ; 2035                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 23                    ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 51                    ; 0                              ;
;     -- 5 input functions                                    ; 0                     ; 185                   ; 0                              ;
;     -- 4 input functions                                    ; 0                     ; 163                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                     ; 1529                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 102                   ; 591                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 84                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 84                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 171 / 31760 ( < 1 % ) ; 2593 / 31760 ( 8 % )  ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 31760 ( 0 % )     ; 156 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 171                   ; 2645                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 104                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 170                   ; 0                     ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 34240                 ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 102400                ; 0                              ;
; M10K block                                                  ; 0 / 270 ( 0 % )       ; 10 / 270 ( 3 % )      ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 0 / 84 ( 0 % )        ; 17 / 84 ( 20 % )      ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 2 / 110 ( 1 % )       ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 36                    ; 5660                  ; 0                              ;
;     -- Registered Input Connections                         ; 16                    ; 5150                  ; 0                              ;
;     -- Output Connections                                   ; 5660                  ; 36                    ; 0                              ;
;     -- Registered Output Connections                        ; 289                   ; 32                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 6145                  ; 17406                 ; 0                              ;
;     -- Registered Connections                               ; 344                   ; 10661                 ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 5696                  ; 0                              ;
;     -- component_partition                                  ; 5696                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 134                   ; 134                   ; 0                              ;
;     -- Output Ports                                         ; 36                    ; 36                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 83                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 32                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 8                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                                            ; 1259.0 (85.5)        ; 1732.0 (86.0)                    ; 565.0 (85.5)                                      ; 92.0 (85.0)                      ; 70.0 (0.0)           ; 1953 (2)            ; 2920 (171)                ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 170          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; quartus_compile                                                   ; work         ;
;    |resize:resize_inst|                                                                                                                                                     ; 1173.5 (0.3)         ; 1646.0 (0.5)                     ; 479.5 (0.2)                                       ; 7.0 (0.0)                        ; 70.0 (0.0)           ; 1951 (1)            ; 2749 (0)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; resize                                                            ; resize       ;
;       |resize_internal:resize_internal_inst|                                                                                                                                ; 1173.2 (0.0)         ; 1645.5 (0.0)                     ; 479.3 (0.0)                                       ; 7.0 (0.0)                        ; 70.0 (0.0)           ; 1950 (0)            ; 2749 (0)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; resize_internal                                                   ; resize       ;
;          |resize_function_wrapper:resize_internal|                                                                                                                          ; 1173.2 (0.7)         ; 1645.5 (1.0)                     ; 479.3 (0.3)                                       ; 7.0 (0.0)                        ; 70.0 (0.0)           ; 1950 (1)            ; 2749 (0)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; resize_function_wrapper                                           ; resize       ;
;             |resize_function:theresize_function|                                                                                                                            ; 1172.5 (0.0)         ; 1644.5 (0.0)                     ; 479.0 (0.0)                                       ; 7.0 (0.0)                        ; 70.0 (0.0)           ; 1949 (0)            ; 2749 (0)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; resize_function                                                   ; resize       ;
;                |bb_resize_B1_start:thebb_resize_B1_start|                                                                                                                   ; 127.5 (0.0)          ; 164.5 (0.0)                      ; 37.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 226 (0)             ; 356 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; bb_resize_B1_start                                                ; resize       ;
;                   |bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|                                                                                      ; 127.5 (11.8)         ; 164.5 (11.8)                     ; 37.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 226 (40)            ; 356 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; bb_resize_B1_start_stall_region                                   ; resize       ;
;                      |acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|                                                                         ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                            ; resize       ;
;                      |acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg|                                                        ; 6.4 (6.4)            ; 7.7 (7.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                            ; resize       ;
;                      |i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize|                                                                               ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; i_acl_pop_i1_throttle_pop_resize12                                ; resize       ;
;                         |i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg|                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize|i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg                                                                                                                                                                                                                                                                                                                                                                                       ; i_acl_pop_i1_throttle_pop_resize_reg                              ; resize       ;
;                      |i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize|                                                                             ; 6.0 (0.0)            ; 9.8 (0.0)                        ; 4.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_ffwd_src_unnamed_resize7_resize32                               ; resize       ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33|                                                                                                ; 6.0 (6.0)            ; 9.8 (9.8)                        ; 4.0 (4.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize7_resize33                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ffwdsrc                                                       ; resize       ;
;                      |i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize|                                                                             ; 3.3 (0.0)            ; 13.3 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_ffwd_src_unnamed_resize8_resize34                               ; resize       ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35|                                                                                                ; 3.3 (3.3)            ; 13.3 (13.3)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize8_resize35                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ffwdsrc                                                       ; resize       ;
;                      |i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|                                                                             ; 7.8 (0.0)            ; 8.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_ffwd_src_unnamed_resize9_resize36                               ; resize       ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37|                                                                                                ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize9_resize37                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ffwdsrc                                                       ; resize       ;
;                      |i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|                                                       ; 86.2 (0.3)           ; 108.5 (0.3)                      ; 22.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (1)             ; 221 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_sfc_c1_wt_entry_resize_c1_enter_resize                          ; resize       ;
;                         |i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|                                  ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x                                                                                                                                                                                                                                                                                                                           ; i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30                ; resize       ;
;                            |acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31                                                                                                                                                                                                                                                     ; acl_enable_sink                                                   ; resize       ;
;                         |i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|                                    ; 85.4 (62.3)          ; 107.3 (65.4)                     ; 21.8 (3.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (159)           ; 221 (95)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x                                                                                                                                                                                                                                                                                                                             ; i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15                  ; resize       ;
;                            |dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1|                                                                                        ; 7.3 (7.3)            ; 7.6 (7.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist0_i_unnamed_resize20_vt_select_31_b_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist1_i_mul_resize_vt_select_31_b_1|                                                                                              ; 2.7 (2.7)            ; 11.4 (11.4)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist1_i_mul_resize_vt_select_31_b_1                                                                                                                                                                                                                                                                           ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4|                                                                                             ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                                                          ; dspba_delay                                                       ; resize       ;
;                            |i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize|                                                                       ; 3.7 (0.0)            ; 13.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize                                                                                                                                                                                                                                                    ; i_ffwd_src_unnamed_resize2_resize22                               ; resize       ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23|                                                                                          ; 3.7 (3.7)            ; 13.0 (13.0)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23                                                                                                                                                                                                 ; acl_ffwdsrc                                                       ; resize       ;
;                            |i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize|                                                                       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize                                                                                                                                                                                                                                                    ; i_ffwd_src_unnamed_resize3_resize24                               ; resize       ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize3_resize25                                                                                                                                                                                                 ; acl_ffwdsrc                                                       ; resize       ;
;                            |i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize|                                                                       ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize                                                                                                                                                                                                                                                    ; i_ffwd_src_unnamed_resize5_resize28                               ; resize       ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29|                                                                                          ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize|acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29                                                                                                                                                                                                 ; acl_ffwdsrc                                                       ; resize       ;
;                      |resize_B1_start_merge_reg:theresize_B1_start_merge_reg|                                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|resize_B1_start_merge_reg:theresize_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; resize_B1_start_merge_reg                                         ; resize       ;
;                |bb_resize_B2:thebb_resize_B2|                                                                                                                               ; 1038.2 (0.0)         ; 1472.6 (0.0)                     ; 441.2 (0.0)                                       ; 6.8 (0.0)                        ; 70.0 (0.0)           ; 1712 (0)            ; 2375 (0)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; bb_resize_B2                                                      ; resize       ;
;                   |bb_resize_B2_stall_region:thebb_resize_B2_stall_region|                                                                                                  ; 1036.8 (9.5)         ; 1470.9 (9.5)                     ; 440.9 (0.0)                                       ; 6.8 (0.0)                        ; 70.0 (0.0)           ; 1708 (17)           ; 2373 (6)                  ; 0 (0)         ; 34240             ; 10    ; 17         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; bb_resize_B2_stall_region                                         ; resize       ;
;                      |acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|                                                                         ; 15.5 (0.0)           ; 17.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                     ; resize       ;
;                         |acl_fifo:fifo|                                                                                                                                     ; 15.5 (0.0)           ; 17.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                          ; resize       ;
;                            |scfifo:scfifo_component|                                                                                                                        ; 15.5 (0.0)           ; 17.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                            ; work         ;
;                               |scfifo_u1d1:auto_generated|                                                                                                                  ; 15.5 (0.0)           ; 17.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; scfifo_u1d1                                                       ; work         ;
;                                  |a_dpfifo_o4a1:dpfifo|                                                                                                                     ; 15.5 (10.0)          ; 17.5 (12.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 23 (12)                   ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                ; a_dpfifo_o4a1                                                     ; work         ;
;                                     |altsyncram_ldn1:FIFOram|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_ldn1                                                   ; work         ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                            ; cntr_ggb                                                          ; work         ;
;                                     |cntr_hgb:wr_ptr|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                ; cntr_hgb                                                          ; work         ;
;                                     |cntr_tg7:usedw_counter|                                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                         ; cntr_tg7                                                          ; work         ;
;                      |acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|                                              ; 15.6 (0.0)           ; 16.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                     ; resize       ;
;                         |acl_fifo:fifo|                                                                                                                                     ; 15.6 (0.0)           ; 16.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                          ; resize       ;
;                            |scfifo:scfifo_component|                                                                                                                        ; 15.6 (0.0)           ; 16.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                            ; work         ;
;                               |scfifo_b3d1:auto_generated|                                                                                                                  ; 15.6 (0.0)           ; 16.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo_b3d1                                                       ; work         ;
;                                  |a_dpfifo_56a1:dpfifo|                                                                                                                     ; 15.6 (10.1)          ; 16.8 (11.3)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 24 (13)                   ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                     ; a_dpfifo_56a1                                                     ; work         ;
;                                     |altsyncram_ldn1:FIFOram|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                                                                                                                                                                                                             ; altsyncram_ldn1                                                   ; work         ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                 ; cntr_ggb                                                          ; work         ;
;                                     |cntr_hgb:wr_ptr|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                     ; cntr_hgb                                                          ; work         ;
;                                     |cntr_tg7:usedw_counter|                                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                              ; cntr_tg7                                                          ; work         ;
;                      |acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|                                              ; 14.8 (0.0)           ; 15.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                     ; resize       ;
;                         |acl_fifo:fifo|                                                                                                                                     ; 14.8 (0.0)           ; 15.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                          ; resize       ;
;                            |scfifo:scfifo_component|                                                                                                                        ; 14.8 (0.0)           ; 15.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                            ; work         ;
;                               |scfifo_b3d1:auto_generated|                                                                                                                  ; 14.8 (0.0)           ; 15.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 25 (0)                    ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo_b3d1                                                       ; work         ;
;                                  |a_dpfifo_56a1:dpfifo|                                                                                                                     ; 14.8 (9.3)           ; 15.7 (10.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 25 (13)                   ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                     ; a_dpfifo_56a1                                                     ; work         ;
;                                     |altsyncram_ldn1:FIFOram|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram                                                                                                                                                                                                                                                                                                                                             ; altsyncram_ldn1                                                   ; work         ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                 ; cntr_ggb                                                          ; work         ;
;                                     |cntr_hgb:wr_ptr|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                                                                                                                                                     ; cntr_hgb                                                          ; work         ;
;                                     |cntr_tg7:usedw_counter|                                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                                                                                                                                              ; cntr_tg7                                                          ; work         ;
;                      |i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize|                                              ; 0.3 (0.0)            ; 0.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; i_iord_bl_original_image_unnamed_resize12_resize123               ; resize       ;
;                         |st_read:theiord|                                                                                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize|st_read:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                           ; st_read                                                           ; resize       ;
;                      |i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize|                                                ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_iowr_bl_resized_image_unnamed_resize13_resize193                ; resize       ;
;                         |st_write:theiowr|                                                                                                                                  ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                            ; st_write                                                          ; resize       ;
;                      |i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|                                                 ; 542.7 (0.0)          ; 922.4 (0.0)                      ; 385.3 (0.0)                                       ; 5.5 (0.0)                        ; 70.0 (0.0)           ; 850 (0)             ; 1629 (0)                  ; 0 (0)         ; 33280             ; 5     ; 16         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; i_sfc_c0_for_body_resize_c0_enter790_resize                       ; resize       ;
;                         |i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|                           ; 18.7 (0.0)           ; 19.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x                                                                                                                                                                                                                                                                                                                                      ; i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192            ; resize       ;
;                            |i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x| ; 16.0 (0.0)           ; 16.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x                                                                                                                                                                                       ; i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo  ; resize       ;
;                               |acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|                                                                     ; 16.0 (0.0)           ; 16.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200                                                                                                               ; acl_data_fifo                                                     ; resize       ;
;                                  |acl_fifo:fifo|                                                                                                                            ; 16.0 (0.0)           ; 16.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo                                                                                                 ; acl_fifo                                                          ; resize       ;
;                                     |scfifo:scfifo_component|                                                                                                               ; 16.0 (0.0)           ; 16.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                            ; work         ;
;                                        |scfifo_55d1:auto_generated|                                                                                                         ; 16.0 (0.0)           ; 16.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated                                              ; scfifo_55d1                                                       ; work         ;
;                                           |a_dpfifo_v7a1:dpfifo|                                                                                                            ; 16.0 (10.5)          ; 16.7 (11.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 23 (12)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo                         ; a_dpfifo_v7a1                                                     ; work         ;
;                                              |altsyncram_7hn1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram ; altsyncram_7hn1                                                   ; work         ;
;                                              |cntr_ggb:rd_ptr_msb|                                                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                          ; work         ;
;                                              |cntr_hgb:wr_ptr|                                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                          ; work         ;
;                                              |cntr_tg7:usedw_counter|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                          ; work         ;
;                            |i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|         ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector                                                                                                                                                                                               ; i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector ; resize       ;
;                               |acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|                                                      ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector                                                                                                        ; acl_full_detector                                                 ; resize       ;
;                         |i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|                            ; 524.0 (151.4)        ; 903.1 (210.3)                    ; 384.6 (61.4)                                      ; 5.5 (2.5)                        ; 70.0 (0.0)           ; 816 (480)           ; 1601 (192)                ; 0 (0)         ; 32768             ; 4     ; 16         ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x                                                                                                                                                                                                                                                                                                                                       ; i_sfc_logic_c0_for_body_resize_c0_enter790_resize124              ; resize       ;
;                            |altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|                                                                              ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem                                                                                                                                                                                                                                                                     ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_r614:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated                                                                                                                                                                                                                                  ; altera_syncram_r614                                               ; work         ;
;                                  |altsyncram_sjb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1                                                                                                                                                                                                      ; altsyncram_sjb4                                                   ; work         ;
;                            |altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|                                                                            ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem                                                                                                                                                                                                                                                                   ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_r614:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated                                                                                                                                                                                                                                ; altera_syncram_r614                                               ; work         ;
;                                  |altsyncram_sjb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1                                                                                                                                                                                                    ; altsyncram_sjb4                                                   ; work         ;
;                            |altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|                                                                            ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem                                                                                                                                                                                                                                                                   ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_r614:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated                                                                                                                                                                                                                                ; altera_syncram_r614                                               ; work         ;
;                                  |altsyncram_sjb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1                                                                                                                                                                                                    ; altsyncram_sjb4                                                   ; work         ;
;                            |altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|                                                                            ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem                                                                                                                                                                                                                                                                   ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_r614:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated                                                                                                                                                                                                                                ; altera_syncram_r614                                               ; work         ;
;                                  |altsyncram_sjb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1                                                                                                                                                                                                    ; altsyncram_sjb4                                                   ; work         ;
;                            |altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|                                                                              ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem                                                                                                                                                                                                                                                                     ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_p914:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated                                                                                                                                                                                                                                  ; altera_syncram_p914                                               ; work         ;
;                                  |altsyncram_qmb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1                                                                                                                                                                                                      ; altsyncram_qmb4                                                   ; work         ;
;                            |altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|                                                                              ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem                                                                                                                                                                                                                                                                     ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_p914:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated                                                                                                                                                                                                                                  ; altera_syncram_p914                                               ; work         ;
;                                  |altsyncram_qmb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1                                                                                                                                                                                                      ; altsyncram_qmb4                                                   ; work         ;
;                            |altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|                                                                             ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem                                                                                                                                                                                                                                                                    ; altera_syncram                                                    ; work         ;
;                               |altera_syncram_t914:auto_generated|                                                                                                          ; 10.0 (0.0)           ; 11.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated                                                                                                                                                                                                                                 ; altera_syncram_t914                                               ; work         ;
;                                  |altsyncram_umb4:altsyncram1|                                                                                                              ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1                                                                                                                                                                                                     ; altsyncram_umb4                                                   ; work         ;
;                            |dspba_delay:redist104_i_mul87_resize_result_add_0_0_p1_of_2_q_1|                                                                                ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist104_i_mul87_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist105_i_mul87_3_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 1.0 (1.0)            ; 7.2 (7.2)                        ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist105_i_mul87_3_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist106_i_mul87_2_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 0.5 (0.5)            ; 7.6 (7.6)                        ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist106_i_mul87_2_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist107_i_mul87_1_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist107_i_mul87_1_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1|                                                                                ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 0.0 (0.0)            ; 7.8 (7.8)                        ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1|                                                                              ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2|                                                                                         ; 8.8 (8.8)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2|                                                                                       ; 8.5 (8.5)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2|                                                                                       ; 8.5 (8.5)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2|                                                                                       ; 8.8 (8.8)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_inputreg|                                                                                 ; 0.1 (0.1)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_inputreg                                                                                                                                                                                                                                                                        ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_outputreg|                                                                                ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist124_i_mul64_resize_vt_select_23_b_7_outputreg                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|                                                                              ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_inputreg|                                                                               ; 0.1 (0.1)            ; 3.1 (3.1)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_inputreg                                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg|                                                                              ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_inputreg|                                                                               ; -0.1 (-0.1)          ; 4.0 (4.0)                        ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_inputreg                                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg|                                                                              ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2|                                                                                          ; 0.8 (0.8)            ; 6.8 (6.8)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist129_i_conv_i40_resize_vt_join_q_1|                                                                                            ; -0.3 (-0.3)          ; 3.8 (3.8)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist129_i_conv_i40_resize_vt_join_q_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist130_i_conv5_i41_resize_vt_join_q_1|                                                                                           ; -0.3 (-0.3)          ; 3.8 (3.8)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist130_i_conv5_i41_resize_vt_join_q_1                                                                                                                                                                                                                                                                                  ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2|                                                                                        ; 0.6 (0.6)            ; 7.2 (7.2)                        ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist133_i_conv10_i42_resize_vt_join_q_1|                                                                                          ; -0.3 (-0.3)          ; 3.8 (3.8)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist133_i_conv10_i42_resize_vt_join_q_1                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist135_i_and84_resize_vt_select_25_b_1|                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist135_i_and84_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist137_i_and84_2_resize_vt_select_25_b_1|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist137_i_and84_2_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist138_i_and84_1_resize_vt_select_25_b_1|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist138_i_and84_1_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist140_i_and72_resize_vt_select_25_b_1|                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist140_i_and72_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1|                                                                                        ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist142_i_and72_2_resize_vt_select_25_b_1|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist142_i_and72_2_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist143_i_and72_1_resize_vt_select_25_b_1|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist143_i_and72_1_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist145_i_and104_resize_vt_select_25_b_1|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1|                                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist150_i_acl_pop_i8_buf_729_0_2_1_pop12_resize_out_data_out_1|                                                                   ; 2.3 (2.3)            ; 3.8 (3.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist150_i_acl_pop_i8_buf_729_0_2_1_pop12_resize_out_data_out_1                                                                                                                                                                                                                                                          ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist151_i_acl_pop_i8_buf_729_0_1_1_pop13_resize_out_data_out_1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist151_i_acl_pop_i8_buf_729_0_1_1_pop13_resize_out_data_out_1                                                                                                                                                                                                                                                          ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist152_i_acl_pop_i8_buf_729_0_0_1_pop14_resize_out_data_out_1|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist152_i_acl_pop_i8_buf_729_0_0_1_pop14_resize_out_data_out_1                                                                                                                                                                                                                                                          ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist153_i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize_out_data_out_1|                                                            ; 0.3 (0.3)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist153_i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize_out_data_out_1                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist154_i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize_out_data_out_1|                                                            ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist154_i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize_out_data_out_1                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist155_i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize_out_data_out_1|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist155_i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize_out_data_out_1                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist156_i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize_out_data_out_1|                                                            ; 0.6 (0.6)            ; 3.8 (3.8)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist156_i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize_out_data_out_1                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2|                                                                     ; 2.0 (2.0)            ; 6.1 (6.1)                        ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|                                                                     ; 1.5 (1.5)            ; 6.6 (6.6)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist161_i_acl_748_resize_q_1|                                                                                                     ; 0.6 (0.6)            ; 3.6 (3.6)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist161_i_acl_748_resize_q_1                                                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist162_i_acl_747_resize_q_1|                                                                                                     ; 0.6 (0.6)            ; 2.6 (2.6)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist162_i_acl_747_resize_q_1                                                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2|                                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist163_sync_in_aunroll_x_in_c0_eni7_1_2                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2|                                                                                         ; 0.2 (0.2)            ; 0.6 (0.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist165_sync_in_aunroll_x_in_c0_eni7_2_2                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist166_sync_in_aunroll_x_in_c0_eni7_2_3|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist166_sync_in_aunroll_x_in_c0_eni7_2_3                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2|                                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2|                                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2                                                                                                                                                                                                                                                                                  ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3|                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                                  ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist16_i_mul87_resize_im0_cma_q_1|                                                                                                ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist16_i_mul87_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11|                                                                                          ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist171_i_conv_resize_sel_x_b_2|                                                                                                  ; 1.2 (1.2)            ; 7.3 (7.3)                        ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist171_i_conv_resize_sel_x_b_2                                                                                                                                                                                                                                                                                         ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist172_i_conv6_resize_sel_x_b_2|                                                                                                 ; 0.5 (0.5)            ; 6.5 (6.5)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist172_i_conv6_resize_sel_x_b_2                                                                                                                                                                                                                                                                                        ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist173_i_conv12_resize_sel_x_b_2|                                                                                                ; 3.2 (3.2)            ; 6.3 (6.3)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist173_i_conv12_resize_sel_x_b_2                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist174_bgTrunc_i_sub99_resize_sel_x_b_1|                                                                                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist174_bgTrunc_i_sub99_resize_sel_x_b_1                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist175_bgTrunc_i_sub99_3_resize_sel_x_b_1|                                                                                       ; 0.0 (0.0)            ; 4.7 (4.7)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist175_bgTrunc_i_sub99_3_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist176_bgTrunc_i_sub99_2_resize_sel_x_b_1|                                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist176_bgTrunc_i_sub99_2_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist177_bgTrunc_i_sub99_1_resize_sel_x_b_1|                                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist177_bgTrunc_i_sub99_1_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1|                                                                                        ; 1.5 (1.5)            ; 6.5 (6.5)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1                                                                                                                                                                                                                                                                               ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1|                                                                                      ; 1.5 (1.5)            ; 6.5 (6.5)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist17_i_mul87_3_resize_im0_cma_q_1|                                                                                              ; 1.0 (1.0)            ; 7.4 (7.4)                        ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist17_i_mul87_3_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1|                                                                                      ; 3.5 (3.5)            ; 5.4 (5.4)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1|                                                                                      ; 1.5 (1.5)            ; 6.4 (6.4)                        ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist182_bgTrunc_i_add95_resize_sel_x_b_1|                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist182_bgTrunc_i_add95_resize_sel_x_b_1                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist183_bgTrunc_i_add95_3_resize_sel_x_b_1|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist183_bgTrunc_i_add95_3_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist184_bgTrunc_i_add95_2_resize_sel_x_b_1|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist184_bgTrunc_i_add95_2_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist185_bgTrunc_i_add95_1_resize_sel_x_b_1|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist185_bgTrunc_i_add95_1_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist186_bgTrunc_i_add88_resize_sel_x_b_1|                                                                                         ; 2.0 (2.0)            ; 6.0 (6.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist186_bgTrunc_i_add88_resize_sel_x_b_1                                                                                                                                                                                                                                                                                ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|                                                                                       ; 2.0 (2.0)            ; 6.0 (6.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1|                                                                                       ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1|                                                                                       ; 2.0 (2.0)            ; 6.0 (6.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1                                                                                                                                                                                                                                                                              ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist18_i_mul87_2_resize_im0_cma_q_1|                                                                                              ; 0.7 (0.7)            ; 7.5 (7.5)                        ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist18_i_mul87_2_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist19_i_mul87_1_resize_im0_cma_q_1|                                                                                              ; 0.5 (0.5)            ; 7.8 (7.8)                        ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist19_i_mul87_1_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist20_i_mul75_resize_im0_cma_q_1|                                                                                                ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist20_i_mul75_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1|                                                                                              ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist22_i_mul75_2_resize_im0_cma_q_1|                                                                                              ; 0.3 (0.3)            ; 7.8 (7.8)                        ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist22_i_mul75_2_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist23_i_mul75_1_resize_im0_cma_q_1|                                                                                              ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist23_i_mul75_1_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist24_i_mul106_resize_im3_cma_q_1|                                                                                               ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist24_i_mul106_resize_im3_cma_q_1                                                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist25_i_mul106_resize_im0_cma_q_1|                                                                                               ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist25_i_mul106_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1|                                                                                             ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1|                                                                                             ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1|                                                                                             ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist29_i_mul106_2_resize_im0_cma_q_1|                                                                                             ; 2.0 (2.0)            ; 6.8 (6.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist29_i_mul106_2_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1|                                                                                             ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist31_i_mul106_1_resize_im0_cma_q_1|                                                                                             ; 0.3 (0.3)            ; 7.7 (7.7)                        ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist31_i_mul106_1_resize_im0_cma_q_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize|                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize                                                                                                                                                                                                                                         ; i_acl_pop_i11_coalesce_counter_pop27_resize126                    ; resize       ;
;                               |acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127|                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize|acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127                                                                                                                                                                               ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize|                                            ; 10.6 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize                                                                                                                                                                                                                                   ; i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130                 ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131|                                                                                ; 10.6 (10.6)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize|acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131                                                                                                                                                                      ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize|                                            ; 10.6 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize                                                                                                                                                                                                                                   ; i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136                 ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137|                                                                                ; 10.6 (10.6)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize|acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137                                                                                                                                                                      ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize|                                            ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize                                                                                                                                                                                                                                   ; i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142                 ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143|                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize|acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143                                                                                                                                                                      ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize|                                            ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize                                                                                                                                                                                                                                   ; i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148                 ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149|                                                                                ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize|acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149                                                                                                                                                                      ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize|                                                          ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize                                                                                                                                                                                                                                                 ; i_acl_pop_i8_buf_729_0_0_1_pop14_resize132                        ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize|acl_pop:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize133                                                                                                                                                                                           ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize|                                                          ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize                                                                                                                                                                                                                                                 ; i_acl_pop_i8_buf_729_0_1_1_pop13_resize138                        ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize|acl_pop:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize139                                                                                                                                                                                           ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize|                                                          ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize                                                                                                                                                                                                                                                 ; i_acl_pop_i8_buf_729_0_2_1_pop12_resize144                        ; resize       ;
;                               |acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145|                                                                                       ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize|acl_pop:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize145                                                                                                                                                                                           ; acl_pop                                                           ; resize       ;
;                            |i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|                                              ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize                                                                                                                                                                                                                                     ; i_acl_push_i11_coalesce_counter_push27_resize154                  ; resize       ;
;                               |acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|                                                                                ; 4.1 (0.3)            ; 4.1 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155                                                                                                                                                                        ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 3.8 (3.8)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo                                                                                                                                                     ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|                                                          ; 1.6 (0.0)            ; 3.6 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize                                                                                                                                                                                                                                                 ; i_acl_push_i8_buf_0_0_0_1_push18_resize168                        ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169|                                                                                      ; 1.6 (0.0)            ; 3.6 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169                                                                                                                                                                                          ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 1.6 (1.6)            ; 3.6 (3.6)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169|acl_data_fifo:fifo                                                                                                                                                                       ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize|                                                          ; 0.0 (0.0)            ; 4.0 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize                                                                                                                                                                                                                                                 ; i_acl_push_i8_buf_0_0_1_1_push17_resize172                        ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173|                                                                                      ; 0.0 (0.0)            ; 4.0 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize|acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173                                                                                                                                                                                          ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize|acl_push:thei_acl_push_i8_buf_0_0_1_1_push17_resize173|acl_data_fifo:fifo                                                                                                                                                                       ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize|                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize                                                                                                                                                                                                                                                 ; i_acl_push_i8_buf_0_0_2_1_push16_resize176                        ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177|                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize|acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177                                                                                                                                                                                          ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize|acl_push:thei_acl_push_i8_buf_0_0_2_1_push16_resize177|acl_data_fifo:fifo                                                                                                                                                                       ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize|                                                          ; 0.0 (0.0)            ; 4.0 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize                                                                                                                                                                                                                                                 ; i_acl_push_i8_buf_0_0_3_1_push15_resize180                        ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181|                                                                                      ; 0.0 (0.0)            ; 4.0 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize|acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181                                                                                                                                                                                          ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize|acl_push:thei_acl_push_i8_buf_0_0_3_1_push15_resize181|acl_data_fifo:fifo                                                                                                                                                                       ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|                                        ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize                                                                                                                                                                                                                               ; i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134               ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|                                                                             ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135                                                                                                                                                               ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo                                                                                                                                            ; acl_data_fifo                                                     ; resize       ;
;                                     |acl_fifo:fifo|                                                                                                                         ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                              ; acl_fifo                                                          ; resize       ;
;                                        |scfifo:scfifo_component|                                                                                                            ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                      ; scfifo                                                            ; work         ;
;                                           |scfifo_p6d1:auto_generated|                                                                                                      ; 28.5 (0.0)           ; 29.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated                                                                           ; scfifo_p6d1                                                       ; work         ;
;                                              |a_dpfifo_j9a1:dpfifo|                                                                                                         ; 28.5 (14.0)          ; 29.2 (14.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (26)             ; 48 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo                                                      ; a_dpfifo_j9a1                                                     ; work         ;
;                                                 |altsyncram_tmn1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram                              ; altsyncram_tmn1                                                   ; work         ;
;                                                 |cntr_ai7:usedw_counter|                                                                                                    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_ai7:usedw_counter                               ; cntr_ai7                                                          ; work         ;
;                                                 |cntr_mgb:rd_ptr_msb|                                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_mgb:rd_ptr_msb                                  ; cntr_mgb                                                          ; work         ;
;                                                 |cntr_uhb:wr_ptr|                                                                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr                                      ; cntr_uhb                                                          ; work         ;
;                            |i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|                                        ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize                                                                                                                                                                                                                               ; i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140               ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|                                                                             ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141                                                                                                                                                               ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo                                                                                                                                            ; acl_data_fifo                                                     ; resize       ;
;                                     |acl_fifo:fifo|                                                                                                                         ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                              ; acl_fifo                                                          ; resize       ;
;                                        |scfifo:scfifo_component|                                                                                                            ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                      ; scfifo                                                            ; work         ;
;                                           |scfifo_p6d1:auto_generated|                                                                                                      ; 27.8 (0.0)           ; 27.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated                                                                           ; scfifo_p6d1                                                       ; work         ;
;                                              |a_dpfifo_j9a1:dpfifo|                                                                                                         ; 27.8 (13.3)          ; 27.8 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (26)             ; 48 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo                                                      ; a_dpfifo_j9a1                                                     ; work         ;
;                                                 |altsyncram_tmn1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram                              ; altsyncram_tmn1                                                   ; work         ;
;                                                 |cntr_ai7:usedw_counter|                                                                                                    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_ai7:usedw_counter                               ; cntr_ai7                                                          ; work         ;
;                                                 |cntr_mgb:rd_ptr_msb|                                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_mgb:rd_ptr_msb                                  ; cntr_mgb                                                          ; work         ;
;                                                 |cntr_uhb:wr_ptr|                                                                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr                                      ; cntr_uhb                                                          ; work         ;
;                            |i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|                                        ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize                                                                                                                                                                                                                               ; i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146               ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|                                                                             ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147                                                                                                                                                               ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo                                                                                                                                            ; acl_data_fifo                                                     ; resize       ;
;                                     |acl_fifo:fifo|                                                                                                                         ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                              ; acl_fifo                                                          ; resize       ;
;                                        |scfifo:scfifo_component|                                                                                                            ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                      ; scfifo                                                            ; work         ;
;                                           |scfifo_q6d1:auto_generated|                                                                                                      ; 27.7 (0.0)           ; 29.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 50 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated                                                                           ; scfifo_q6d1                                                       ; work         ;
;                                              |a_dpfifo_k9a1:dpfifo|                                                                                                         ; 27.7 (13.2)          ; 29.5 (15.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (26)             ; 50 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo                                                      ; a_dpfifo_k9a1                                                     ; work         ;
;                                                 |altsyncram_tmn1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram                              ; altsyncram_tmn1                                                   ; work         ;
;                                                 |cntr_ai7:usedw_counter|                                                                                                    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_ai7:usedw_counter                               ; cntr_ai7                                                          ; work         ;
;                                                 |cntr_mgb:rd_ptr_msb|                                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb                                  ; cntr_mgb                                                          ; work         ;
;                                                 |cntr_uhb:wr_ptr|                                                                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_uhb:wr_ptr                                      ; cntr_uhb                                                          ; work         ;
;                            |i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|                                        ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize                                                                                                                                                                                                                               ; i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152               ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|                                                                             ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153                                                                                                                                                               ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo                                                                                                                                            ; acl_data_fifo                                                     ; resize       ;
;                                     |acl_fifo:fifo|                                                                                                                         ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo                                                                                                                              ; acl_fifo                                                          ; resize       ;
;                                        |scfifo:scfifo_component|                                                                                                            ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                      ; scfifo                                                            ; work         ;
;                                           |scfifo_q6d1:auto_generated|                                                                                                      ; 28.2 (0.0)           ; 28.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 48 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated                                                                           ; scfifo_q6d1                                                       ; work         ;
;                                              |a_dpfifo_k9a1:dpfifo|                                                                                                         ; 28.2 (13.7)          ; 28.5 (14.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (26)             ; 48 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo                                                      ; a_dpfifo_k9a1                                                     ; work         ;
;                                                 |altsyncram_tmn1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram                              ; altsyncram_tmn1                                                   ; work         ;
;                                                 |cntr_ai7:usedw_counter|                                                                                                    ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_ai7:usedw_counter                               ; cntr_ai7                                                          ; work         ;
;                                                 |cntr_mgb:rd_ptr_msb|                                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb                                  ; cntr_mgb                                                          ; work         ;
;                                                 |cntr_uhb:wr_ptr|                                                                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_uhb:wr_ptr                                      ; cntr_uhb                                                          ; work         ;
;                            |i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|                                                      ; 0.8 (0.0)            ; 4.8 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize                                                                                                                                                                                                                                             ; i_acl_push_i8_buf_729_0_0_1_push14_resize164                      ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165|                                                                                    ; 0.8 (0.3)            ; 4.8 (0.3)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165                                                                                                                                                                                    ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 0.5 (0.5)            ; 4.5 (4.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165|acl_staging_reg:staging_reg                                                                                                                                                        ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|                                                      ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize                                                                                                                                                                                                                                             ; i_acl_push_i8_buf_729_0_1_1_push13_resize162                      ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163|                                                                                    ; 2.8 (0.3)            ; 3.2 (0.5)                        ; 0.4 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163                                                                                                                                                                                    ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163|acl_data_fifo:fifo                                                                                                                                                                 ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize|                                                      ; 2.2 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize                                                                                                                                                                                                                                             ; i_acl_push_i8_buf_729_0_2_1_push12_resize160                      ; resize       ;
;                               |acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161|                                                                                    ; 2.2 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize|acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161                                                                                                                                                                                    ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 2.2 (2.2)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize|acl_push:thei_acl_push_i8_buf_729_0_2_1_push12_resize161|acl_data_fifo:fifo                                                                                                                                                                 ; acl_data_fifo                                                     ; resize       ;
;                      |i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|                                                 ; 434.5 (0.3)          ; 484.4 (0.3)                      ; 51.2 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 746 (1)             ; 661 (0)                   ; 0 (0)         ; 912               ; 2     ; 1          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; i_sfc_c1_for_body_resize_c1_enter787_resize                       ; resize       ;
;                         |i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|                           ; 18.6 (0.0)           ; 20.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 29 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x                                                                                                                                                                                                                                                                                                                                      ; i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122            ; resize       ;
;                            |i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x| ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x                                                                                                                                                                                       ; i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo  ; resize       ;
;                               |acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|                                                                     ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198                                                                                                               ; acl_data_fifo                                                     ; resize       ;
;                                  |acl_fifo:fifo|                                                                                                                            ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo                                                                                                 ; acl_fifo                                                          ; resize       ;
;                                     |scfifo:scfifo_component|                                                                                                               ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                            ; work         ;
;                                        |scfifo_i6d1:auto_generated|                                                                                                         ; 15.9 (0.0)           ; 17.5 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 24 (0)                    ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated                                              ; scfifo_i6d1                                                       ; work         ;
;                                           |a_dpfifo_c9a1:dpfifo|                                                                                                            ; 15.9 (10.4)          ; 17.5 (12.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (18)             ; 24 (13)                   ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo                         ; a_dpfifo_c9a1                                                     ; work         ;
;                                              |altsyncram_1kn1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 912               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram ; altsyncram_1kn1                                                   ; work         ;
;                                              |cntr_ggb:rd_ptr_msb|                                                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                          ; work         ;
;                                              |cntr_hgb:wr_ptr|                                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                          ; work         ;
;                                              |cntr_tg7:usedw_counter|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                          ; work         ;
;                            |i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|         ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector                                                                                                                                                                                               ; i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector ; resize       ;
;                               |acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|                                                      ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector                                                                                                        ; acl_full_detector                                                 ; resize       ;
;                         |i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|                              ; 415.6 (267.4)        ; 463.9 (274.5)                    ; 49.6 (7.4)                                        ; 1.3 (0.3)                        ; 0.0 (0.0)            ; 711 (643)           ; 632 (107)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x                                                                                                                                                                                                                                                                                                                                         ; i_sfc_logic_c1_for_body_resize_c1_enter787_resize38               ; resize       ;
;                            |dspba_delay:eq0_uid273_i_cmp162_resize_delay|                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq0_uid273_i_cmp162_resize_delay                                                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:eq0_uid280_i_cmp19_resize_delay|                                                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq0_uid280_i_cmp19_resize_delay                                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:eq1_uid276_i_cmp162_resize_delay|                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid276_i_cmp162_resize_delay                                                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:eq1_uid283_i_cmp19_resize_delay|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:eq1_uid283_i_cmp19_resize_delay                                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:i_masked_resize_delay|                                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_masked_resize_delay                                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:i_or_cond_resize_delay|                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_or_cond_resize_delay                                                                                                                                                                                                                                                                                                      ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:i_reduction_resize_7_resize_delay|                                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_reduction_resize_7_resize_delay                                                                                                                                                                                                                                                                                           ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:i_reduction_resize_8_resize_delay|                                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_reduction_resize_8_resize_delay                                                                                                                                                                                                                                                                                           ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:i_tobool34_resize_delay|                                                                                                            ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:i_tobool34_resize_delay                                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist0_x1_uid267_i_cmp160_resize_b_1|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist0_x1_uid267_i_cmp160_resize_b_1                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist10_i_cmp3_resize_c_3|                                                                                                         ; -0.3 (-0.3)          ; 0.8 (0.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist10_i_cmp3_resize_c_3                                                                                                                                                                                                                                                                                                  ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist11_i_cmp38_resize_c_3|                                                                                                        ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist11_i_cmp38_resize_c_3                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist12_i_cmp29_resize_c_1|                                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist12_i_cmp29_resize_c_1                                                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist13_i_add164_resize_vt_select_0_b_1|                                                                                           ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist13_i_add164_resize_vt_select_0_b_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1|                                                                        ; 16.5 (16.5)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist14_i_acl_pop_i32_row_0127_pop21_resize_out_data_out_1                                                                                                                                                                                                                                                                 ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1|                                                                          ; 16.1 (16.1)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist15_i_acl_pop_i32_i_0129_pop19_resize_out_data_out_1                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist17_i_acl_pipeline_keep_going_resize_out_data_out_1|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist17_i_acl_pipeline_keep_going_resize_out_data_out_1                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist18_i_acl_pipeline_keep_going_resize_out_data_out_2|                                                                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist18_i_acl_pipeline_keep_going_resize_out_data_out_2                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist19_i_acl_pipeline_keep_going_resize_out_data_out_3|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist19_i_acl_pipeline_keep_going_resize_out_data_out_3                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1|                                                                                              ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist1_x0_uid264_i_cmp160_resize_b_1                                                                                                                                                                                                                                                                                       ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5|                                                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist20_i_acl_pipeline_keep_going_resize_out_data_out_5                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1|                                                                                          ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2|                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist23_sync_in_aunroll_x_in_c1_eni2_1_3|                                                                                          ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist23_sync_in_aunroll_x_in_c1_eni2_1_3                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1|                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist24_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist25_sync_in_aunroll_x_in_i_valid_2|                                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist25_sync_in_aunroll_x_in_i_valid_2                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist26_sync_in_aunroll_x_in_i_valid_3|                                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist26_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5|                                                                                            ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist27_sync_in_aunroll_x_in_i_valid_5                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist28_bgTrunc_i_sub40_resize_sel_x_b_1|                                                                                          ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist28_bgTrunc_i_sub40_resize_sel_x_b_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1|                                                                                          ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist29_bgTrunc_i_add28_resize_sel_x_b_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist2_i_xor_resize_q_2|                                                                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist2_i_xor_resize_q_2                                                                                                                                                                                                                                                                                                    ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist3_i_unnamed_resize92_vt_select_0_b_1|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist3_i_unnamed_resize92_vt_select_0_b_1                                                                                                                                                                                                                                                                                  ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist4_i_unnamed_resize116_q_1|                                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist4_i_unnamed_resize116_q_1                                                                                                                                                                                                                                                                                             ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist5_i_sub31_add28_resize_q_2|                                                                                                   ; 8.9 (8.9)            ; 12.3 (12.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist5_i_sub31_add28_resize_q_2                                                                                                                                                                                                                                                                                            ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist6_i_reduction_resize_7_resize_q_2|                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist6_i_reduction_resize_7_resize_q_2                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist7_i_reduction_resize_1_resize_q_1|                                                                                            ; -0.2 (-0.2)          ; 6.6 (6.6)                        ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist7_i_reduction_resize_1_resize_q_1                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist8_i_reduction_resize_1_resize_q_3|                                                                                            ; 4.7 (4.7)            ; 11.9 (11.9)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist8_i_reduction_resize_1_resize_q_3                                                                                                                                                                                                                                                                                     ; dspba_delay                                                       ; resize       ;
;                            |dspba_delay:redist9_i_first_cleanup_resize_q_1|                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist9_i_first_cleanup_resize_q_1                                                                                                                                                                                                                                                                                          ; dspba_delay                                                       ; resize       ;
;                            |i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|                                                                         ; 2.8 (0.0)            ; 3.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize                                                                                                                                                                                                                                                                  ; i_acl_pipeline_keep_going_resize44                                ; resize       ;
;                               |acl_pipeline:thei_acl_pipeline_keep_going_resize45|                                                                                          ; 2.8 (0.0)            ; 3.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45                                                                                                                                                                                                               ; acl_pipeline                                                      ; resize       ;
;                                  |acl_pop:pop2|                                                                                                                             ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_pop:pop2                                                                                                                                                                                                  ; acl_pop                                                           ; resize       ;
;                                  |acl_push:push|                                                                                                                            ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push                                                                                                                                                                                                 ; acl_push                                                          ; resize       ;
;                                     |acl_staging_reg:staging_reg|                                                                                                           ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                     ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize|                                                                   ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize                                                                                                                                                                                                                                                            ; i_acl_pop_i32_col_0124_pop24_resize70                             ; resize       ;
;                               |acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71|                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize|acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71                                                                                                                                                                                                           ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize|                                                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize                                                                                                                                                                                                                                                              ; i_acl_pop_i4_cleanups_pop26_resize40                              ; resize       ;
;                               |acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41|                                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize|acl_pop:thei_acl_pop_i4_cleanups_pop26_resize41                                                                                                                                                                                                              ; acl_pop                                                           ; resize       ;
;                            |i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize|                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize                                                                                                                                                                                                                                                      ; i_acl_pop_i4_initerations_pop25_resize46                          ; resize       ;
;                               |acl_pop:thei_acl_pop_i4_initerations_pop25_resize47|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize|acl_pop:thei_acl_pop_i4_initerations_pop25_resize47                                                                                                                                                                                                  ; acl_pop                                                           ; resize       ;
;                            |i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|                                                                 ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize                                                                                                                                                                                                                                                          ; i_acl_push_i1_lastiniteration_resize53                            ; resize       ;
;                               |acl_push:thei_acl_push_i1_lastiniteration_resize54|                                                                                          ; 1.7 (0.3)            ; 1.8 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54                                                                                                                                                                                                       ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54|acl_data_fifo:fifo                                                                                                                                                                                    ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|                                                                        ; 9.9 (0.0)            ; 10.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize                                                                                                                                                                                                                                                                 ; i_acl_push_i1_notexitcond_resize117                               ; resize       ;
;                               |acl_push:thei_acl_push_i1_notexitcond_resize118|                                                                                             ; 9.9 (0.0)            ; 10.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118                                                                                                                                                                                                                 ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 9.9 (0.0)            ; 10.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo                                                                                                                                                                                              ; acl_data_fifo                                                     ; resize       ;
;                                     |acl_data_fifo:fifo|                                                                                                                    ; 8.2 (0.7)            ; 8.7 (0.7)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                           ; acl_data_fifo                                                     ; resize       ;
;                                        |acl_ll_fifo:fifo|                                                                                                                   ; 7.2 (7.2)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                          ; acl_ll_fifo                                                       ; resize       ;
;                                     |acl_staging_reg:staging_reg|                                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                  ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|                                               ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize                                                                                                                                                                                                                                        ; i_acl_push_i32_accumcolumn_0126_push22_resize90                   ; resize       ;
;                               |acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91|                                                                                 ; 8.7 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91                                                                                                                                                                            ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91|acl_staging_reg:staging_reg                                                                                                                                                ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|                                                     ; 8.8 (0.0)            ; 10.9 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize                                                                                                                                                                                                                                              ; i_acl_push_i32_accumrow_0125_push23_resize78                      ; resize       ;
;                               |acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79|                                                                                    ; 8.8 (0.3)            ; 10.9 (0.3)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79                                                                                                                                                                                     ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 8.5 (8.5)            ; 10.7 (10.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79|acl_staging_reg:staging_reg                                                                                                                                                         ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|                                                              ; 2.7 (0.0)            ; 14.5 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize                                                                                                                                                                                                                                                       ; i_acl_push_i32_col_0124_push24_resize104                          ; resize       ;
;                               |acl_push:thei_acl_push_i32_col_0124_push24_resize105|                                                                                        ; 2.7 (0.0)            ; 14.5 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105                                                                                                                                                                                                  ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 2.7 (2.7)            ; 14.5 (14.5)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg                                                                                                                                                                      ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize|                                                                  ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize                                                                                                                                                                                                                                                           ; i_acl_push_i32_i_0129_push19_resize109                            ; resize       ;
;                               |acl_push:thei_acl_push_i32_i_0129_push19_resize110|                                                                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize|acl_push:thei_acl_push_i32_i_0129_push19_resize110                                                                                                                                                                                                        ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize|acl_push:thei_acl_push_i32_i_0129_push19_resize110|acl_staging_reg:staging_reg                                                                                                                                                                            ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize|                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize                                                                                                                                                                                                                                                       ; i_acl_push_i32_row_0127_push21_resize107                          ; resize       ;
;                               |acl_push:thei_acl_push_i32_row_0127_push21_resize108|                                                                                        ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize|acl_push:thei_acl_push_i32_row_0127_push21_resize108                                                                                                                                                                                                  ; acl_push                                                          ; resize       ;
;                                  |acl_staging_reg:staging_reg|                                                                                                              ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize|acl_push:thei_acl_push_i32_row_0127_push21_resize108|acl_staging_reg:staging_reg                                                                                                                                                                      ; acl_staging_reg                                                   ; resize       ;
;                            |i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|                                                  ; 8.8 (0.0)            ; 9.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize                                                                                                                                                                                                                                           ; i_acl_push_i33_fpgaindvars_iv_push10_resize112                    ; resize       ;
;                               |acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113|                                                                                  ; 8.8 (0.3)            ; 9.4 (0.3)                        ; 0.6 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113                                                                                                                                                                                ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 8.6 (8.6)            ; 9.1 (9.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113|acl_data_fifo:fifo                                                                                                                                                             ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize|                                                                ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize                                                                                                                                                                                                                                                         ; i_acl_push_i4_cleanups_push26_resize120                           ; resize       ;
;                               |acl_push:thei_acl_push_i4_cleanups_push26_resize121|                                                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize|acl_push:thei_acl_push_i4_cleanups_push26_resize121                                                                                                                                                                                                     ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize|acl_push:thei_acl_push_i4_cleanups_push26_resize121|acl_data_fifo:fifo                                                                                                                                                                                  ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize                                                                                                                                                                                                                                                  ; i_acl_push_i4_initerations_push25_resize49                        ; resize       ;
;                               |acl_push:thei_acl_push_i4_initerations_push25_resize50|                                                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|acl_push:thei_acl_push_i4_initerations_push25_resize50                                                                                                                                                                                           ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|acl_push:thei_acl_push_i4_initerations_push25_resize50|acl_data_fifo:fifo                                                                                                                                                                        ; acl_data_fifo                                                     ; resize       ;
;                            |i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|                                                         ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize                                                                                                                                                                                                                                                  ; i_acl_push_i8_write_y_0128_push20_resize86                        ; resize       ;
;                               |acl_push:thei_acl_push_i8_write_y_0128_push20_resize87|                                                                                      ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|acl_push:thei_acl_push_i8_write_y_0128_push20_resize87                                                                                                                                                                                           ; acl_push                                                          ; resize       ;
;                                  |acl_data_fifo:fifo|                                                                                                                       ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|acl_push:thei_acl_push_i8_write_y_0128_push20_resize87|acl_data_fifo:fifo                                                                                                                                                                        ; acl_data_fifo                                                     ; resize       ;
;                      |resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x|                                                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; resize_B2_merge_reg                                               ; resize       ;
;                   |resize_B2_branch:theresize_B2_branch|                                                                                                                    ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_branch:theresize_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; resize_B2_branch                                                  ; resize       ;
;                   |resize_B2_merge:theresize_B2_merge|                                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|resize_B2_merge:theresize_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; resize_B2_merge                                                   ; resize       ;
;                |bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x|                                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; bb_resize_B2_sr_1                                                 ; resize       ;
;                |bb_resize_B3:thebb_resize_B3|                                                                                                                               ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; bb_resize_B3                                                      ; resize       ;
;                   |bb_resize_B3_stall_region:thebb_resize_B3_stall_region|                                                                                                  ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; bb_resize_B3_stall_region                                         ; resize       ;
;                      |i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|                                                                          ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_acl_push_i1_throttle_push_resize195                             ; resize       ;
;                         |acl_push:thei_acl_push_i1_throttle_push_resize196|                                                                                                 ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|acl_push:thei_acl_push_i1_throttle_push_resize196                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_push                                                          ; resize       ;
;                            |acl_token_fifo_counter:fifo|                                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize|acl_push:thei_acl_push_i1_throttle_push_resize196|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_token_fifo_counter                                            ; resize       ;
;                      |i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|                                                              ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; i_iowr_bl_return_unnamed_resize14_resize194                       ; resize       ;
;                         |st_write:theiowr|                                                                                                                                  ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3:thebb_resize_B3|bb_resize_B3_stall_region:thebb_resize_B3_stall_region|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; st_write                                                          ; resize       ;
;                |bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x|                                                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; bb_resize_B3_sr_0                                                 ; resize       ;
;                |i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr|                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_acl_pipeline_keep_going_resize_sr                               ; resize       ;
;                |loop_limiter_resize0:theloop_limiter_resize0|                                                                                                               ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; loop_limiter_resize0                                              ; resize       ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                  ; resize       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X67_Y8_N45   ; 3031    ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X8_Y8_N15   ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_resize1_resize_aunroll_x_V1[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y22_N39  ; 106     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg|gen_depth_small.occ[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y22_N9   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31|enable                                                                                                                                                                                                                                         ; LABCELL_X10_Y24_N42  ; 163     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4|delay_signals[0][0]                                                                                                                                                                                                                                                 ; FF_X10_Y24_N38       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|input_accepted_and_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y32_N27  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|SE_out_resize_B2_merge_reg_aunroll_x_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y26_N27  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y22_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y22_N36  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y22_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y26_N45  ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y29_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y27_N42 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y27_N54 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y27_N21  ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y26_N42  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X15_Y26_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X15_Y26_N12  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y26_N36  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~5                ; MLABCELL_X19_Y27_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|_~6                ; MLABCELL_X19_Y29_N42 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|pulse_ram_output~2 ; MLABCELL_X19_Y27_N39 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|valid_wreq         ; LABCELL_X17_Y29_N54  ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist164_sync_in_aunroll_x_in_c0_eni7_1_3|delay_signals[0][0]                                                                                                                                                                                                                                                       ; FF_X22_Y22_N14       ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist167_sync_in_aunroll_x_in_c0_eni7_4_2|delay_signals[0][0]                                                                                                                                                                                                                                                       ; FF_X18_Y23_N23       ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize|acl_pop:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize131|valid_out~0                                                                                                                                                     ; LABCELL_X27_Y16_N15  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize|acl_pop:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize137|valid_out~0                                                                                                                                                     ; LABCELL_X18_Y16_N33  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize|acl_pop:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize143|valid_out~0                                                                                                                                                     ; MLABCELL_X25_Y16_N15 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize|acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149|valid_out~0                                                                                                                                                     ; LABCELL_X27_Y15_N27  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo|stall_out~0                                                                                                                                    ; LABCELL_X22_Y20_N12  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize|acl_push:thei_acl_push_i8_buf_0_0_0_1_push18_resize169|acl_data_fifo:fifo|stall_out~0                                                                                                                                                      ; LABCELL_X22_Y22_N12  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|_~6                                             ; LABCELL_X30_Y20_N0   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|_~7                                             ; LABCELL_X27_Y20_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|pulse_ram_output~2                              ; LABCELL_X27_Y20_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|valid_wreq                                      ; LABCELL_X27_Y20_N18  ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|_~6                                             ; LABCELL_X21_Y17_N57  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|_~7                                             ; LABCELL_X18_Y17_N6   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|pulse_ram_output~2                              ; MLABCELL_X19_Y17_N51 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|valid_wreq                                      ; LABCELL_X18_Y17_N21  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|_~6                                             ; LABCELL_X18_Y18_N39  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|_~7                                             ; LABCELL_X18_Y18_N33  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|pulse_ram_output~2                              ; MLABCELL_X19_Y18_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|valid_wreq                                      ; LABCELL_X18_Y18_N24  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|_~6                                             ; LABCELL_X28_Y22_N6   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|_~7                                             ; LABCELL_X27_Y22_N15  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|pulse_ram_output~2                              ; LABCELL_X28_Y22_N39  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|valid_wreq                                      ; LABCELL_X27_Y22_N21  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165|acl_staging_reg:staging_reg|r_valid                                                                                                                                           ; FF_X27_Y18_N44       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize|acl_push:thei_acl_push_i8_buf_729_0_1_1_push13_resize163|acl_data_fifo:fifo|stall_out~0                                                                                                                                                ; LABCELL_X18_Y18_N36  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_not_select781_resize_o[12]                                                                                                                                                                                                                                                                                                     ; FF_X22_Y20_N20       ; 44      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist124_i_mul64_resize_vt_select_23_b_7_sticky_ena_q[0]                                                                                                                                                                                                                                                                        ; FF_X25_Y26_N28       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist125_i_mul64_3_resize_vt_select_23_b_7_sticky_ena_q[0]                                                                                                                                                                                                                                                                      ; FF_X22_Y29_N55       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist126_i_mul64_2_resize_vt_select_23_b_7_sticky_ena_q[0]                                                                                                                                                                                                                                                                      ; FF_X25_Y17_N37       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist127_i_mul64_1_resize_vt_select_23_b_7_sticky_ena_q[0]                                                                                                                                                                                                                                                                      ; FF_X23_Y23_N41       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist134_i_and85_resize_vt_select_25_b_4_sticky_ena_q[0]                                                                                                                                                                                                                                                                        ; FF_X18_Y19_N7        ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist139_i_and73_resize_vt_select_25_b_4_sticky_ena_q[0]                                                                                                                                                                                                                                                                        ; FF_X22_Y18_N46       ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|redist144_i_and105_resize_vt_select_15_b_6_sticky_ena_q[0]                                                                                                                                                                                                                                                                       ; FF_X25_Y25_N38       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|_~5                ; LABCELL_X18_Y23_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|_~6                ; LABCELL_X18_Y23_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|pulse_ram_output~2 ; LABCELL_X18_Y23_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|valid_wreq         ; LABCELL_X18_Y23_N39  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|Add10~1                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y21_N36 ; 59      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|andEq_uid270_i_cmp160_resize_q[0]                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y30_N33  ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist21_sync_in_aunroll_x_in_c1_eni2_1_1|delay_signals[0][0]                                                                                                                                                                                                                                                          ; FF_X13_Y19_N56       ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|dspba_delay:redist22_sync_in_aunroll_x_in_c1_eni2_1_2|delay_signals[0][0]                                                                                                                                                                                                                                                          ; FF_X13_Y19_N5        ; 85      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize|acl_push:thei_acl_push_i1_lastiniteration_resize54|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                   ; LABCELL_X15_Y30_N42  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize|acl_push:thei_acl_push_i1_notexitcond_resize118|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                         ; MLABCELL_X14_Y28_N51 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize|acl_push:thei_acl_push_i32_accumcolumn_0126_push22_resize91|acl_staging_reg:staging_reg|r_valid                                                                                                                                   ; FF_X13_Y19_N14       ; 178     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize|acl_push:thei_acl_push_i32_accumrow_0125_push23_resize79|acl_staging_reg:staging_reg|r_valid                                                                                                                                            ; FF_X13_Y18_N59       ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize|acl_push:thei_acl_push_i32_col_0124_push24_resize105|acl_staging_reg:staging_reg|r_valid                                                                                                                                                         ; FF_X14_Y31_N50       ; 101     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113|acl_data_fifo:fifo|stall_out~0                                                                                                                                            ; MLABCELL_X14_Y28_N15 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize|acl_push:thei_acl_push_i4_initerations_push25_resize50|acl_data_fifo:fifo|stall_out~0                                                                                                                                                       ; LABCELL_X17_Y26_N21  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize|acl_push:thei_acl_push_i8_write_y_0128_push20_resize87|acl_data_fifo:fifo|stall_out~0                                                                                                                                                       ; LABCELL_X11_Y16_N15  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X1_Y8_N50         ; 2400    ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                         ;
+----------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name           ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------+--------------------+---------+----------------------+------------------+---------------------------+
; clock          ; LABCELL_X67_Y8_N45 ; 3031    ; Global Clock         ; GCLK10           ; --                        ;
; sync_resetn[2] ; FF_X1_Y8_N50       ; 2400    ; Global Clock         ; GCLK2            ; --                        ;
+----------------+--------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16   ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None ; M10K_X20_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16   ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None ; M10K_X20_Y27_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 16   ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 1           ; 0     ; None ; M10K_X20_Y26_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0     ; None ; M10K_X20_Y28_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist124_i_mul64_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 32   ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y24_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 32   ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y29_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist126_i_mul64_2_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 32   ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y18_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist127_i_mul64_1_resize_vt_select_23_b_7_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 32   ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y22_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist134_i_and85_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 3            ; 26           ; 3            ; 26           ; yes                    ; no                      ; no                     ; yes                     ; 78   ; 3                           ; 18                          ; 3                           ; 18                          ; 54                  ; 0           ; 1     ; None ; LAB_X19_Y19_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 3            ; 26           ; 3            ; 26           ; yes                    ; no                      ; no                     ; yes                     ; 78   ; 3                           ; 18                          ; 3                           ; 18                          ; 54                  ; 0           ; 1     ; None ; LAB_X19_Y21_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                              ; MLAB ; Simple Dual Port ; Single Clock ; 5            ; 16           ; 5            ; 16           ; yes                    ; no                      ; no                     ; yes                     ; 80   ; 5                           ; 16                          ; 5                           ; 16                          ; 80                  ; 0           ; 1     ; None ; LAB_X19_Y25_N0                   ;                      ;                 ;                 ;          ;                        ;                       ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X29_Y20_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X20_Y17_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X20_Y18_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X29_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 160          ; 16           ; 160          ; yes                    ; no                      ; yes                    ; yes                     ; 2560 ; 16                          ; 57                          ; 16                          ; 57                          ; 912                 ; 2           ; 0     ; None ; M10K_X20_Y23_N0, M10K_X20_Y21_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 16          ;
; Total number of DSP blocks      ; 17          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 17          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult39~mac ; Two Independent 18x18 ; DSP_X24_Y31_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult29~mac ; Two Independent 18x18 ; DSP_X24_Y27_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult19~mac ; Two Independent 18x18 ; DSP_X16_Y25_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult9~mac  ; Two Independent 18x18 ; DSP_X24_Y29_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult38~mac ; Two Independent 18x18 ; DSP_X24_Y33_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult28~mac ; Two Independent 18x18 ; DSP_X16_Y27_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult18~mac ; Two Independent 18x18 ; DSP_X16_Y29_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult8~mac  ; Two Independent 18x18 ; DSP_X16_Y31_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult37~mac ; Two Independent 18x18 ; DSP_X24_Y17_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult33~mac ; Two Independent 18x18 ; DSP_X24_Y23_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult27~mac ; Two Independent 18x18 ; DSP_X24_Y19_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult23~mac ; Two Independent 18x18 ; DSP_X24_Y21_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult17~mac ; Two Independent 18x18 ; DSP_X16_Y17_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult13~mac ; Two Independent 18x18 ; DSP_X16_Y21_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult7~mac  ; Two Independent 18x18 ; DSP_X16_Y19_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|Mult3~mac  ; Two Independent 18x18 ; DSP_X24_Y25_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|Mult0~mac    ; Independent 9x9       ; DSP_X16_Y23_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,367 / 130,276 ( 3 % ) ;
; C12 interconnects                           ; 24 / 6,848 ( < 1 % )    ;
; C2 interconnects                            ; 1,705 / 51,436 ( 3 % )  ;
; C4 interconnects                            ; 942 / 25,120 ( 4 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 726 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 1,103 / 31,760 ( 3 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 22 / 6,046 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 45 / 8,584 ( < 1 % )    ;
; R3 interconnects                            ; 1,971 / 56,712 ( 3 % )  ;
; R6 interconnects                            ; 2,348 / 131,000 ( 2 % ) ;
; Spine clocks                                ; 5 / 150 ( 3 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 318.3             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|full_dff                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|full_dff                                                  ; 0.597             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|SE_out_resize_B2_merge_reg_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                               ; 0.594             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                           ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                                              ; 0.594             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                                                      ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.576             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|SE_out_resize_B2_merge_reg_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.570             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector|counter[4]                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize|acl_pipeline:thei_acl_pipeline_keep_going_resize45|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                               ; 0.567             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3|delay_signals[0][0]                                                                                                                                                                                                                                                                             ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|full_dff                                                                               ; 0.534             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[8]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[6]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[5]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[2]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|empty_dff                              ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a128~portb_address_reg0 ; 0.517             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1|delay_signals[0][3]                                                                                                                                                                                                                                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                       ; 0.516             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1|delay_signals[0][7]                                                                                                                                                                                                                                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_mul75_3_resize_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                       ; 0.516             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[7]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[5]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[2]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[9]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                          ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                          ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[2]     ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a128~porta_address_reg0 ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.514             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[3]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.513             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[9]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.513             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                          ; 0.512             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.512             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[7]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.511             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[4]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.511             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[1]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.511             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u1d1:auto_generated|a_dpfifo_o4a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                                                          ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[1]     ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a128~porta_address_reg0 ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]     ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a128~porta_address_reg0 ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[3]     ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a128~porta_address_reg0 ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[6]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[4]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[3]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[1]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.509             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[8]                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize|acl_push:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize135|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~porta_address_reg0                                ; 0.508             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|full_dff                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|full_dff                                                                               ; 0.506             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|usedw_is_1_dff                         ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|empty_dff                                                 ; 0.496             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[2] ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram|ram_block1a24~portb_address_reg0  ; 0.488             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb|counter_reg_bit[4]                              ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~portb_address_reg0                                ; 0.487             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                           ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                                                                                                              ; 0.483             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                                             ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|acl_data_fifo:theredist1_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_7_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                                                                                                                                               ; 0.481             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb|counter_reg_bit[0]                              ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~portb_address_reg0                                ; 0.480             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][5]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.474             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][9]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                           ; 0.474             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][7]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.473             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][3]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.473             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][0]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                           ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1|delay_signals[0][3]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][1]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2|delay_signals[0][1]                                                                                                                                                                                                                                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                                                            ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2|delay_signals[0][5]                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1|delay_signals[0][5]                                                                                                                                                                                                                                                                                              ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[9]                                                                                                                                                                ; 0.472             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1|delay_signals[0][1]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist179_bgTrunc_i_mul106_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2|delay_signals[0][5]                                                                                                                                                                                                                                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1|delay_signals[0][5]                                                                                                                                                                                                                                                                                            ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|rd_ptr_lsb                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~portb_address_reg0                                ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1|delay_signals[0][1]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg|delay_signals[0][1]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|delay_signals[0][7]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|delay_signals[0][7]                                                                                                                                                                                                                                                                                            ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist108_i_mul75_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                  ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist120_i_tmp120_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                             ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2|delay_signals[0][7]                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1|delay_signals[0][7]                                                                                                                                                                                                                                                                                              ; 0.471             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1|delay_signals[0][4]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist111_i_mul75_1_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][4]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist123_i_tmp120_1_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                           ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|delay_signals[0][2]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|delay_signals[0][2]                                                                                                                                                                                                                                                                                            ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2|delay_signals[0][2]                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1|delay_signals[0][2]                                                                                                                                                                                                                                                                                              ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_mul_resize_im0_add_1_o[1]                                                                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_mul_resize_im0_sub_5_o[26]                                                                                                                                                                                                                                                                                                                                  ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist157_i_acl_pop_i8_buf_0_0_2_1_pop16_resize_out_data_out_2|delay_signals[0][1]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist147_i_and104_2_resize_vt_select_25_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                                                            ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg|delay_signals[0][3]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist128_i_conv_i_resize_vt_select_7_b_2|delay_signals[0][1]                                                                                                                                                                                                                                                                            ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist145_i_and104_resize_vt_select_25_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                                                              ; 0.470             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2|delay_signals[0][0]                                                                                                                                                                                                                                                                          ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist146_i_and104_3_resize_vt_select_25_b_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                            ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][6]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                           ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg|delay_signals[0][6]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist127_i_mul64_1_resize_vt_select_23_b_7_outputreg|delay_signals[0][2]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist189_bgTrunc_i_add88_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|delay_signals[0][6]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|delay_signals[0][6]                                                                                                                                                                                                                                                                                            ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|delay_signals[0][4]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|delay_signals[0][4]                                                                                                                                                                                                                                                                                            ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_mul_resize_im3_add_1_o[1]                                                                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x|i_mul_resize_im3_sub_5_o[10]                                                                                                                                                                                                                                                                                                                                  ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1|delay_signals[0][3]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cntr_mgb:rd_ptr_msb|counter_reg_bit[7]                              ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize|acl_push:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize147|acl_data_fifo:fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|altsyncram_tmn1:FIFOram|ram_block1a7~portb_address_reg0                                ; 0.469             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.468             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist28_i_mul106_2_resize_im3_cma_q_1|delay_signals[0][1]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist180_bgTrunc_i_mul106_2_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.468             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][6]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist125_i_mul64_3_resize_vt_select_23_b_7_outputreg|delay_signals[0][2]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist187_bgTrunc_i_add88_3_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg|delay_signals[0][3]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist126_i_mul64_2_resize_vt_select_23_b_7_outputreg|delay_signals[0][1]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist188_bgTrunc_i_add88_2_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                           ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist110_i_mul75_2_resize_result_add_0_0_p1_of_2_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist122_i_tmp120_2_resize_vt_select_31_b_2|delay_signals[1][15]                                                                                                                                                                                                                                                                                           ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist30_i_mul106_1_resize_im3_cma_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                               ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist181_bgTrunc_i_mul106_1_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                          ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist158_i_acl_pop_i8_buf_0_0_1_1_pop17_resize_out_data_out_2|delay_signals[0][5]                                                                                                                                                                                                                                                       ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist148_i_and104_1_resize_vt_select_25_b_1|delay_signals[0][5]                                                                                                                                                                                                                                                                                            ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist24_i_mul106_resize_im3_cma_q_1|delay_signals[0][5]                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                            ; 0.464             ;
; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist24_i_mul106_resize_im3_cma_q_1|delay_signals[0][3]                                                                                                                                                                                                                                                                                 ; resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|dspba_delay:redist178_bgTrunc_i_mul106_resize_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                                                            ; 0.464             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                           ;
+------------------------------------------------+---------------------------------------------------------------------------+
; Option                                         ; Usage                                                                     ;
+------------------------------------------------+---------------------------------------------------------------------------+
; Initialization file:                           ; C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                       ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                       ;
; fsv_skip_power_down                            ; on                                                                        ;
+------------------------------------------------+---------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clock~CLKENA0 with 3992 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): sync_resetn[2]~CLKENA0 with 3050 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 776 registers into blocks of type DSP block
    Extra Info (176218): Packed 84 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:12
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y23
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 9.49 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:09
Info (144001): Generated suppressed messages file C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6845 megabytes
    Info: Processing ended: Thu Jan 25 19:53:49 2024
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:03:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.fit.smsg.


