Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/components/jacobi_1d/jacobi_1d.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/components/jacobi_1d/jacobi_1d --family="Arria 10" --part=10AX115U1F45I1SG
Info: jacobi_1d: "Transforming system: jacobi_1d"
Info: jacobi_1d: "Naming system components in system: jacobi_1d"
Info: jacobi_1d: "Processing generation queue"
Info: jacobi_1d: "Generating: jacobi_1d"
Info: jacobi_1d: "Generating: jacobi_1d_internal"
Info: jacobi_1d: Done "jacobi_1d" with 2 modules, 205 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/components/jacobi_1d/jacobi_1d.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/jacobi_1d/test-fpga.prj/components/jacobi_1d/jacobi_1d --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
