Active-HDL 13.0.376.8320 2022-11-27 00:45:32

Elaboration top modules:
Architecture                  tb(instruction_buffer_tb)


----------------------------------------------------------------------------------------------------------
Entity                | Architecture | Library   | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------------
instruction_buffer_tb | tb           | processor |      | 13.0.376.8320 (Windows64) | -O3
instruction_buffer    | behaviorhal  | processor |      | 13.0.376.8320 (Windows64) | -O3
register_file         | behaviorhal  | processor |      | 13.0.376.8320 (Windows64) | -O3
ALU                   | ALU_Behavior | processor |      | 13.0.376.8320 (Windows64) | -O3
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
VHDL Package                         | Library   | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------------
standard                             | std       |      |                           | <unavailable>
TEXTIO                               | std       |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                       | ieee      |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD                          | ieee      |      | 13.0.376.8320 (Windows64) |  -2008
instr_pack                           | processor |      | 13.0.376.8320 (Windows64) | -O3
STD_LOGIC_TEXTIO                     | ieee      |      | 13.0.376.8320 (Windows64) | <unavailable>
std_logic_arith                      | ieee      |      | 13.0.376.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED                   | ieee      |      | 13.0.376.8320 (Windows64) | <unavailable>
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
Library                              | Comment
----------------------------------------------------------------------------------------------------------
ieee                                 | Standard IEEE packages library
processor                            | None
std                                  | Standard VHDL library
----------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+instruction_buffer_tb instruction_buffer_tb tb


The performance of simulation is reduced. Version Student Edition
