
NUCLEO-G431RB-MSC_Shell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca48  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f8  0800cc28  0800cc28  0001cc28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d220  0800d220  0002032c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d220  0800d220  0001d220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d228  0800d228  0002032c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d228  0800d228  0001d228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d22c  0800d22c  0001d22c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000032c  20000000  0800d230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  2000032c  0800d55c  0002032c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  0800d55c  000206b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002032c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a916  00000000  00000000  0002035c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fc9  00000000  00000000  0003ac72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  0003dc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c0  00000000  00000000  0003f228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021963  00000000  00000000  000406e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018672  00000000  00000000  0006204b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd6f4  00000000  00000000  0007a6bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00157db1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007158  00000000  00000000  00157e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000032c 	.word	0x2000032c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cc10 	.word	0x0800cc10

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000330 	.word	0x20000330
 800021c:	0800cc10 	.word	0x0800cc10

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b974 	b.w	8000fb8 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <vitesse_de_rotation>:
uint16_t vitesse = 0;
extern TIM_HandleTypeDef htim4;



void vitesse_de_rotation(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

	vitesse = (1/2048)*htim4.Instance->CNT /(0.1/60);
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <vitesse_de_rotation+0x24>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <vitesse_de_rotation+0x28>)
 8000fca:	801a      	strh	r2, [r3, #0]
	htim4.Instance->CNT=0;
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <vitesse_de_rotation+0x24>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200004fc 	.word	0x200004fc
 8000fe4:	20000348 	.word	0x20000348

08000fe8 <start_PWM>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void start_PWM(){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000fec:	2100      	movs	r1, #0
 8000fee:	4808      	ldr	r0, [pc, #32]	; (8001010 <start_PWM+0x28>)
 8000ff0:	f004 ffb4 	bl	8005f5c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	4806      	ldr	r0, [pc, #24]	; (8001010 <start_PWM+0x28>)
 8000ff8:	f004 ffb0 	bl	8005f5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4804      	ldr	r0, [pc, #16]	; (8001010 <start_PWM+0x28>)
 8001000:	f006 fa94 	bl	800752c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001004:	2104      	movs	r1, #4
 8001006:	4802      	ldr	r0, [pc, #8]	; (8001010 <start_PWM+0x28>)
 8001008:	f006 fa90 	bl	800752c <HAL_TIMEx_PWMN_Start>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000418 	.word	0x20000418

08001014 <stop_PWM>:

void stop_PWM(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001018:	2100      	movs	r1, #0
 800101a:	4808      	ldr	r0, [pc, #32]	; (800103c <stop_PWM+0x28>)
 800101c:	f005 f89e 	bl	800615c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001020:	2104      	movs	r1, #4
 8001022:	4806      	ldr	r0, [pc, #24]	; (800103c <stop_PWM+0x28>)
 8001024:	f005 f89a 	bl	800615c <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001028:	2100      	movs	r1, #0
 800102a:	4804      	ldr	r0, [pc, #16]	; (800103c <stop_PWM+0x28>)
 800102c:	f006 fb32 	bl	8007694 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8001030:	2104      	movs	r1, #4
 8001032:	4802      	ldr	r0, [pc, #8]	; (800103c <stop_PWM+0x28>)
 8001034:	f006 fb2e 	bl	8007694 <HAL_TIMEx_PWMN_Stop>
}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000418 	.word	0x20000418

08001040 <changement_alpha>:

void changement_alpha(int alpha){
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	if (alpha > 100){
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b64      	cmp	r3, #100	; 0x64
 800104c:	dd01      	ble.n	8001052 <changement_alpha+0x12>
		alpha = 100;
 800104e:	2364      	movs	r3, #100	; 0x64
 8001050:	607b      	str	r3, [r7, #4]
	}
	TIM1->CCR1=(5312*alpha)/100;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 8001058:	fb02 f303 	mul.w	r3, r2, r3
 800105c:	4a09      	ldr	r2, [pc, #36]	; (8001084 <changement_alpha+0x44>)
 800105e:	fb82 1203 	smull	r1, r2, r2, r3
 8001062:	1152      	asrs	r2, r2, #5
 8001064:	17db      	asrs	r3, r3, #31
 8001066:	1ad2      	subs	r2, r2, r3
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <changement_alpha+0x48>)
 800106a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=(5312-TIM1->CCR1);
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <changement_alpha+0x48>)
 800106e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001070:	4a05      	ldr	r2, [pc, #20]	; (8001088 <changement_alpha+0x48>)
 8001072:	f5c3 53a6 	rsb	r3, r3, #5312	; 0x14c0
 8001076:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	51eb851f 	.word	0x51eb851f
 8001088:	40012c00 	.word	0x40012c00
 800108c:	00000000 	.word	0x00000000

08001090 <conversion_ADC>:

float conversion_ADC(int sortie_ADC_numerique ){
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	int moyenne_sortie_ADC_numerique = sortie_ADC_numerique/20;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a27      	ldr	r2, [pc, #156]	; (8001138 <conversion_ADC+0xa8>)
 800109c:	fb82 1203 	smull	r1, r2, r2, r3
 80010a0:	10d2      	asrs	r2, r2, #3
 80010a2:	17db      	asrs	r3, r3, #31
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	617b      	str	r3, [r7, #20]
	float tension_sortie_hacheur = moyenne_sortie_ADC_numerique * 3.3 / 4095;
 80010a8:	6978      	ldr	r0, [r7, #20]
 80010aa:	f7ff fa73 	bl	8000594 <__aeabi_i2d>
 80010ae:	a31c      	add	r3, pc, #112	; (adr r3, 8001120 <conversion_ADC+0x90>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff fad8 	bl	8000668 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	a319      	add	r3, pc, #100	; (adr r3, 8001128 <conversion_ADC+0x98>)
 80010c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c6:	f7ff fbf9 	bl	80008bc <__aeabi_ddiv>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4610      	mov	r0, r2
 80010d0:	4619      	mov	r1, r3
 80010d2:	f7ff fda1 	bl	8000c18 <__aeabi_d2f>
 80010d6:	4603      	mov	r3, r0
 80010d8:	613b      	str	r3, [r7, #16]
	float courant = (tension_sortie_hacheur -2.53)*12;
 80010da:	6938      	ldr	r0, [r7, #16]
 80010dc:	f7ff fa6c 	bl	80005b8 <__aeabi_f2d>
 80010e0:	a313      	add	r3, pc, #76	; (adr r3, 8001130 <conversion_ADC+0xa0>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff f907 	bl	80002f8 <__aeabi_dsub>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4619      	mov	r1, r3
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	4b11      	ldr	r3, [pc, #68]	; (800113c <conversion_ADC+0xac>)
 80010f8:	f7ff fab6 	bl	8000668 <__aeabi_dmul>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fd88 	bl	8000c18 <__aeabi_d2f>
 8001108:	4603      	mov	r3, r0
 800110a:	60fb      	str	r3, [r7, #12]
	return (courant);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	ee07 3a90 	vmov	s15, r3
}
 8001112:	eeb0 0a67 	vmov.f32	s0, s15
 8001116:	3718      	adds	r7, #24
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	f3af 8000 	nop.w
 8001120:	66666666 	.word	0x66666666
 8001124:	400a6666 	.word	0x400a6666
 8001128:	00000000 	.word	0x00000000
 800112c:	40affe00 	.word	0x40affe00
 8001130:	a3d70a3d 	.word	0xa3d70a3d
 8001134:	40043d70 	.word	0x40043d70
 8001138:	66666667 	.word	0x66666667
 800113c:	40280000 	.word	0x40280000

08001140 <GPIO_ISO_RESET>:

void GPIO_ISO_RESET(){
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	2101      	movs	r1, #1
 8001148:	4806      	ldr	r0, [pc, #24]	; (8001164 <GPIO_ISO_RESET+0x24>)
 800114a:	f003 fd61 	bl	8004c10 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800114e:	2001      	movs	r0, #1
 8001150:	f001 f9ee 	bl	8002530 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	2101      	movs	r1, #1
 8001158:	4802      	ldr	r0, [pc, #8]	; (8001164 <GPIO_ISO_RESET+0x24>)
 800115a:	f003 fd59 	bl	8004c10 <HAL_GPIO_WritePin>
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	48000800 	.word	0x48000800

08001168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b0a4      	sub	sp, #144	; 0x90
 800116c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	char	 	cmdBuffer[CMD_BUFFER_SIZE];
	int 		idx_cmd;
	char* 		argv[MAX_ARGS];
	int		 	argc = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	char*		token;
	int 		newCmdReady = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	67bb      	str	r3, [r7, #120]	; 0x78
	int 		alpha = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	66fb      	str	r3, [r7, #108]	; 0x6c
	int 		sortie_ADC_numerique = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	677b      	str	r3, [r7, #116]	; 0x74
	float 		courant = 0;
 8001180:	f04f 0300 	mov.w	r3, #0
 8001184:	66bb      	str	r3, [r7, #104]	; 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f001 f99c 	bl	80024c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 fa49 	bl	8001620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f000 fd17 	bl	8001bc0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001192:	f000 fceb 	bl	8001b6c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001196:	f000 fc9d 	bl	8001ad4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800119a:	f000 fb07 	bl	80017ac <MX_TIM1_Init>
  MX_ADC1_Init();
 800119e:	f000 fa8b 	bl	80016b8 <MX_ADC1_Init>
  MX_TIM2_Init();
 80011a2:	f000 fba3 	bl	80018ec <MX_TIM2_Init>
  MX_TIM4_Init();
 80011a6:	f000 fc3f 	bl	8001a28 <MX_TIM4_Init>
  MX_TIM3_Init();
 80011aa:	f000 fbed 	bl	8001988 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // POUR LE SHELL
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2224      	movs	r2, #36	; 0x24
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f008 fccd 	bl	8009b54 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 80011ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011be:	2240      	movs	r2, #64	; 0x40
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f008 fcc6 	bl	8009b54 <memset>
 80011c8:	4bb7      	ldr	r3, [pc, #732]	; (80014a8 <main+0x340>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 80011ce:	2240      	movs	r2, #64	; 0x40
 80011d0:	2100      	movs	r1, #0
 80011d2:	48b6      	ldr	r0, [pc, #728]	; (80014ac <main+0x344>)
 80011d4:	f008 fcbe 	bl	8009b54 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80011d8:	2201      	movs	r2, #1
 80011da:	49b3      	ldr	r1, [pc, #716]	; (80014a8 <main+0x340>)
 80011dc:	48b4      	ldr	r0, [pc, #720]	; (80014b0 <main+0x348>)
 80011de:	f006 fd2b 	bl	8007c38 <HAL_UART_Receive_IT>
	HAL_Delay(10);
 80011e2:	200a      	movs	r0, #10
 80011e4:	f001 f9a4 	bl	8002530 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ec:	2266      	movs	r2, #102	; 0x66
 80011ee:	49b1      	ldr	r1, [pc, #708]	; (80014b4 <main+0x34c>)
 80011f0:	48af      	ldr	r0, [pc, #700]	; (80014b0 <main+0x348>)
 80011f2:	f006 fc8a 	bl	8007b0a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011fa:	2218      	movs	r2, #24
 80011fc:	49ae      	ldr	r1, [pc, #696]	; (80014b8 <main+0x350>)
 80011fe:	48ac      	ldr	r0, [pc, #688]	; (80014b0 <main+0x348>)
 8001200:	f006 fc83 	bl	8007b0a <HAL_UART_Transmit>
 // FIN POUR LE SHELL

 // init PWM

	start_PWM();
 8001204:	f7ff fef0 	bl	8000fe8 <start_PWM>

 // initialisation de l'ADC pour la mesure du courant sur la phase RED

	if(HAL_OK != HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED))
 8001208:	217f      	movs	r1, #127	; 0x7f
 800120a:	48ac      	ldr	r0, [pc, #688]	; (80014bc <main+0x354>)
 800120c:	f002 fe34 	bl	8003e78 <HAL_ADCEx_Calibration_Start>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d002      	beq.n	800121c <main+0xb4>
		printf("probleme avec la calibration de l'ADC \r\n");
 8001216:	48aa      	ldr	r0, [pc, #680]	; (80014c0 <main+0x358>)
 8001218:	f009 f97c 	bl	800a514 <puts>

	if(HAL_OK != HAL_ADC_Start_DMA(&hadc1, ADC_Buffer, ADC_BUF_SIZE))
 800121c:	2214      	movs	r2, #20
 800121e:	49a9      	ldr	r1, [pc, #676]	; (80014c4 <main+0x35c>)
 8001220:	48a6      	ldr	r0, [pc, #664]	; (80014bc <main+0x354>)
 8001222:	f001 fd9b 	bl	8002d5c <HAL_ADC_Start_DMA>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <main+0xca>
		printf("probleme avec le demarrage du DMA \r\n");
 800122c:	48a6      	ldr	r0, [pc, #664]	; (80014c8 <main+0x360>)
 800122e:	f009 f971 	bl	800a514 <puts>

	if(HAL_OK != HAL_TIM_Base_Start(&htim2))
 8001232:	48a6      	ldr	r0, [pc, #664]	; (80014cc <main+0x364>)
 8001234:	f004 fd6e 	bl	8005d14 <HAL_TIM_Base_Start>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d002      	beq.n	8001244 <main+0xdc>
		printf("probleme avec l'initialisation du Timer 2 \r\n");
 800123e:	48a4      	ldr	r0, [pc, #656]	; (80014d0 <main+0x368>)
 8001240:	f009 f968 	bl	800a514 <puts>


 // initialisation du Timer 4 pour la mesure de vitesse avec le codeur incremental

	if(HAL_OK != HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL))
 8001244:	213c      	movs	r1, #60	; 0x3c
 8001246:	48a3      	ldr	r0, [pc, #652]	; (80014d4 <main+0x36c>)
 8001248:	f005 f8c4 	bl	80063d4 <HAL_TIM_Encoder_Start_IT>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <main+0xf0>
			printf("probleme avec l'initialisation du Timer 4 \r\n");
 8001252:	48a1      	ldr	r0, [pc, #644]	; (80014d8 <main+0x370>)
 8001254:	f009 f95e 	bl	800a514 <puts>

	if(HAL_OK != HAL_TIM_Base_Start_IT(&htim3))
 8001258:	48a0      	ldr	r0, [pc, #640]	; (80014dc <main+0x374>)
 800125a:	f004 fdbd 	bl	8005dd8 <HAL_TIM_Base_Start_IT>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <main+0x102>
			printf("probleme avec l'initialisation du Timer 3 \r\n");
 8001264:	489e      	ldr	r0, [pc, #632]	; (80014e0 <main+0x378>)
 8001266:	f009 f955 	bl	800a514 <puts>
	{

/******************** BEGIN SHELL **************************/

		// uartRxReceived is set to 1 when a new character is received on uart 1
		if(uartRxReceived){
 800126a:	4b9e      	ldr	r3, [pc, #632]	; (80014e4 <main+0x37c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d05f      	beq.n	8001332 <main+0x1ca>
			switch(uartRxBuffer[0]){
 8001272:	4b8d      	ldr	r3, [pc, #564]	; (80014a8 <main+0x340>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b0d      	cmp	r3, #13
 8001278:	d002      	beq.n	8001280 <main+0x118>
 800127a:	2b7f      	cmp	r3, #127	; 0x7f
 800127c:	d032      	beq.n	80012e4 <main+0x17c>
 800127e:	e043      	b.n	8001308 <main+0x1a0>
			// Nouvelle ligne, instruction  traiter
			case ASCII_CR:
				HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001280:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001284:	2203      	movs	r2, #3
 8001286:	4998      	ldr	r1, [pc, #608]	; (80014e8 <main+0x380>)
 8001288:	4889      	ldr	r0, [pc, #548]	; (80014b0 <main+0x348>)
 800128a:	f006 fc3e 	bl	8007b0a <HAL_UART_Transmit>
				cmdBuffer[idx_cmd] = '\0';
 800128e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001292:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001296:	4413      	add	r3, r2
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
				argc = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
				token = strtok(cmdBuffer, " ");
 80012a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a6:	4991      	ldr	r1, [pc, #580]	; (80014ec <main+0x384>)
 80012a8:	4618      	mov	r0, r3
 80012aa:	f009 f96f 	bl	800a58c <strtok>
 80012ae:	67f8      	str	r0, [r7, #124]	; 0x7c
				while(token!=NULL){
 80012b0:	e00f      	b.n	80012d2 <main+0x16a>
					argv[argc++] = token;
 80012b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	3388      	adds	r3, #136	; 0x88
 80012c0:	443b      	add	r3, r7
 80012c2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80012c4:	f843 2c84 	str.w	r2, [r3, #-132]
					token = strtok(NULL, " ");
 80012c8:	4988      	ldr	r1, [pc, #544]	; (80014ec <main+0x384>)
 80012ca:	2000      	movs	r0, #0
 80012cc:	f009 f95e 	bl	800a58c <strtok>
 80012d0:	67f8      	str	r0, [r7, #124]	; 0x7c
				while(token!=NULL){
 80012d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1ec      	bne.n	80012b2 <main+0x14a>
				}
				idx_cmd = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				newCmdReady = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	67bb      	str	r3, [r7, #120]	; 0x78
				break;
 80012e2:	e023      	b.n	800132c <main+0x1c4>
				// Suppression du dernier caractre
			case ASCII_DEL:
				cmdBuffer[idx_cmd--] = '\0';
 80012e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80012e8:	1e5a      	subs	r2, r3, #1
 80012ea:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80012ee:	3388      	adds	r3, #136	; 0x88
 80012f0:	443b      	add	r3, r7
 80012f2:	2200      	movs	r2, #0
 80012f4:	f803 2c60 	strb.w	r2, [r3, #-96]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80012f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012fc:	2201      	movs	r2, #1
 80012fe:	496a      	ldr	r1, [pc, #424]	; (80014a8 <main+0x340>)
 8001300:	486b      	ldr	r0, [pc, #428]	; (80014b0 <main+0x348>)
 8001302:	f006 fc02 	bl	8007b0a <HAL_UART_Transmit>
				break;
 8001306:	e011      	b.n	800132c <main+0x1c4>
				// Nouveau caractre
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 8001308:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001312:	4a65      	ldr	r2, [pc, #404]	; (80014a8 <main+0x340>)
 8001314:	7812      	ldrb	r2, [r2, #0]
 8001316:	3388      	adds	r3, #136	; 0x88
 8001318:	443b      	add	r3, r7
 800131a:	f803 2c60 	strb.w	r2, [r3, #-96]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800131e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001322:	2201      	movs	r2, #1
 8001324:	4960      	ldr	r1, [pc, #384]	; (80014a8 <main+0x340>)
 8001326:	4862      	ldr	r0, [pc, #392]	; (80014b0 <main+0x348>)
 8001328:	f006 fbef 	bl	8007b0a <HAL_UART_Transmit>
			}
			uartRxReceived = 0;
 800132c:	4b6d      	ldr	r3, [pc, #436]	; (80014e4 <main+0x37c>)
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
		}

		if(newCmdReady){
 8001332:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001334:	2b00      	cmp	r3, #0
 8001336:	f000 8159 	beq.w	80015ec <main+0x484>
			if(strcmp(argv[0],"set")==0){
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	496c      	ldr	r1, [pc, #432]	; (80014f0 <main+0x388>)
 800133e:	4618      	mov	r0, r3
 8001340:	f7fe ff6e 	bl	8000220 <strcmp>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d133      	bne.n	80013b2 <main+0x24a>
				if(strcmp(argv[1],"PA5")==0){
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	4969      	ldr	r1, [pc, #420]	; (80014f4 <main+0x38c>)
 800134e:	4618      	mov	r0, r3
 8001350:	f7fe ff66 	bl	8000220 <strcmp>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d123      	bne.n	80013a2 <main+0x23a>
					HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, atoi(argv[2]));
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4618      	mov	r0, r3
 800135e:	f008 fbcb 	bl	8009af8 <atoi>
 8001362:	4603      	mov	r3, r0
 8001364:	b2db      	uxtb	r3, r3
 8001366:	461a      	mov	r2, r3
 8001368:	2120      	movs	r1, #32
 800136a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800136e:	f003 fc4f 	bl	8004c10 <HAL_GPIO_WritePin>
					stringSize = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE,"Switch on/off led : %d\r\n",atoi(argv[2]));
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4618      	mov	r0, r3
 8001376:	f008 fbbf 	bl	8009af8 <atoi>
 800137a:	4603      	mov	r3, r0
 800137c:	4a5e      	ldr	r2, [pc, #376]	; (80014f8 <main+0x390>)
 800137e:	2140      	movs	r1, #64	; 0x40
 8001380:	484a      	ldr	r0, [pc, #296]	; (80014ac <main+0x344>)
 8001382:	f009 f8cf 	bl	800a524 <sniprintf>
 8001386:	4603      	mov	r3, r0
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4b5c      	ldr	r3, [pc, #368]	; (80014fc <main+0x394>)
 800138c:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 800138e:	4b5b      	ldr	r3, [pc, #364]	; (80014fc <main+0x394>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	b29a      	uxth	r2, r3
 8001394:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001398:	4944      	ldr	r1, [pc, #272]	; (80014ac <main+0x344>)
 800139a:	4845      	ldr	r0, [pc, #276]	; (80014b0 <main+0x348>)
 800139c:	f006 fbb5 	bl	8007b0a <HAL_UART_Transmit>
 80013a0:	e11b      	b.n	80015da <main+0x472>
				}
				else{
					HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013a6:	2214      	movs	r2, #20
 80013a8:	4955      	ldr	r1, [pc, #340]	; (8001500 <main+0x398>)
 80013aa:	4841      	ldr	r0, [pc, #260]	; (80014b0 <main+0x348>)
 80013ac:	f006 fbad 	bl	8007b0a <HAL_UART_Transmit>
 80013b0:	e113      	b.n	80015da <main+0x472>
				}
			}
			else if(strcmp(argv[0],"get")==0)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4953      	ldr	r1, [pc, #332]	; (8001504 <main+0x39c>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7fe ff32 	bl	8000220 <strcmp>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d107      	bne.n	80013d2 <main+0x26a>
			{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c6:	2214      	movs	r2, #20
 80013c8:	494d      	ldr	r1, [pc, #308]	; (8001500 <main+0x398>)
 80013ca:	4839      	ldr	r0, [pc, #228]	; (80014b0 <main+0x348>)
 80013cc:	f006 fb9d 	bl	8007b0a <HAL_UART_Transmit>
 80013d0:	e103      	b.n	80015da <main+0x472>
			}

			else if (strcmp(argv[0],"help")==0){
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	494c      	ldr	r1, [pc, #304]	; (8001508 <main+0x3a0>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7fe ff22 	bl	8000220 <strcmp>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d107      	bne.n	80013f2 <main+0x28a>
				HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013e6:	2237      	movs	r2, #55	; 0x37
 80013e8:	4948      	ldr	r1, [pc, #288]	; (800150c <main+0x3a4>)
 80013ea:	4831      	ldr	r0, [pc, #196]	; (80014b0 <main+0x348>)
 80013ec:	f006 fb8d 	bl	8007b0a <HAL_UART_Transmit>
 80013f0:	e0f3      	b.n	80015da <main+0x472>

			}
			else if (strcmp(argv[0],"pinout")==0){
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4946      	ldr	r1, [pc, #280]	; (8001510 <main+0x3a8>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7fe ff12 	bl	8000220 <strcmp>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d107      	bne.n	8001412 <main+0x2aa>
				HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 8001402:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001406:	2267      	movs	r2, #103	; 0x67
 8001408:	4942      	ldr	r1, [pc, #264]	; (8001514 <main+0x3ac>)
 800140a:	4829      	ldr	r0, [pc, #164]	; (80014b0 <main+0x348>)
 800140c:	f006 fb7d 	bl	8007b0a <HAL_UART_Transmit>
 8001410:	e0e3      	b.n	80015da <main+0x472>
			}

			else if (strcmp(argv[0],"start")==0){
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4940      	ldr	r1, [pc, #256]	; (8001518 <main+0x3b0>)
 8001416:	4618      	mov	r0, r3
 8001418:	f7fe ff02 	bl	8000220 <strcmp>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d113      	bne.n	800144a <main+0x2e2>

				start_PWM();
 8001422:	f7ff fde1 	bl	8000fe8 <start_PWM>

				// on met le rapport cyclique  50  chaque lancement (le moteur ne tourne pas)
				TIM1->CCR1=2656;
 8001426:	4b3d      	ldr	r3, [pc, #244]	; (800151c <main+0x3b4>)
 8001428:	f44f 6226 	mov.w	r2, #2656	; 0xa60
 800142c:	635a      	str	r2, [r3, #52]	; 0x34
				TIM1->CCR2=2656;
 800142e:	4b3b      	ldr	r3, [pc, #236]	; (800151c <main+0x3b4>)
 8001430:	f44f 6226 	mov.w	r2, #2656	; 0xa60
 8001434:	639a      	str	r2, [r3, #56]	; 0x38

				// Activation du GPIO pour l'allumage du hacheur (pin 33)
				// GPIOC Pin 0  1 pendant au moins 2micro s d'aprs la doc

				GPIO_ISO_RESET();
 8001436:	f7ff fe83 	bl	8001140 <GPIO_ISO_RESET>

				HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 800143a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800143e:	220b      	movs	r2, #11
 8001440:	4937      	ldr	r1, [pc, #220]	; (8001520 <main+0x3b8>)
 8001442:	481b      	ldr	r0, [pc, #108]	; (80014b0 <main+0x348>)
 8001444:	f006 fb61 	bl	8007b0a <HAL_UART_Transmit>
 8001448:	e0c7      	b.n	80015da <main+0x472>
			}
			else if (strcmp(argv[0],"stop")==0){
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4935      	ldr	r1, [pc, #212]	; (8001524 <main+0x3bc>)
 800144e:	4618      	mov	r0, r3
 8001450:	f7fe fee6 	bl	8000220 <strcmp>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d109      	bne.n	800146e <main+0x306>

				// On stoppe les PWM
				stop_PWM();
 800145a:	f7ff fddb 	bl	8001014 <stop_PWM>

				HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 800145e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001462:	220c      	movs	r2, #12
 8001464:	4930      	ldr	r1, [pc, #192]	; (8001528 <main+0x3c0>)
 8001466:	4812      	ldr	r0, [pc, #72]	; (80014b0 <main+0x348>)
 8001468:	f006 fb4f 	bl	8007b0a <HAL_UART_Transmit>
 800146c:	e0b5      	b.n	80015da <main+0x472>
			}

			else if(strcmp(argv[0],"alpha")==0){
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	492e      	ldr	r1, [pc, #184]	; (800152c <main+0x3c4>)
 8001472:	4618      	mov	r0, r3
 8001474:	f7fe fed4 	bl	8000220 <strcmp>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d108      	bne.n	8001490 <main+0x328>
				alpha = atoi(argv[1]);
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	4618      	mov	r0, r3
 8001482:	f008 fb39 	bl	8009af8 <atoi>
 8001486:	66f8      	str	r0, [r7, #108]	; 0x6c
				changement_alpha(alpha);
 8001488:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800148a:	f7ff fdd9 	bl	8001040 <changement_alpha>
 800148e:	e0a4      	b.n	80015da <main+0x472>
			}
			else if(strcmp(argv[0],"ADC")==0){
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4927      	ldr	r1, [pc, #156]	; (8001530 <main+0x3c8>)
 8001494:	4618      	mov	r0, r3
 8001496:	f7fe fec3 	bl	8000220 <strcmp>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d178      	bne.n	8001592 <main+0x42a>

				for(int i=0;i<20;i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	673b      	str	r3, [r7, #112]	; 0x70
 80014a4:	e051      	b.n	800154a <main+0x3e2>
 80014a6:	bf00      	nop
 80014a8:	200005dc 	.word	0x200005dc
 80014ac:	200005e0 	.word	0x200005e0
 80014b0:	20000548 	.word	0x20000548
 80014b4:	20000018 	.word	0x20000018
 80014b8:	20000000 	.word	0x20000000
 80014bc:	2000034c 	.word	0x2000034c
 80014c0:	0800cc28 	.word	0x0800cc28
 80014c4:	20000624 	.word	0x20000624
 80014c8:	0800cc50 	.word	0x0800cc50
 80014cc:	20000464 	.word	0x20000464
 80014d0:	0800cc74 	.word	0x0800cc74
 80014d4:	200004fc 	.word	0x200004fc
 80014d8:	0800cca0 	.word	0x0800cca0
 80014dc:	200004b0 	.word	0x200004b0
 80014e0:	0800cccc 	.word	0x0800cccc
 80014e4:	200005d8 	.word	0x200005d8
 80014e8:	20000080 	.word	0x20000080
 80014ec:	0800ccf8 	.word	0x0800ccf8
 80014f0:	0800ccfc 	.word	0x0800ccfc
 80014f4:	0800cd00 	.word	0x0800cd00
 80014f8:	0800cd04 	.word	0x0800cd04
 80014fc:	20000620 	.word	0x20000620
 8001500:	20000084 	.word	0x20000084
 8001504:	0800cd20 	.word	0x0800cd20
 8001508:	0800cd24 	.word	0x0800cd24
 800150c:	20000098 	.word	0x20000098
 8001510:	0800cd2c 	.word	0x0800cd2c
 8001514:	200000d0 	.word	0x200000d0
 8001518:	0800cd34 	.word	0x0800cd34
 800151c:	40012c00 	.word	0x40012c00
 8001520:	20000138 	.word	0x20000138
 8001524:	0800cd3c 	.word	0x0800cd3c
 8001528:	20000144 	.word	0x20000144
 800152c:	0800cd44 	.word	0x0800cd44
 8001530:	0800cd4c 	.word	0x0800cd4c
					sortie_ADC_numerique = sortie_ADC_numerique + (int)(ADC_Buffer[i]);
 8001534:	4a30      	ldr	r2, [pc, #192]	; (80015f8 <main+0x490>)
 8001536:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800153c:	461a      	mov	r2, r3
 800153e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001540:	4413      	add	r3, r2
 8001542:	677b      	str	r3, [r7, #116]	; 0x74
				for(int i=0;i<20;i++){
 8001544:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001546:	3301      	adds	r3, #1
 8001548:	673b      	str	r3, [r7, #112]	; 0x70
 800154a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800154c:	2b13      	cmp	r3, #19
 800154e:	ddf1      	ble.n	8001534 <main+0x3cc>
				}

				courant = conversion_ADC(sortie_ADC_numerique);
 8001550:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001552:	f7ff fd9d 	bl	8001090 <conversion_ADC>
 8001556:	ed87 0a1a 	vstr	s0, [r7, #104]	; 0x68

				stringSize = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE,"Le courant dans la phase RED vaut : %.2f A \r\n", courant);
 800155a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800155c:	f7ff f82c 	bl	80005b8 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	e9cd 2300 	strd	r2, r3, [sp]
 8001568:	4a24      	ldr	r2, [pc, #144]	; (80015fc <main+0x494>)
 800156a:	2140      	movs	r1, #64	; 0x40
 800156c:	4824      	ldr	r0, [pc, #144]	; (8001600 <main+0x498>)
 800156e:	f008 ffd9 	bl	800a524 <sniprintf>
 8001572:	4603      	mov	r3, r0
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4b23      	ldr	r3, [pc, #140]	; (8001604 <main+0x49c>)
 8001578:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 800157a:	4b22      	ldr	r3, [pc, #136]	; (8001604 <main+0x49c>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b29a      	uxth	r2, r3
 8001580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001584:	491e      	ldr	r1, [pc, #120]	; (8001600 <main+0x498>)
 8001586:	4820      	ldr	r0, [pc, #128]	; (8001608 <main+0x4a0>)
 8001588:	f006 fabf 	bl	8007b0a <HAL_UART_Transmit>

				sortie_ADC_numerique =0;
 800158c:	2300      	movs	r3, #0
 800158e:	677b      	str	r3, [r7, #116]	; 0x74
 8001590:	e023      	b.n	80015da <main+0x472>

			}
			else if(strcmp(argv[0],"vitesse")==0){
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	491d      	ldr	r1, [pc, #116]	; (800160c <main+0x4a4>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe fe42 	bl	8000220 <strcmp>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d114      	bne.n	80015cc <main+0x464>

				stringSize = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE,"La vitesse vaut : %d tr/min \r\n", vitesse);
 80015a2:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <main+0x4a8>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	4a1b      	ldr	r2, [pc, #108]	; (8001614 <main+0x4ac>)
 80015a8:	2140      	movs	r1, #64	; 0x40
 80015aa:	4815      	ldr	r0, [pc, #84]	; (8001600 <main+0x498>)
 80015ac:	f008 ffba 	bl	800a524 <sniprintf>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <main+0x49c>)
 80015b6:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, uartTxBuffer, stringSize, HAL_MAX_DELAY);
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <main+0x49c>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	b29a      	uxth	r2, r3
 80015be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015c2:	490f      	ldr	r1, [pc, #60]	; (8001600 <main+0x498>)
 80015c4:	4810      	ldr	r0, [pc, #64]	; (8001608 <main+0x4a0>)
 80015c6:	f006 faa0 	bl	8007b0a <HAL_UART_Transmit>
 80015ca:	e006      	b.n	80015da <main+0x472>
			}
			else{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80015cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015d0:	2214      	movs	r2, #20
 80015d2:	4911      	ldr	r1, [pc, #68]	; (8001618 <main+0x4b0>)
 80015d4:	480c      	ldr	r0, [pc, #48]	; (8001608 <main+0x4a0>)
 80015d6:	f006 fa98 	bl	8007b0a <HAL_UART_Transmit>
			}
			HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80015da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015de:	2218      	movs	r2, #24
 80015e0:	490e      	ldr	r1, [pc, #56]	; (800161c <main+0x4b4>)
 80015e2:	4809      	ldr	r0, [pc, #36]	; (8001608 <main+0x4a0>)
 80015e4:	f006 fa91 	bl	8007b0a <HAL_UART_Transmit>
			newCmdReady = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	67bb      	str	r3, [r7, #120]	; 0x78
		/*********************** END SHELL *****************************/


		/****************** BEGIN BLUE_BUTTON HACHEUR ******************/

		HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 80015ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015f0:	f003 fb26 	bl	8004c40 <HAL_GPIO_EXTI_IRQHandler>
		if(uartRxReceived){
 80015f4:	e639      	b.n	800126a <main+0x102>
 80015f6:	bf00      	nop
 80015f8:	20000624 	.word	0x20000624
 80015fc:	0800cd50 	.word	0x0800cd50
 8001600:	200005e0 	.word	0x200005e0
 8001604:	20000620 	.word	0x20000620
 8001608:	20000548 	.word	0x20000548
 800160c:	0800cd80 	.word	0x0800cd80
 8001610:	20000348 	.word	0x20000348
 8001614:	0800cd88 	.word	0x0800cd88
 8001618:	20000084 	.word	0x20000084
 800161c:	20000000 	.word	0x20000000

08001620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b094      	sub	sp, #80	; 0x50
 8001624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001626:	f107 0318 	add.w	r3, r7, #24
 800162a:	2238      	movs	r2, #56	; 0x38
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f008 fa90 	bl	8009b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001642:	2000      	movs	r0, #0
 8001644:	f003 fb14 	bl	8004c70 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001648:	2302      	movs	r3, #2
 800164a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800164c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001652:	2340      	movs	r3, #64	; 0x40
 8001654:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001656:	2302      	movs	r3, #2
 8001658:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165a:	2302      	movs	r3, #2
 800165c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800165e:	2304      	movs	r3, #4
 8001660:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001662:	2355      	movs	r3, #85	; 0x55
 8001664:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001666:	2302      	movs	r3, #2
 8001668:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800166a:	2302      	movs	r3, #2
 800166c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800166e:	2302      	movs	r3, #2
 8001670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001672:	f107 0318 	add.w	r3, r7, #24
 8001676:	4618      	mov	r0, r3
 8001678:	f003 fb9e 	bl	8004db8 <HAL_RCC_OscConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001682:	f000 fb4b 	bl	8001d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001686:	230f      	movs	r3, #15
 8001688:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800168a:	2303      	movs	r3, #3
 800168c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	2104      	movs	r1, #4
 800169e:	4618      	mov	r0, r3
 80016a0:	f003 fea2 	bl	80053e8 <HAL_RCC_ClockConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80016aa:	f000 fb37 	bl	8001d1c <Error_Handler>
  }
}
 80016ae:	bf00      	nop
 80016b0:	3750      	adds	r7, #80	; 0x50
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08c      	sub	sp, #48	; 0x30
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80016be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2220      	movs	r2, #32
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f008 fa3f 	bl	8009b54 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016d6:	4b33      	ldr	r3, [pc, #204]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80016dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016de:	4b31      	ldr	r3, [pc, #196]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016e0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80016e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016e6:	4b2f      	ldr	r3, [pc, #188]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016ec:	4b2d      	ldr	r3, [pc, #180]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80016f2:	4b2c      	ldr	r3, [pc, #176]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016f8:	4b2a      	ldr	r3, [pc, #168]	; (80017a4 <MX_ADC1_Init+0xec>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016fe:	4b29      	ldr	r3, [pc, #164]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001700:	2204      	movs	r2, #4
 8001702:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001704:	4b27      	ldr	r3, [pc, #156]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001706:	2200      	movs	r2, #0
 8001708:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800170a:	4b26      	ldr	r3, [pc, #152]	; (80017a4 <MX_ADC1_Init+0xec>)
 800170c:	2200      	movs	r2, #0
 800170e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001710:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001712:	2201      	movs	r2, #1
 8001714:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001716:	4b23      	ldr	r3, [pc, #140]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001718:	2200      	movs	r2, #0
 800171a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 800171e:	4b21      	ldr	r3, [pc, #132]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001720:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800172e:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001730:	2201      	movs	r2, #1
 8001732:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001736:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001738:	2200      	movs	r2, #0
 800173a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800173c:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <MX_ADC1_Init+0xec>)
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001744:	4817      	ldr	r0, [pc, #92]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001746:	f001 f97f 	bl	8002a48 <HAL_ADC_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001750:	f000 fae4 	bl	8001d1c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001754:	2300      	movs	r3, #0
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175c:	4619      	mov	r1, r3
 800175e:	4811      	ldr	r0, [pc, #68]	; (80017a4 <MX_ADC1_Init+0xec>)
 8001760:	f002 fc1e 	bl	8003fa0 <HAL_ADCEx_MultiModeConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800176a:	f000 fad7 	bl	8001d1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800176e:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <MX_ADC1_Init+0xf0>)
 8001770:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001772:	2306      	movs	r3, #6
 8001774:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800177a:	237f      	movs	r3, #127	; 0x7f
 800177c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800177e:	2304      	movs	r3, #4
 8001780:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	; (80017a4 <MX_ADC1_Init+0xec>)
 800178c:	f001 fddc 	bl	8003348 <HAL_ADC_ConfigChannel>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001796:	f000 fac1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	3730      	adds	r7, #48	; 0x30
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	2000034c 	.word	0x2000034c
 80017a8:	04300002 	.word	0x04300002

080017ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b098      	sub	sp, #96	; 0x60
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	611a      	str	r2, [r3, #16]
 80017ce:	615a      	str	r2, [r3, #20]
 80017d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2234      	movs	r2, #52	; 0x34
 80017d6:	2100      	movs	r1, #0
 80017d8:	4618      	mov	r0, r3
 80017da:	f008 f9bb 	bl	8009b54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017de:	4b41      	ldr	r3, [pc, #260]	; (80018e4 <MX_TIM1_Init+0x138>)
 80017e0:	4a41      	ldr	r2, [pc, #260]	; (80018e8 <MX_TIM1_Init+0x13c>)
 80017e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017e4:	4b3f      	ldr	r3, [pc, #252]	; (80018e4 <MX_TIM1_Init+0x138>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80017ea:	4b3e      	ldr	r3, [pc, #248]	; (80018e4 <MX_TIM1_Init+0x138>)
 80017ec:	2220      	movs	r2, #32
 80017ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5311;
 80017f0:	4b3c      	ldr	r3, [pc, #240]	; (80018e4 <MX_TIM1_Init+0x138>)
 80017f2:	f241 42bf 	movw	r2, #5311	; 0x14bf
 80017f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f8:	4b3a      	ldr	r3, [pc, #232]	; (80018e4 <MX_TIM1_Init+0x138>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017fe:	4b39      	ldr	r3, [pc, #228]	; (80018e4 <MX_TIM1_Init+0x138>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001804:	4b37      	ldr	r3, [pc, #220]	; (80018e4 <MX_TIM1_Init+0x138>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800180a:	4836      	ldr	r0, [pc, #216]	; (80018e4 <MX_TIM1_Init+0x138>)
 800180c:	f004 fb4e 	bl	8005eac <HAL_TIM_PWM_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001816:	f000 fa81 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800181a:	2300      	movs	r3, #0
 800181c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800181e:	2300      	movs	r3, #0
 8001820:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001822:	2300      	movs	r3, #0
 8001824:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001826:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800182a:	4619      	mov	r1, r3
 800182c:	482d      	ldr	r0, [pc, #180]	; (80018e4 <MX_TIM1_Init+0x138>)
 800182e:	f005 ff8f 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001838:	f000 fa70 	bl	8001d1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800183c:	2360      	movs	r3, #96	; 0x60
 800183e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2656;
 8001840:	f44f 6326 	mov.w	r3, #2656	; 0xa60
 8001844:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001846:	2300      	movs	r3, #0
 8001848:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800184a:	2300      	movs	r3, #0
 800184c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800185a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800185e:	2200      	movs	r2, #0
 8001860:	4619      	mov	r1, r3
 8001862:	4820      	ldr	r0, [pc, #128]	; (80018e4 <MX_TIM1_Init+0x138>)
 8001864:	f004 ffe4 	bl	8006830 <HAL_TIM_PWM_ConfigChannel>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800186e:	f000 fa55 	bl	8001d1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001872:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001876:	2204      	movs	r2, #4
 8001878:	4619      	mov	r1, r3
 800187a:	481a      	ldr	r0, [pc, #104]	; (80018e4 <MX_TIM1_Init+0x138>)
 800187c:	f004 ffd8 	bl	8006830 <HAL_TIM_PWM_ConfigChannel>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8001886:	f000 fa49 	bl	8001d1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800188e:	2300      	movs	r3, #0
 8001890:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 207;
 8001896:	23cf      	movs	r3, #207	; 0xcf
 8001898:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800189e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018a2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	4807      	ldr	r0, [pc, #28]	; (80018e4 <MX_TIM1_Init+0x138>)
 80018c8:	f005 ffc4 	bl	8007854 <HAL_TIMEx_ConfigBreakDeadTime>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80018d2:	f000 fa23 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018d6:	4803      	ldr	r0, [pc, #12]	; (80018e4 <MX_TIM1_Init+0x138>)
 80018d8:	f000 fb78 	bl	8001fcc <HAL_TIM_MspPostInit>

}
 80018dc:	bf00      	nop
 80018de:	3760      	adds	r7, #96	; 0x60
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000418 	.word	0x20000418
 80018e8:	40012c00 	.word	0x40012c00

080018ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f2:	f107 0310 	add.w	r3, r7, #16
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800190a:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <MX_TIM2_Init+0x98>)
 800190c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001910:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001912:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <MX_TIM2_Init+0x98>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <MX_TIM2_Init+0x98>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 531;
 800191e:	4b19      	ldr	r3, [pc, #100]	; (8001984 <MX_TIM2_Init+0x98>)
 8001920:	f240 2213 	movw	r2, #531	; 0x213
 8001924:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <MX_TIM2_Init+0x98>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192c:	4b15      	ldr	r3, [pc, #84]	; (8001984 <MX_TIM2_Init+0x98>)
 800192e:	2200      	movs	r2, #0
 8001930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001932:	4814      	ldr	r0, [pc, #80]	; (8001984 <MX_TIM2_Init+0x98>)
 8001934:	f004 f996 	bl	8005c64 <HAL_TIM_Base_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800193e:	f000 f9ed 	bl	8001d1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001946:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	4619      	mov	r1, r3
 800194e:	480d      	ldr	r0, [pc, #52]	; (8001984 <MX_TIM2_Init+0x98>)
 8001950:	f005 f882 	bl	8006a58 <HAL_TIM_ConfigClockSource>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800195a:	f000 f9df 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800195e:	2320      	movs	r3, #32
 8001960:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	4619      	mov	r1, r3
 800196a:	4806      	ldr	r0, [pc, #24]	; (8001984 <MX_TIM2_Init+0x98>)
 800196c:	f005 fef0 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001976:	f000 f9d1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	3720      	adds	r7, #32
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000464 	.word	0x20000464

08001988 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800198e:	f107 0310 	add.w	r3, r7, #16
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019a6:	4b1e      	ldr	r3, [pc, #120]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019a8:	4a1e      	ldr	r2, [pc, #120]	; (8001a24 <MX_TIM3_Init+0x9c>)
 80019aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1699;
 80019ac:	4b1c      	ldr	r3, [pc, #112]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019ae:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80019b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b4:	4b1a      	ldr	r3, [pc, #104]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80019ba:	4b19      	ldr	r3, [pc, #100]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019bc:	f242 720f 	movw	r2, #9999	; 0x270f
 80019c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019ce:	4814      	ldr	r0, [pc, #80]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019d0:	f004 f948 	bl	8005c64 <HAL_TIM_Base_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80019da:	f000 f99f 	bl	8001d1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019e4:	f107 0310 	add.w	r3, r7, #16
 80019e8:	4619      	mov	r1, r3
 80019ea:	480d      	ldr	r0, [pc, #52]	; (8001a20 <MX_TIM3_Init+0x98>)
 80019ec:	f005 f834 	bl	8006a58 <HAL_TIM_ConfigClockSource>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80019f6:	f000 f991 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	4806      	ldr	r0, [pc, #24]	; (8001a20 <MX_TIM3_Init+0x98>)
 8001a08:	f005 fea2 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001a12:	f000 f983 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	3720      	adds	r7, #32
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200004b0 	.word	0x200004b0
 8001a24:	40000400 	.word	0x40000400

08001a28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	; 0x30
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2224      	movs	r2, #36	; 0x24
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f008 f88c 	bl	8009b54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3c:	463b      	mov	r3, r7
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a46:	4b21      	ldr	r3, [pc, #132]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a48:	4a21      	ldr	r2, [pc, #132]	; (8001ad0 <MX_TIM4_Init+0xa8>)
 8001a4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a52:	4b1e      	ldr	r3, [pc, #120]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a58:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a66:	4b19      	ldr	r3, [pc, #100]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a70:	2300      	movs	r3, #0
 8001a72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a74:	2301      	movs	r3, #1
 8001a76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a84:	2301      	movs	r3, #1
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001a90:	f107 030c 	add.w	r3, r7, #12
 8001a94:	4619      	mov	r1, r3
 8001a96:	480d      	ldr	r0, [pc, #52]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001a98:	f004 fbf6 	bl	8006288 <HAL_TIM_Encoder_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001aa2:	f000 f93b 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001aa6:	2310      	movs	r3, #16
 8001aa8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001aae:	463b      	mov	r3, r7
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4806      	ldr	r0, [pc, #24]	; (8001acc <MX_TIM4_Init+0xa4>)
 8001ab4:	f005 fe4c 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001abe:	f000 f92d 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	3730      	adds	r7, #48	; 0x30
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200004fc 	.word	0x200004fc
 8001ad0:	40000800 	.word	0x40000800

08001ad4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ad8:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001ada:	4a23      	ldr	r2, [pc, #140]	; (8001b68 <MX_USART2_UART_Init+0x94>)
 8001adc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ade:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001ae0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ae4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae6:	4b1f      	ldr	r3, [pc, #124]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001aec:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001af2:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001af8:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001afa:	220c      	movs	r2, #12
 8001afc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afe:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b16:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b1c:	4811      	ldr	r0, [pc, #68]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b1e:	f005 ffa4 	bl	8007a6a <HAL_UART_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b28:	f000 f8f8 	bl	8001d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	480d      	ldr	r0, [pc, #52]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b30:	f007 ff17 	bl	8009962 <HAL_UARTEx_SetTxFifoThreshold>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b3a:	f000 f8ef 	bl	8001d1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4808      	ldr	r0, [pc, #32]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b42:	f007 ff4c 	bl	80099de <HAL_UARTEx_SetRxFifoThreshold>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b4c:	f000 f8e6 	bl	8001d1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b50:	4804      	ldr	r0, [pc, #16]	; (8001b64 <MX_USART2_UART_Init+0x90>)
 8001b52:	f007 fecd 	bl	80098f0 <HAL_UARTEx_DisableFifoMode>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b5c:	f000 f8de 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000548 	.word	0x20000548
 8001b68:	40004400 	.word	0x40004400

08001b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b76:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	6493      	str	r3, [r2, #72]	; 0x48
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b8e:	4a0b      	ldr	r2, [pc, #44]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	6493      	str	r3, [r2, #72]	; 0x48
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <MX_DMA_Init+0x50>)
 8001b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	200b      	movs	r0, #11
 8001ba8:	f002 fb56 	bl	8004258 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bac:	200b      	movs	r0, #11
 8001bae:	f002 fb6d 	bl	800428c <HAL_NVIC_EnableIRQ>

}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40021000 	.word	0x40021000

08001bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc6:	f107 0314 	add.w	r3, r7, #20
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd6:	4b35      	ldr	r3, [pc, #212]	; (8001cac <MX_GPIO_Init+0xec>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	4a34      	ldr	r2, [pc, #208]	; (8001cac <MX_GPIO_Init+0xec>)
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be2:	4b32      	ldr	r3, [pc, #200]	; (8001cac <MX_GPIO_Init+0xec>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bee:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <MX_GPIO_Init+0xec>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	4a2e      	ldr	r2, [pc, #184]	; (8001cac <MX_GPIO_Init+0xec>)
 8001bf4:	f043 0320 	orr.w	r3, r3, #32
 8001bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <MX_GPIO_Init+0xec>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	4b29      	ldr	r3, [pc, #164]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	4a28      	ldr	r2, [pc, #160]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c12:	4b26      	ldr	r3, [pc, #152]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1e:	4b23      	ldr	r3, [pc, #140]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c22:	4a22      	ldr	r2, [pc, #136]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2a:	4b20      	ldr	r3, [pc, #128]	; (8001cac <MX_GPIO_Init+0xec>)
 8001c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2101      	movs	r1, #1
 8001c3a:	481d      	ldr	r0, [pc, #116]	; (8001cb0 <MX_GPIO_Init+0xf0>)
 8001c3c:	f002 ffe8 	bl	8004c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2120      	movs	r1, #32
 8001c44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c48:	f002 ffe2 	bl	8004c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8001c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c52:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	4619      	mov	r1, r3
 8001c62:	4813      	ldr	r0, [pc, #76]	; (8001cb0 <MX_GPIO_Init+0xf0>)
 8001c64:	f002 fe52 	bl	800490c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c78:	f107 0314 	add.w	r3, r7, #20
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <MX_GPIO_Init+0xf0>)
 8001c80:	f002 fe44 	bl	800490c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8001c84:	2320      	movs	r3, #32
 8001c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	2300      	movs	r3, #0
 8001c92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9e:	f002 fe35 	bl	800490c <HAL_GPIO_Init>

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	; 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	48000800 	.word	0x48000800

08001cb4 <HAL_UART_RxCpltCallback>:
  * @brief fonction de gestion de la communication (uart) entre le programme et l'utilisateur.
  * @note   La fonction est appelee lorsque le programme detecte une entree de l'utilisateur sur le shell
  * @param  huart : UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8001cbc:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_UART_RxCpltCallback+0x20>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	4904      	ldr	r1, [pc, #16]	; (8001cd8 <HAL_UART_RxCpltCallback+0x24>)
 8001cc6:	4805      	ldr	r0, [pc, #20]	; (8001cdc <HAL_UART_RxCpltCallback+0x28>)
 8001cc8:	f005 ffb6 	bl	8007c38 <HAL_UART_Receive_IT>
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	200005d8 	.word	0x200005d8
 8001cd8:	200005dc 	.word	0x200005dc
 8001cdc:	20000548 	.word	0x20000548

08001ce0 <HAL_GPIO_EXTI_Callback>:
		   GPIOC Pin 0  1 pendant au moins 2micro s d'aprs la doc
  * @param  GPIO_Pin : Pin handler
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
	GPIO_ISO_RESET();
 8001cea:	f7ff fa29 	bl	8001140 <GPIO_ISO_RESET>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d101      	bne.n	8001d0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d0a:	f000 fbf3 	bl	80024f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40001000 	.word	0x40001000

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d20:	b672      	cpsid	i
}
 8001d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d24:	e7fe      	b.n	8001d24 <Error_Handler+0x8>
	...

08001d28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <HAL_MspInit+0x44>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d32:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <HAL_MspInit+0x44>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6613      	str	r3, [r2, #96]	; 0x60
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <HAL_MspInit+0x44>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_MspInit+0x44>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4a:	4a08      	ldr	r2, [pc, #32]	; (8001d6c <HAL_MspInit+0x44>)
 8001d4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d50:	6593      	str	r3, [r2, #88]	; 0x58
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <HAL_MspInit+0x44>)
 8001d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	40021000 	.word	0x40021000

08001d70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b09a      	sub	sp, #104	; 0x68
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	2244      	movs	r2, #68	; 0x44
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f007 fedf 	bl	8009b54 <memset>
  if(hadc->Instance==ADC1)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d9e:	d167      	bne.n	8001e70 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001da0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001da4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001da6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001daa:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	4618      	mov	r0, r3
 8001db2:	f003 fd67 	bl	8005884 <HAL_RCCEx_PeriphCLKConfig>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001dbc:	f7ff ffae 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001dc0:	4b2d      	ldr	r3, [pc, #180]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc4:	4a2c      	ldr	r2, [pc, #176]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001dc6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001dca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dcc:	4b2a      	ldr	r3, [pc, #168]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd8:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ddc:	4a26      	ldr	r2, [pc, #152]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001de4:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <HAL_ADC_MspInit+0x108>)
 8001de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001df0:	2301      	movs	r3, #1
 8001df2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df4:	2303      	movs	r3, #3
 8001df6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e00:	4619      	mov	r1, r3
 8001e02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e06:	f002 fd81 	bl	800490c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e0a:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e0c:	4a1c      	ldr	r2, [pc, #112]	; (8001e80 <HAL_ADC_MspInit+0x110>)
 8001e0e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001e10:	4b1a      	ldr	r3, [pc, #104]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e12:	2205      	movs	r2, #5
 8001e14:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e16:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e24:	2280      	movs	r2, #128	; 0x80
 8001e26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e28:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e36:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e38:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e3e:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e44:	480d      	ldr	r0, [pc, #52]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e46:	f002 fa2f 	bl	80042a8 <HAL_DMA_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001e50:	f7ff ff64 	bl	8001d1c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e58:	655a      	str	r2, [r3, #84]	; 0x54
 8001e5a:	4a08      	ldr	r2, [pc, #32]	; (8001e7c <HAL_ADC_MspInit+0x10c>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2100      	movs	r1, #0
 8001e64:	2012      	movs	r0, #18
 8001e66:	f002 f9f7 	bl	8004258 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e6a:	2012      	movs	r0, #18
 8001e6c:	f002 fa0e 	bl	800428c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e70:	bf00      	nop
 8001e72:	3768      	adds	r7, #104	; 0x68
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	200003b8 	.word	0x200003b8
 8001e80:	40020008 	.word	0x40020008

08001e84 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0a      	ldr	r2, [pc, #40]	; (8001ebc <HAL_TIM_PWM_MspInit+0x38>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d10b      	bne.n	8001eae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e96:	4b0a      	ldr	r3, [pc, #40]	; (8001ec0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e9a:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e9c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ea0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ea6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001eae:	bf00      	nop
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40012c00 	.word	0x40012c00
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed4:	d10c      	bne.n	8001ef0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed6:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eda:	4a14      	ldr	r2, [pc, #80]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ee2:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eee:	e018      	b.n	8001f22 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <HAL_TIM_Base_MspInit+0x6c>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d113      	bne.n	8001f22 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001efa:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efe:	4a0b      	ldr	r2, [pc, #44]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	6593      	str	r3, [r2, #88]	; 0x58
 8001f06:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <HAL_TIM_Base_MspInit+0x68>)
 8001f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	201d      	movs	r0, #29
 8001f18:	f002 f99e 	bl	8004258 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f1c:	201d      	movs	r0, #29
 8001f1e:	f002 f9b5 	bl	800428c <HAL_NVIC_EnableIRQ>
}
 8001f22:	bf00      	nop
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40000400 	.word	0x40000400

08001f34 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	; 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a1b      	ldr	r2, [pc, #108]	; (8001fc0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d12f      	bne.n	8001fb6 <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f56:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	4a1a      	ldr	r2, [pc, #104]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f5c:	f043 0304 	orr.w	r3, r3, #4
 8001f60:	6593      	str	r3, [r2, #88]	; 0x58
 8001f62:	4b18      	ldr	r3, [pc, #96]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f003 0304 	and.w	r3, r3, #4
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f72:	4a14      	ldr	r2, [pc, #80]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f74:	f043 0302 	orr.w	r3, r3, #2
 8001f78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f7a:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_TIM_Encoder_MspInit+0x90>)
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f86:	23c0      	movs	r3, #192	; 0xc0
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f92:	2300      	movs	r3, #0
 8001f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f96:	2302      	movs	r3, #2
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4809      	ldr	r0, [pc, #36]	; (8001fc8 <HAL_TIM_Encoder_MspInit+0x94>)
 8001fa2:	f002 fcb3 	bl	800490c <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2100      	movs	r1, #0
 8001faa:	201e      	movs	r0, #30
 8001fac:	f002 f954 	bl	8004258 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001fb0:	201e      	movs	r0, #30
 8001fb2:	f002 f96b 	bl	800428c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001fb6:	bf00      	nop
 8001fb8:	3728      	adds	r7, #40	; 0x28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40000800 	.word	0x40000800
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	48000400 	.word	0x48000400

08001fcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b088      	sub	sp, #32
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a12      	ldr	r2, [pc, #72]	; (8002034 <HAL_TIM_MspPostInit+0x68>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d11d      	bne.n	800202a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_TIM_MspPostInit+0x6c>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff2:	4a11      	ldr	r2, [pc, #68]	; (8002038 <HAL_TIM_MspPostInit+0x6c>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ffa:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <HAL_TIM_MspPostInit+0x6c>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002006:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800200a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002018:	2306      	movs	r3, #6
 800201a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 030c 	add.w	r3, r7, #12
 8002020:	4619      	mov	r1, r3
 8002022:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002026:	f002 fc71 	bl	800490c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800202a:	bf00      	nop
 800202c:	3720      	adds	r7, #32
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40012c00 	.word	0x40012c00
 8002038:	40021000 	.word	0x40021000

0800203c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b09a      	sub	sp, #104	; 0x68
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002054:	f107 0310 	add.w	r3, r7, #16
 8002058:	2244      	movs	r2, #68	; 0x44
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f007 fd79 	bl	8009b54 <memset>
  if(huart->Instance==USART2)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <HAL_UART_MspInit+0xb8>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d13e      	bne.n	80020ea <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800206c:	2302      	movs	r3, #2
 800206e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002070:	2300      	movs	r3, #0
 8002072:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	4618      	mov	r0, r3
 800207a:	f003 fc03 	bl	8005884 <HAL_RCCEx_PeriphCLKConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002084:	f7ff fe4a 	bl	8001d1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 800208a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208c:	4a1a      	ldr	r2, [pc, #104]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 800208e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002092:	6593      	str	r3, [r2, #88]	; 0x58
 8002094:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 8002096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a0:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 80020a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a4:	4a14      	ldr	r2, [pc, #80]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_UART_MspInit+0xbc>)
 80020ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020b8:	230c      	movs	r3, #12
 80020ba:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c4:	2300      	movs	r3, #0
 80020c6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020c8:	2307      	movs	r3, #7
 80020ca:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80020d0:	4619      	mov	r1, r3
 80020d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d6:	f002 fc19 	bl	800490c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	2026      	movs	r0, #38	; 0x26
 80020e0:	f002 f8ba 	bl	8004258 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020e4:	2026      	movs	r0, #38	; 0x26
 80020e6:	f002 f8d1 	bl	800428c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020ea:	bf00      	nop
 80020ec:	3768      	adds	r7, #104	; 0x68
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40004400 	.word	0x40004400
 80020f8:	40021000 	.word	0x40021000

080020fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08c      	sub	sp, #48	; 0x30
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002112:	4b2d      	ldr	r3, [pc, #180]	; (80021c8 <HAL_InitTick+0xcc>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	4a2c      	ldr	r2, [pc, #176]	; (80021c8 <HAL_InitTick+0xcc>)
 8002118:	f043 0310 	orr.w	r3, r3, #16
 800211c:	6593      	str	r3, [r2, #88]	; 0x58
 800211e:	4b2a      	ldr	r3, [pc, #168]	; (80021c8 <HAL_InitTick+0xcc>)
 8002120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800212a:	f107 020c 	add.w	r2, r7, #12
 800212e:	f107 0310 	add.w	r3, r7, #16
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f003 fb2d 	bl	8005794 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800213a:	f003 faff 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 800213e:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002142:	4a22      	ldr	r2, [pc, #136]	; (80021cc <HAL_InitTick+0xd0>)
 8002144:	fba2 2303 	umull	r2, r3, r2, r3
 8002148:	0c9b      	lsrs	r3, r3, #18
 800214a:	3b01      	subs	r3, #1
 800214c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800214e:	4b20      	ldr	r3, [pc, #128]	; (80021d0 <HAL_InitTick+0xd4>)
 8002150:	4a20      	ldr	r2, [pc, #128]	; (80021d4 <HAL_InitTick+0xd8>)
 8002152:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002154:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <HAL_InitTick+0xd4>)
 8002156:	f240 32e7 	movw	r2, #999	; 0x3e7
 800215a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800215c:	4a1c      	ldr	r2, [pc, #112]	; (80021d0 <HAL_InitTick+0xd4>)
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002162:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <HAL_InitTick+0xd4>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_InitTick+0xd4>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800216e:	4818      	ldr	r0, [pc, #96]	; (80021d0 <HAL_InitTick+0xd4>)
 8002170:	f003 fd78 	bl	8005c64 <HAL_TIM_Base_Init>
 8002174:	4603      	mov	r3, r0
 8002176:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800217a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800217e:	2b00      	cmp	r3, #0
 8002180:	d11b      	bne.n	80021ba <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002182:	4813      	ldr	r0, [pc, #76]	; (80021d0 <HAL_InitTick+0xd4>)
 8002184:	f003 fe28 	bl	8005dd8 <HAL_TIM_Base_Start_IT>
 8002188:	4603      	mov	r3, r0
 800218a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800218e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002192:	2b00      	cmp	r3, #0
 8002194:	d111      	bne.n	80021ba <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002196:	2036      	movs	r0, #54	; 0x36
 8002198:	f002 f878 	bl	800428c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b0f      	cmp	r3, #15
 80021a0:	d808      	bhi.n	80021b4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80021a2:	2200      	movs	r2, #0
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	2036      	movs	r0, #54	; 0x36
 80021a8:	f002 f856 	bl	8004258 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ac:	4a0a      	ldr	r2, [pc, #40]	; (80021d8 <HAL_InitTick+0xdc>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	e002      	b.n	80021ba <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3730      	adds	r7, #48	; 0x30
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000
 80021cc:	431bde83 	.word	0x431bde83
 80021d0:	20000650 	.word	0x20000650
 80021d4:	40001000 	.word	0x40001000
 80021d8:	20000154 	.word	0x20000154

080021dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021e0:	e7fe      	b.n	80021e0 <NMI_Handler+0x4>

080021e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021e6:	e7fe      	b.n	80021e6 <HardFault_Handler+0x4>

080021e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ec:	e7fe      	b.n	80021ec <MemManage_Handler+0x4>

080021ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f2:	e7fe      	b.n	80021f2 <BusFault_Handler+0x4>

080021f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f8:	e7fe      	b.n	80021f8 <UsageFault_Handler+0x4>

080021fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002216:	b480      	push	{r7}
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
	...

08002234 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <DMA1_Channel1_IRQHandler+0x10>)
 800223a:	f002 fa18 	bl	800466e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200003b8 	.word	0x200003b8

08002248 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800224c:	4802      	ldr	r0, [pc, #8]	; (8002258 <ADC1_2_IRQHandler+0x10>)
 800224e:	f000 fe39 	bl	8002ec4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	2000034c 	.word	0x2000034c

0800225c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <TIM3_IRQHandler+0x1c>)
 8002262:	f004 f965 	bl	8006530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  counter = __HAL_TIM_GET_COUNTER(htim4);
 8002266:	4b05      	ldr	r3, [pc, #20]	; (800227c <TIM3_IRQHandler+0x20>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226c:	4a04      	ldr	r2, [pc, #16]	; (8002280 <TIM3_IRQHandler+0x24>)
 800226e:	6013      	str	r3, [r2, #0]
  	 vitesse_de_rotation();
 8002270:	f7fe fea4 	bl	8000fbc <vitesse_de_rotation>

  /* USER CODE END TIM3_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200004b0 	.word	0x200004b0
 800227c:	200004fc 	.word	0x200004fc
 8002280:	2000064c 	.word	0x2000064c

08002284 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002288:	4802      	ldr	r0, [pc, #8]	; (8002294 <TIM4_IRQHandler+0x10>)
 800228a:	f004 f951 	bl	8006530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200004fc 	.word	0x200004fc

08002298 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800229c:	4802      	ldr	r0, [pc, #8]	; (80022a8 <USART2_IRQHandler+0x10>)
 800229e:	f005 fd21 	bl	8007ce4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000548 	.word	0x20000548

080022ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022b0:	4802      	ldr	r0, [pc, #8]	; (80022bc <TIM6_DAC_IRQHandler+0x10>)
 80022b2:	f004 f93d 	bl	8006530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000650 	.word	0x20000650

080022c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
	return 1;
 80022c4:	2301      	movs	r3, #1
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <_kill>:

int _kill(int pid, int sig)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022da:	f007 fc11 	bl	8009b00 <__errno>
 80022de:	4603      	mov	r3, r0
 80022e0:	2216      	movs	r2, #22
 80022e2:	601a      	str	r2, [r3, #0]
	return -1;
 80022e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_exit>:

void _exit (int status)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ffe7 	bl	80022d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002302:	e7fe      	b.n	8002302 <_exit+0x12>

08002304 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	e00a      	b.n	800232c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002316:	f3af 8000 	nop.w
 800231a:	4601      	mov	r1, r0
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	60ba      	str	r2, [r7, #8]
 8002322:	b2ca      	uxtb	r2, r1
 8002324:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3301      	adds	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	429a      	cmp	r2, r3
 8002332:	dbf0      	blt.n	8002316 <_read+0x12>
	}

return len;
 8002334:	687b      	ldr	r3, [r7, #4]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e009      	b.n	8002364 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	60ba      	str	r2, [r7, #8]
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3301      	adds	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	429a      	cmp	r2, r3
 800236a:	dbf1      	blt.n	8002350 <_write+0x12>
	}
	return len;
 800236c:	687b      	ldr	r3, [r7, #4]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <_close>:

int _close(int file)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
	return -1;
 800237e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800239e:	605a      	str	r2, [r3, #4]
	return 0;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <_isatty>:

int _isatty(int file)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
	return 1;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
	return 0;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e8:	4a14      	ldr	r2, [pc, #80]	; (800243c <_sbrk+0x5c>)
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <_sbrk+0x60>)
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f4:	4b13      	ldr	r3, [pc, #76]	; (8002444 <_sbrk+0x64>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <_sbrk+0x64>)
 80023fe:	4a12      	ldr	r2, [pc, #72]	; (8002448 <_sbrk+0x68>)
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	429a      	cmp	r2, r3
 800240e:	d207      	bcs.n	8002420 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002410:	f007 fb76 	bl	8009b00 <__errno>
 8002414:	4603      	mov	r3, r0
 8002416:	220c      	movs	r2, #12
 8002418:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800241e:	e009      	b.n	8002434 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002426:	4b07      	ldr	r3, [pc, #28]	; (8002444 <_sbrk+0x64>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	4a05      	ldr	r2, [pc, #20]	; (8002444 <_sbrk+0x64>)
 8002430:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002432:	68fb      	ldr	r3, [r7, #12]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20008000 	.word	0x20008000
 8002440:	00000400 	.word	0x00000400
 8002444:	2000069c 	.word	0x2000069c
 8002448:	200006b8 	.word	0x200006b8

0800244c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002450:	4b06      	ldr	r3, [pc, #24]	; (800246c <SystemInit+0x20>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002456:	4a05      	ldr	r2, [pc, #20]	; (800246c <SystemInit+0x20>)
 8002458:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800245c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <Reset_Handler>:
 8002470:	480d      	ldr	r0, [pc, #52]	; (80024a8 <LoopForever+0x2>)
 8002472:	4685      	mov	sp, r0
 8002474:	480d      	ldr	r0, [pc, #52]	; (80024ac <LoopForever+0x6>)
 8002476:	490e      	ldr	r1, [pc, #56]	; (80024b0 <LoopForever+0xa>)
 8002478:	4a0e      	ldr	r2, [pc, #56]	; (80024b4 <LoopForever+0xe>)
 800247a:	2300      	movs	r3, #0
 800247c:	e002      	b.n	8002484 <LoopCopyDataInit>

0800247e <CopyDataInit>:
 800247e:	58d4      	ldr	r4, [r2, r3]
 8002480:	50c4      	str	r4, [r0, r3]
 8002482:	3304      	adds	r3, #4

08002484 <LoopCopyDataInit>:
 8002484:	18c4      	adds	r4, r0, r3
 8002486:	428c      	cmp	r4, r1
 8002488:	d3f9      	bcc.n	800247e <CopyDataInit>
 800248a:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <LoopForever+0x12>)
 800248c:	4c0b      	ldr	r4, [pc, #44]	; (80024bc <LoopForever+0x16>)
 800248e:	2300      	movs	r3, #0
 8002490:	e001      	b.n	8002496 <LoopFillZerobss>

08002492 <FillZerobss>:
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	3204      	adds	r2, #4

08002496 <LoopFillZerobss>:
 8002496:	42a2      	cmp	r2, r4
 8002498:	d3fb      	bcc.n	8002492 <FillZerobss>
 800249a:	f7ff ffd7 	bl	800244c <SystemInit>
 800249e:	f007 fb35 	bl	8009b0c <__libc_init_array>
 80024a2:	f7fe fe61 	bl	8001168 <main>

080024a6 <LoopForever>:
 80024a6:	e7fe      	b.n	80024a6 <LoopForever>
 80024a8:	20008000 	.word	0x20008000
 80024ac:	20000000 	.word	0x20000000
 80024b0:	2000032c 	.word	0x2000032c
 80024b4:	0800d230 	.word	0x0800d230
 80024b8:	2000032c 	.word	0x2000032c
 80024bc:	200006b4 	.word	0x200006b4

080024c0 <COMP1_2_3_IRQHandler>:
 80024c0:	e7fe      	b.n	80024c0 <COMP1_2_3_IRQHandler>

080024c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024cc:	2003      	movs	r0, #3
 80024ce:	f001 feb8 	bl	8004242 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d2:	200f      	movs	r0, #15
 80024d4:	f7ff fe12 	bl	80020fc <HAL_InitTick>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	71fb      	strb	r3, [r7, #7]
 80024e2:	e001      	b.n	80024e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e4:	f7ff fc20 	bl	8001d28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024e8:	79fb      	ldrb	r3, [r7, #7]

}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <HAL_IncTick+0x1c>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_IncTick+0x20>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4413      	add	r3, r2
 8002502:	4a03      	ldr	r2, [pc, #12]	; (8002510 <HAL_IncTick+0x1c>)
 8002504:	6013      	str	r3, [r2, #0]
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	200006a0 	.word	0x200006a0
 8002514:	20000158 	.word	0x20000158

08002518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return uwTick;
 800251c:	4b03      	ldr	r3, [pc, #12]	; (800252c <HAL_GetTick+0x14>)
 800251e:	681b      	ldr	r3, [r3, #0]
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	200006a0 	.word	0x200006a0

08002530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002538:	f7ff ffee 	bl	8002518 <HAL_GetTick>
 800253c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002548:	d004      	beq.n	8002554 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <HAL_Delay+0x40>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	4413      	add	r3, r2
 8002552:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002554:	bf00      	nop
 8002556:	f7ff ffdf 	bl	8002518 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	429a      	cmp	r2, r3
 8002564:	d8f7      	bhi.n	8002556 <HAL_Delay+0x26>
  {
  }
}
 8002566:	bf00      	nop
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000158 	.word	0x20000158

08002574 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	609a      	str	r2, [r3, #8]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	609a      	str	r2, [r3, #8]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	3360      	adds	r3, #96	; 0x60
 80025ee:	461a      	mov	r2, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b08      	ldr	r3, [pc, #32]	; (8002620 <LL_ADC_SetOffset+0x44>)
 80025fe:	4013      	ands	r3, r2
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	4313      	orrs	r3, r2
 800260c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002614:	bf00      	nop
 8002616:	371c      	adds	r7, #28
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	03fff000 	.word	0x03fff000

08002624 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3360      	adds	r3, #96	; 0x60
 8002632:	461a      	mov	r2, r3
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	3360      	adds	r3, #96	; 0x60
 8002660:	461a      	mov	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	431a      	orrs	r2, r3
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800267a:	bf00      	nop
 800267c:	371c      	adds	r7, #28
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002686:	b480      	push	{r7}
 8002688:	b087      	sub	sp, #28
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	3360      	adds	r3, #96	; 0x60
 8002696:	461a      	mov	r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80026b0:	bf00      	nop
 80026b2:	371c      	adds	r7, #28
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80026bc:	b480      	push	{r7}
 80026be:	b087      	sub	sp, #28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	3360      	adds	r3, #96	; 0x60
 80026cc:	461a      	mov	r2, r3
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	431a      	orrs	r2, r3
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	431a      	orrs	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	615a      	str	r2, [r3, #20]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800273e:	b480      	push	{r7}
 8002740:	b087      	sub	sp, #28
 8002742:	af00      	add	r7, sp, #0
 8002744:	60f8      	str	r0, [r7, #12]
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3330      	adds	r3, #48	; 0x30
 800274e:	461a      	mov	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	0a1b      	lsrs	r3, r3, #8
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	f003 030c 	and.w	r3, r3, #12
 800275a:	4413      	add	r3, r2
 800275c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f003 031f 	and.w	r3, r3, #31
 8002768:	211f      	movs	r1, #31
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	43db      	mvns	r3, r3
 8002770:	401a      	ands	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	0e9b      	lsrs	r3, r3, #26
 8002776:	f003 011f 	and.w	r1, r3, #31
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	f003 031f 	and.w	r3, r3, #31
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	431a      	orrs	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800278a:	bf00      	nop
 800278c:	371c      	adds	r7, #28
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3314      	adds	r3, #20
 80027cc:	461a      	mov	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	0e5b      	lsrs	r3, r3, #25
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	4413      	add	r3, r2
 80027da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	0d1b      	lsrs	r3, r3, #20
 80027e4:	f003 031f 	and.w	r3, r3, #31
 80027e8:	2107      	movs	r1, #7
 80027ea:	fa01 f303 	lsl.w	r3, r1, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	401a      	ands	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	0d1b      	lsrs	r3, r3, #20
 80027f6:	f003 031f 	and.w	r3, r3, #31
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	431a      	orrs	r2, r3
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002806:	bf00      	nop
 8002808:	371c      	adds	r7, #28
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a0f      	ldr	r2, [pc, #60]	; (8002860 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d10a      	bne.n	800283e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002834:	431a      	orrs	r2, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800283c:	e00a      	b.n	8002854 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800284a:	43db      	mvns	r3, r3
 800284c:	401a      	ands	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	407f0000 	.word	0x407f0000

08002864 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 031f 	and.w	r3, r3, #31
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80028ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6093      	str	r3, [r2, #8]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028d4:	d101      	bne.n	80028da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80028f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002920:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002924:	d101      	bne.n	800292a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002948:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800294c:	f043 0201 	orr.w	r2, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002970:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002974:	f043 0202 	orr.w	r2, r3, #2
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	2b01      	cmp	r3, #1
 800299a:	d101      	bne.n	80029a0 <LL_ADC_IsEnabled+0x18>
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <LL_ADC_IsEnabled+0x1a>
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d101      	bne.n	80029c6 <LL_ADC_IsDisableOngoing+0x18>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <LL_ADC_IsDisableOngoing+0x1a>
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029e8:	f043 0204 	orr.w	r2, r3, #4
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 0304 	and.w	r3, r3, #4
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d101      	bne.n	8002a14 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 0308 	and.w	r3, r3, #8
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d101      	bne.n	8002a3a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b089      	sub	sp, #36	; 0x24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e177      	b.n	8002d52 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d109      	bne.n	8002a84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f7ff f97d 	bl	8001d70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff19 	bl	80028c0 <LL_ADC_IsDeepPowerDownEnabled>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d004      	beq.n	8002a9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff feff 	bl	800289c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ff34 	bl	8002910 <LL_ADC_IsInternalRegulatorEnabled>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d115      	bne.n	8002ada <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff ff18 	bl	80028e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ab8:	4b9c      	ldr	r3, [pc, #624]	; (8002d2c <HAL_ADC_Init+0x2e4>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	099b      	lsrs	r3, r3, #6
 8002abe:	4a9c      	ldr	r2, [pc, #624]	; (8002d30 <HAL_ADC_Init+0x2e8>)
 8002ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac4:	099b      	lsrs	r3, r3, #6
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002acc:	e002      	b.n	8002ad4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f9      	bne.n	8002ace <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff ff16 	bl	8002910 <LL_ADC_IsInternalRegulatorEnabled>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10d      	bne.n	8002b06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aee:	f043 0210 	orr.w	r2, r3, #16
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002afa:	f043 0201 	orr.w	r2, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff ff76 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 8002b10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	f003 0310 	and.w	r3, r3, #16
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f040 8110 	bne.w	8002d40 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f040 810c 	bne.w	8002d40 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b30:	f043 0202 	orr.w	r2, r3, #2
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ff23 	bl	8002988 <LL_ADC_IsEnabled>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d111      	bne.n	8002b6c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b48:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b4c:	f7ff ff1c 	bl	8002988 <LL_ADC_IsEnabled>
 8002b50:	4604      	mov	r4, r0
 8002b52:	4878      	ldr	r0, [pc, #480]	; (8002d34 <HAL_ADC_Init+0x2ec>)
 8002b54:	f7ff ff18 	bl	8002988 <LL_ADC_IsEnabled>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	4323      	orrs	r3, r4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d105      	bne.n	8002b6c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4619      	mov	r1, r3
 8002b66:	4874      	ldr	r0, [pc, #464]	; (8002d38 <HAL_ADC_Init+0x2f0>)
 8002b68:	f7ff fd04 	bl	8002574 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7f5b      	ldrb	r3, [r3, #29]
 8002b70:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b76:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b7c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b82:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b8a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d106      	bne.n	8002ba8 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	045b      	lsls	r3, r3, #17
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d009      	beq.n	8002bc4 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	4b5c      	ldr	r3, [pc, #368]	; (8002d3c <HAL_ADC_Init+0x2f4>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff02 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 8002bf8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7ff ff0f 	bl	8002a22 <LL_ADC_INJ_IsConversionOngoing>
 8002c04:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d16d      	bne.n	8002ce8 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d16a      	bne.n	8002ce8 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c16:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c1e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c2e:	f023 0302 	bic.w	r3, r3, #2
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	69b9      	ldr	r1, [r7, #24]
 8002c38:	430b      	orrs	r3, r1
 8002c3a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d017      	beq.n	8002c74 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691a      	ldr	r2, [r3, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c52:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c5c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c60:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6911      	ldr	r1, [r2, #16]
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6812      	ldr	r2, [r2, #0]
 8002c6c:	430b      	orrs	r3, r1
 8002c6e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002c72:	e013      	b.n	8002c9c <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691a      	ldr	r2, [r3, #16]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c82:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6812      	ldr	r2, [r2, #0]
 8002c90:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002c94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c98:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d118      	bne.n	8002cd8 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002cb0:	f023 0304 	bic.w	r3, r3, #4
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002cbc:	4311      	orrs	r1, r2
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002cc2:	4311      	orrs	r1, r2
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f042 0201 	orr.w	r2, r2, #1
 8002cd4:	611a      	str	r2, [r3, #16]
 8002cd6:	e007      	b.n	8002ce8 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0201 	bic.w	r2, r2, #1
 8002ce6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d10c      	bne.n	8002d0a <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f023 010f 	bic.w	r1, r3, #15
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	1e5a      	subs	r2, r3, #1
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	631a      	str	r2, [r3, #48]	; 0x30
 8002d08:	e007      	b.n	8002d1a <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 020f 	bic.w	r2, r2, #15
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d1e:	f023 0303 	bic.w	r3, r3, #3
 8002d22:	f043 0201 	orr.w	r2, r3, #1
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d2a:	e011      	b.n	8002d50 <HAL_ADC_Init+0x308>
 8002d2c:	20000150 	.word	0x20000150
 8002d30:	053e2d63 	.word	0x053e2d63
 8002d34:	50000100 	.word	0x50000100
 8002d38:	50000300 	.word	0x50000300
 8002d3c:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d44:	f043 0210 	orr.w	r2, r3, #16
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d50:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3724      	adds	r7, #36	; 0x24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	bf00      	nop

08002d5c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d68:	4851      	ldr	r0, [pc, #324]	; (8002eb0 <HAL_ADC_Start_DMA+0x154>)
 8002d6a:	f7ff fd7b 	bl	8002864 <LL_ADC_GetMultimode>
 8002d6e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff fe41 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 808f 	bne.w	8002ea0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d101      	bne.n	8002d90 <HAL_ADC_Start_DMA+0x34>
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	e08a      	b.n	8002ea6 <HAL_ADC_Start_DMA+0x14a>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d005      	beq.n	8002daa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	2b05      	cmp	r3, #5
 8002da2:	d002      	beq.n	8002daa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b09      	cmp	r3, #9
 8002da8:	d173      	bne.n	8002e92 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 febc 	bl	8003b28 <ADC_Enable>
 8002db0:	4603      	mov	r3, r0
 8002db2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002db4:	7dfb      	ldrb	r3, [r7, #23]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d166      	bne.n	8002e88 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dbe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002dc2:	f023 0301 	bic.w	r3, r3, #1
 8002dc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a38      	ldr	r2, [pc, #224]	; (8002eb4 <HAL_ADC_Start_DMA+0x158>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d002      	beq.n	8002dde <HAL_ADC_Start_DMA+0x82>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	e001      	b.n	8002de2 <HAL_ADC_Start_DMA+0x86>
 8002dde:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d002      	beq.n	8002df0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d105      	bne.n	8002dfc <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d006      	beq.n	8002e16 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e0c:	f023 0206 	bic.w	r2, r3, #6
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	661a      	str	r2, [r3, #96]	; 0x60
 8002e14:	e002      	b.n	8002e1c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e20:	4a25      	ldr	r2, [pc, #148]	; (8002eb8 <HAL_ADC_Start_DMA+0x15c>)
 8002e22:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e28:	4a24      	ldr	r2, [pc, #144]	; (8002ebc <HAL_ADC_Start_DMA+0x160>)
 8002e2a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e30:	4a23      	ldr	r2, [pc, #140]	; (8002ec0 <HAL_ADC_Start_DMA+0x164>)
 8002e32:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	221c      	movs	r2, #28
 8002e3a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0210 	orr.w	r2, r2, #16
 8002e52:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	3340      	adds	r3, #64	; 0x40
 8002e6e:	4619      	mov	r1, r3
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f001 fac0 	bl	80043f8 <HAL_DMA_Start_IT>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fda7 	bl	80029d4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002e86:	e00d      	b.n	8002ea4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002e90:	e008      	b.n	8002ea4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002e9e:	e001      	b.n	8002ea4 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ea4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	50000300 	.word	0x50000300
 8002eb4:	50000100 	.word	0x50000100
 8002eb8:	08003cab 	.word	0x08003cab
 8002ebc:	08003d83 	.word	0x08003d83
 8002ec0:	08003d9f 	.word	0x08003d9f

08002ec4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08a      	sub	sp, #40	; 0x28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002ecc:	2300      	movs	r3, #0
 8002ece:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ee0:	4883      	ldr	r0, [pc, #524]	; (80030f0 <HAL_ADC_IRQHandler+0x22c>)
 8002ee2:	f7ff fcbf 	bl	8002864 <LL_ADC_GetMultimode>
 8002ee6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d017      	beq.n	8002f22 <HAL_ADC_IRQHandler+0x5e>
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d012      	beq.n	8002f22 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d105      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f001 f839 	bl	8003f8c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f003 0304 	and.w	r3, r3, #4
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d004      	beq.n	8002f36 <HAL_ADC_IRQHandler+0x72>
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10a      	bne.n	8002f4c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 8085 	beq.w	800304c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	f003 0308 	and.w	r3, r3, #8
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d07f      	beq.n	800304c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f50:	f003 0310 	and.w	r3, r3, #16
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d105      	bne.n	8002f64 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fbd5 	bl	8002718 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d064      	beq.n	800303e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a5e      	ldr	r2, [pc, #376]	; (80030f4 <HAL_ADC_IRQHandler+0x230>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d002      	beq.n	8002f84 <HAL_ADC_IRQHandler+0xc0>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	e001      	b.n	8002f88 <HAL_ADC_IRQHandler+0xc4>
 8002f84:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d008      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d005      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2b05      	cmp	r3, #5
 8002f9a:	d002      	beq.n	8002fa2 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	2b09      	cmp	r3, #9
 8002fa0:	d104      	bne.n	8002fac <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	623b      	str	r3, [r7, #32]
 8002faa:	e00d      	b.n	8002fc8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a50      	ldr	r2, [pc, #320]	; (80030f4 <HAL_ADC_IRQHandler+0x230>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d002      	beq.n	8002fbc <HAL_ADC_IRQHandler+0xf8>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	e001      	b.n	8002fc0 <HAL_ADC_IRQHandler+0xfc>
 8002fbc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002fc0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d135      	bne.n	800303e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0308 	and.w	r3, r3, #8
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d12e      	bne.n	800303e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fd09 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d11a      	bne.n	8003026 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 020c 	bic.w	r2, r2, #12
 8002ffe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003004:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003010:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d112      	bne.n	800303e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	; 0x5c
 8003024:	e00b      	b.n	800303e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302a:	f043 0210 	orr.w	r2, r3, #16
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 f95a 	bl	80032f8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	220c      	movs	r2, #12
 800304a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0320 	and.w	r3, r3, #32
 8003052:	2b00      	cmp	r3, #0
 8003054:	d004      	beq.n	8003060 <HAL_ADC_IRQHandler+0x19c>
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10b      	bne.n	8003078 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 809e 	beq.w	80031a8 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 8098 	beq.w	80031a8 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	f003 0310 	and.w	r3, r3, #16
 8003080:	2b00      	cmp	r3, #0
 8003082:	d105      	bne.n	8003090 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003088:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff fb7e 	bl	8002796 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800309a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff fb39 	bl	8002718 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030a6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a11      	ldr	r2, [pc, #68]	; (80030f4 <HAL_ADC_IRQHandler+0x230>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d002      	beq.n	80030b8 <HAL_ADC_IRQHandler+0x1f4>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	e001      	b.n	80030bc <HAL_ADC_IRQHandler+0x1f8>
 80030b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d008      	beq.n	80030d6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	2b06      	cmp	r3, #6
 80030ce:	d002      	beq.n	80030d6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	2b07      	cmp	r3, #7
 80030d4:	d104      	bne.n	80030e0 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	623b      	str	r3, [r7, #32]
 80030de:	e011      	b.n	8003104 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a03      	ldr	r2, [pc, #12]	; (80030f4 <HAL_ADC_IRQHandler+0x230>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d006      	beq.n	80030f8 <HAL_ADC_IRQHandler+0x234>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	e005      	b.n	80030fc <HAL_ADC_IRQHandler+0x238>
 80030f0:	50000300 	.word	0x50000300
 80030f4:	50000100 	.word	0x50000100
 80030f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030fc:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d047      	beq.n	800319a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800310a:	6a3b      	ldr	r3, [r7, #32]
 800310c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <HAL_ADC_IRQHandler+0x260>
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d03f      	beq.n	800319a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800311a:	6a3b      	ldr	r3, [r7, #32]
 800311c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003120:	2b00      	cmp	r3, #0
 8003122:	d13a      	bne.n	800319a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800312e:	2b40      	cmp	r3, #64	; 0x40
 8003130:	d133      	bne.n	800319a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d12e      	bne.n	800319a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fc6e 	bl	8002a22 <LL_ADC_INJ_IsConversionOngoing>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d11a      	bne.n	8003182 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800315a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003160:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003170:	2b00      	cmp	r3, #0
 8003172:	d112      	bne.n	800319a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003180:	e00b      	b.n	800319a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003186:	f043 0210 	orr.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f000 fece 	bl	8003f3c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2260      	movs	r2, #96	; 0x60
 80031a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d011      	beq.n	80031d6 <HAL_ADC_IRQHandler+0x312>
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00c      	beq.n	80031d6 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f8a9 	bl	8003320 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2280      	movs	r2, #128	; 0x80
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d012      	beq.n	8003206 <HAL_ADC_IRQHandler+0x342>
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00d      	beq.n	8003206 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 feb4 	bl	8003f64 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003204:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800320c:	2b00      	cmp	r3, #0
 800320e:	d012      	beq.n	8003236 <HAL_ADC_IRQHandler+0x372>
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00d      	beq.n	8003236 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 fea6 	bl	8003f78 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003234:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f003 0310 	and.w	r3, r3, #16
 800323c:	2b00      	cmp	r3, #0
 800323e:	d036      	beq.n	80032ae <HAL_ADC_IRQHandler+0x3ea>
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b00      	cmp	r3, #0
 8003248:	d031      	beq.n	80032ae <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324e:	2b00      	cmp	r3, #0
 8003250:	d102      	bne.n	8003258 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003252:	2301      	movs	r3, #1
 8003254:	627b      	str	r3, [r7, #36]	; 0x24
 8003256:	e014      	b.n	8003282 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d008      	beq.n	8003270 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800325e:	4825      	ldr	r0, [pc, #148]	; (80032f4 <HAL_ADC_IRQHandler+0x430>)
 8003260:	f7ff fb0e 	bl	8002880 <LL_ADC_GetMultiDMATransfer>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00b      	beq.n	8003282 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800326a:	2301      	movs	r3, #1
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
 800326e:	e008      	b.n	8003282 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800327e:	2301      	movs	r3, #1
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003284:	2b01      	cmp	r3, #1
 8003286:	d10e      	bne.n	80032a6 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800328c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003298:	f043 0202 	orr.w	r2, r3, #2
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f847 	bl	8003334 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2210      	movs	r2, #16
 80032ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d018      	beq.n	80032ea <HAL_ADC_IRQHandler+0x426>
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d013      	beq.n	80032ea <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d2:	f043 0208 	orr.w	r2, r3, #8
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032e2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fe33 	bl	8003f50 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80032ea:	bf00      	nop
 80032ec:	3728      	adds	r7, #40	; 0x28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	50000300 	.word	0x50000300

080032f8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b0b6      	sub	sp, #216	; 0xd8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003362:	2b01      	cmp	r3, #1
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x22>
 8003366:	2302      	movs	r3, #2
 8003368:	e3c8      	b.n	8003afc <HAL_ADC_ConfigChannel+0x7b4>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fb40 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	f040 83ad 	bne.w	8003ade <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6859      	ldr	r1, [r3, #4]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	f7ff f9d4 	bl	800273e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff fb2e 	bl	80029fc <LL_ADC_REG_IsConversionOngoing>
 80033a0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff fb3a 	bl	8002a22 <LL_ADC_INJ_IsConversionOngoing>
 80033ae:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f040 81d9 	bne.w	800376e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f040 81d4 	bne.w	800376e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033ce:	d10f      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2200      	movs	r2, #0
 80033da:	4619      	mov	r1, r3
 80033dc:	f7ff f9ee 	bl	80027bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff f982 	bl	80026f2 <LL_ADC_SetSamplingTimeCommonConfig>
 80033ee:	e00e      	b.n	800340e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6818      	ldr	r0, [r3, #0]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	6819      	ldr	r1, [r3, #0]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	461a      	mov	r2, r3
 80033fe:	f7ff f9dd 	bl	80027bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2100      	movs	r1, #0
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff f972 	bl	80026f2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	695a      	ldr	r2, [r3, #20]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	08db      	lsrs	r3, r3, #3
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	2b04      	cmp	r3, #4
 800342e:	d022      	beq.n	8003476 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	6919      	ldr	r1, [r3, #16]
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003440:	f7ff f8cc 	bl	80025dc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6818      	ldr	r0, [r3, #0]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	6919      	ldr	r1, [r3, #16]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	461a      	mov	r2, r3
 8003452:	f7ff f918 	bl	8002686 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	6919      	ldr	r1, [r3, #16]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	7f1b      	ldrb	r3, [r3, #28]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d102      	bne.n	800346c <HAL_ADC_ConfigChannel+0x124>
 8003466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800346a:	e000      	b.n	800346e <HAL_ADC_ConfigChannel+0x126>
 800346c:	2300      	movs	r3, #0
 800346e:	461a      	mov	r2, r3
 8003470:	f7ff f924 	bl	80026bc <LL_ADC_SetOffsetSaturation>
 8003474:	e17b      	b.n	800376e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2100      	movs	r1, #0
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff f8d1 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003482:	4603      	mov	r3, r0
 8003484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10a      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x15a>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2100      	movs	r1, #0
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff f8c6 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003498:	4603      	mov	r3, r0
 800349a:	0e9b      	lsrs	r3, r3, #26
 800349c:	f003 021f 	and.w	r2, r3, #31
 80034a0:	e01e      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x198>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2100      	movs	r1, #0
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff f8bb 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80034ae:	4603      	mov	r3, r0
 80034b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80034c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80034c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d101      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80034d0:	2320      	movs	r3, #32
 80034d2:	e004      	b.n	80034de <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80034d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034d8:	fab3 f383 	clz	r3, r3
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d105      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x1b0>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	0e9b      	lsrs	r3, r3, #26
 80034f2:	f003 031f 	and.w	r3, r3, #31
 80034f6:	e018      	b.n	800352a <HAL_ADC_ConfigChannel+0x1e2>
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800350c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003510:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003514:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800351c:	2320      	movs	r3, #32
 800351e:	e004      	b.n	800352a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003520:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003524:	fab3 f383 	clz	r3, r3
 8003528:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800352a:	429a      	cmp	r2, r3
 800352c:	d106      	bne.n	800353c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2200      	movs	r2, #0
 8003534:	2100      	movs	r1, #0
 8003536:	4618      	mov	r0, r3
 8003538:	f7ff f88a 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2101      	movs	r1, #1
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff f86e 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003548:	4603      	mov	r3, r0
 800354a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10a      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x220>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2101      	movs	r1, #1
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff f863 	bl	8002624 <LL_ADC_GetOffsetChannel>
 800355e:	4603      	mov	r3, r0
 8003560:	0e9b      	lsrs	r3, r3, #26
 8003562:	f003 021f 	and.w	r2, r3, #31
 8003566:	e01e      	b.n	80035a6 <HAL_ADC_ConfigChannel+0x25e>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2101      	movs	r1, #1
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff f858 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003574:	4603      	mov	r3, r0
 8003576:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003586:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800358a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800358e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003596:	2320      	movs	r3, #32
 8003598:	e004      	b.n	80035a4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800359a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800359e:	fab3 f383 	clz	r3, r3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d105      	bne.n	80035be <HAL_ADC_ConfigChannel+0x276>
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	0e9b      	lsrs	r3, r3, #26
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	e018      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x2a8>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035ca:	fa93 f3a3 	rbit	r3, r3
 80035ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80035d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80035d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80035da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80035e2:	2320      	movs	r3, #32
 80035e4:	e004      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80035e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d106      	bne.n	8003602 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2200      	movs	r2, #0
 80035fa:	2101      	movs	r1, #1
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff f827 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2102      	movs	r1, #2
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff f80b 	bl	8002624 <LL_ADC_GetOffsetChannel>
 800360e:	4603      	mov	r3, r0
 8003610:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10a      	bne.n	800362e <HAL_ADC_ConfigChannel+0x2e6>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2102      	movs	r1, #2
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff f800 	bl	8002624 <LL_ADC_GetOffsetChannel>
 8003624:	4603      	mov	r3, r0
 8003626:	0e9b      	lsrs	r3, r3, #26
 8003628:	f003 021f 	and.w	r2, r3, #31
 800362c:	e01e      	b.n	800366c <HAL_ADC_ConfigChannel+0x324>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2102      	movs	r1, #2
 8003634:	4618      	mov	r0, r3
 8003636:	f7fe fff5 	bl	8002624 <LL_ADC_GetOffsetChannel>
 800363a:	4603      	mov	r3, r0
 800363c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003640:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003644:	fa93 f3a3 	rbit	r3, r3
 8003648:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800364c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003650:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003654:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800365c:	2320      	movs	r3, #32
 800365e:	e004      	b.n	800366a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003660:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003674:	2b00      	cmp	r3, #0
 8003676:	d105      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x33c>
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	0e9b      	lsrs	r3, r3, #26
 800367e:	f003 031f 	and.w	r3, r3, #31
 8003682:	e016      	b.n	80036b2 <HAL_ADC_ConfigChannel+0x36a>
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003690:	fa93 f3a3 	rbit	r3, r3
 8003694:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003696:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003698:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800369c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80036a4:	2320      	movs	r3, #32
 80036a6:	e004      	b.n	80036b2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80036a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036ac:	fab3 f383 	clz	r3, r3
 80036b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d106      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2200      	movs	r2, #0
 80036bc:	2102      	movs	r1, #2
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fe ffc6 	bl	8002650 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2103      	movs	r1, #3
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe ffaa 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80036d0:	4603      	mov	r3, r0
 80036d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x3a8>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2103      	movs	r1, #3
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fe ff9f 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80036e6:	4603      	mov	r3, r0
 80036e8:	0e9b      	lsrs	r3, r3, #26
 80036ea:	f003 021f 	and.w	r2, r3, #31
 80036ee:	e017      	b.n	8003720 <HAL_ADC_ConfigChannel+0x3d8>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2103      	movs	r1, #3
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe ff94 	bl	8002624 <LL_ADC_GetOffsetChannel>
 80036fc:	4603      	mov	r3, r0
 80036fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003700:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003702:	fa93 f3a3 	rbit	r3, r3
 8003706:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003708:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800370a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800370c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003712:	2320      	movs	r3, #32
 8003714:	e003      	b.n	800371e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003716:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003718:	fab3 f383 	clz	r3, r3
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d105      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x3f0>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	e011      	b.n	800375c <HAL_ADC_ConfigChannel+0x414>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003740:	fa93 f3a3 	rbit	r3, r3
 8003744:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003746:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003748:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800374a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003750:	2320      	movs	r3, #32
 8003752:	e003      	b.n	800375c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003756:	fab3 f383 	clz	r3, r3
 800375a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800375c:	429a      	cmp	r2, r3
 800375e:	d106      	bne.n	800376e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2200      	movs	r2, #0
 8003766:	2103      	movs	r1, #3
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe ff71 	bl	8002650 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff f908 	bl	8002988 <LL_ADC_IsEnabled>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	f040 8140 	bne.w	8003a00 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6818      	ldr	r0, [r3, #0]
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	6819      	ldr	r1, [r3, #0]
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	461a      	mov	r2, r3
 800378e:	f7ff f841 	bl	8002814 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	4a8f      	ldr	r2, [pc, #572]	; (80039d4 <HAL_ADC_ConfigChannel+0x68c>)
 8003798:	4293      	cmp	r3, r2
 800379a:	f040 8131 	bne.w	8003a00 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10b      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x47e>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	0e9b      	lsrs	r3, r3, #26
 80037b4:	3301      	adds	r3, #1
 80037b6:	f003 031f 	and.w	r3, r3, #31
 80037ba:	2b09      	cmp	r3, #9
 80037bc:	bf94      	ite	ls
 80037be:	2301      	movls	r3, #1
 80037c0:	2300      	movhi	r3, #0
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	e019      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4b2>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037ce:	fa93 f3a3 	rbit	r3, r3
 80037d2:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80037d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037d6:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80037d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80037de:	2320      	movs	r3, #32
 80037e0:	e003      	b.n	80037ea <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80037e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037e4:	fab3 f383 	clz	r3, r3
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	3301      	adds	r3, #1
 80037ec:	f003 031f 	and.w	r3, r3, #31
 80037f0:	2b09      	cmp	r3, #9
 80037f2:	bf94      	ite	ls
 80037f4:	2301      	movls	r3, #1
 80037f6:	2300      	movhi	r3, #0
 80037f8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d079      	beq.n	80038f2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003806:	2b00      	cmp	r3, #0
 8003808:	d107      	bne.n	800381a <HAL_ADC_ConfigChannel+0x4d2>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	0e9b      	lsrs	r3, r3, #26
 8003810:	3301      	adds	r3, #1
 8003812:	069b      	lsls	r3, r3, #26
 8003814:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003818:	e015      	b.n	8003846 <HAL_ADC_ConfigChannel+0x4fe>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003822:	fa93 f3a3 	rbit	r3, r3
 8003826:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003828:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800382a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800382c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003832:	2320      	movs	r3, #32
 8003834:	e003      	b.n	800383e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003838:	fab3 f383 	clz	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	3301      	adds	r3, #1
 8003840:	069b      	lsls	r3, r3, #26
 8003842:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x51e>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	0e9b      	lsrs	r3, r3, #26
 8003858:	3301      	adds	r3, #1
 800385a:	f003 031f 	and.w	r3, r3, #31
 800385e:	2101      	movs	r1, #1
 8003860:	fa01 f303 	lsl.w	r3, r1, r3
 8003864:	e017      	b.n	8003896 <HAL_ADC_ConfigChannel+0x54e>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003876:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e003      	b.n	800388a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003882:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003884:	fab3 f383 	clz	r3, r3
 8003888:	b2db      	uxtb	r3, r3
 800388a:	3301      	adds	r3, #1
 800388c:	f003 031f 	and.w	r3, r3, #31
 8003890:	2101      	movs	r1, #1
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	ea42 0103 	orr.w	r1, r2, r3
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10a      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x574>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	0e9b      	lsrs	r3, r3, #26
 80038ac:	3301      	adds	r3, #1
 80038ae:	f003 021f 	and.w	r2, r3, #31
 80038b2:	4613      	mov	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4413      	add	r3, r2
 80038b8:	051b      	lsls	r3, r3, #20
 80038ba:	e018      	b.n	80038ee <HAL_ADC_ConfigChannel+0x5a6>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c4:	fa93 f3a3 	rbit	r3, r3
 80038c8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80038ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80038ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80038d4:	2320      	movs	r3, #32
 80038d6:	e003      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80038d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038da:	fab3 f383 	clz	r3, r3
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	3301      	adds	r3, #1
 80038e2:	f003 021f 	and.w	r2, r3, #31
 80038e6:	4613      	mov	r3, r2
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	4413      	add	r3, r2
 80038ec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038ee:	430b      	orrs	r3, r1
 80038f0:	e081      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d107      	bne.n	800390e <HAL_ADC_ConfigChannel+0x5c6>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	0e9b      	lsrs	r3, r3, #26
 8003904:	3301      	adds	r3, #1
 8003906:	069b      	lsls	r3, r3, #26
 8003908:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800390c:	e015      	b.n	800393a <HAL_ADC_ConfigChannel+0x5f2>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003916:	fa93 f3a3 	rbit	r3, r3
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800391c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003926:	2320      	movs	r3, #32
 8003928:	e003      	b.n	8003932 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800392a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392c:	fab3 f383 	clz	r3, r3
 8003930:	b2db      	uxtb	r3, r3
 8003932:	3301      	adds	r3, #1
 8003934:	069b      	lsls	r3, r3, #26
 8003936:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003942:	2b00      	cmp	r3, #0
 8003944:	d109      	bne.n	800395a <HAL_ADC_ConfigChannel+0x612>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	0e9b      	lsrs	r3, r3, #26
 800394c:	3301      	adds	r3, #1
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	2101      	movs	r1, #1
 8003954:	fa01 f303 	lsl.w	r3, r1, r3
 8003958:	e017      	b.n	800398a <HAL_ADC_ConfigChannel+0x642>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	61fb      	str	r3, [r7, #28]
  return result;
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e003      	b.n	800397e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	3301      	adds	r3, #1
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	2101      	movs	r1, #1
 8003986:	fa01 f303 	lsl.w	r3, r1, r3
 800398a:	ea42 0103 	orr.w	r1, r2, r3
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10d      	bne.n	80039b6 <HAL_ADC_ConfigChannel+0x66e>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	0e9b      	lsrs	r3, r3, #26
 80039a0:	3301      	adds	r3, #1
 80039a2:	f003 021f 	and.w	r2, r3, #31
 80039a6:	4613      	mov	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4413      	add	r3, r2
 80039ac:	3b1e      	subs	r3, #30
 80039ae:	051b      	lsls	r3, r3, #20
 80039b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80039b4:	e01e      	b.n	80039f4 <HAL_ADC_ConfigChannel+0x6ac>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	613b      	str	r3, [r7, #16]
  return result;
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d104      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80039ce:	2320      	movs	r3, #32
 80039d0:	e006      	b.n	80039e0 <HAL_ADC_ConfigChannel+0x698>
 80039d2:	bf00      	nop
 80039d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	fab3 f383 	clz	r3, r3
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	3301      	adds	r3, #1
 80039e2:	f003 021f 	and.w	r2, r3, #31
 80039e6:	4613      	mov	r3, r2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	4413      	add	r3, r2
 80039ec:	3b1e      	subs	r3, #30
 80039ee:	051b      	lsls	r3, r3, #20
 80039f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039f4:	430b      	orrs	r3, r1
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	6892      	ldr	r2, [r2, #8]
 80039fa:	4619      	mov	r1, r3
 80039fc:	f7fe fede 	bl	80027bc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	4b3f      	ldr	r3, [pc, #252]	; (8003b04 <HAL_ADC_ConfigChannel+0x7bc>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d071      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a0c:	483e      	ldr	r0, [pc, #248]	; (8003b08 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a0e:	f7fe fdd7 	bl	80025c0 <LL_ADC_GetCommonPathInternalCh>
 8003a12:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a3c      	ldr	r2, [pc, #240]	; (8003b0c <HAL_ADC_ConfigChannel+0x7c4>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d004      	beq.n	8003a2a <HAL_ADC_ConfigChannel+0x6e2>
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a3a      	ldr	r2, [pc, #232]	; (8003b10 <HAL_ADC_ConfigChannel+0x7c8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d127      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d121      	bne.n	8003a7a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a3e:	d157      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a48:	4619      	mov	r1, r3
 8003a4a:	482f      	ldr	r0, [pc, #188]	; (8003b08 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a4c:	f7fe fda5 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a50:	4b30      	ldr	r3, [pc, #192]	; (8003b14 <HAL_ADC_ConfigChannel+0x7cc>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	099b      	lsrs	r3, r3, #6
 8003a56:	4a30      	ldr	r2, [pc, #192]	; (8003b18 <HAL_ADC_ConfigChannel+0x7d0>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	099b      	lsrs	r3, r3, #6
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	4613      	mov	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	4413      	add	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a6a:	e002      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f9      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a78:	e03a      	b.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a27      	ldr	r2, [pc, #156]	; (8003b1c <HAL_ADC_ConfigChannel+0x7d4>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d113      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x764>
 8003a84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10d      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a22      	ldr	r2, [pc, #136]	; (8003b20 <HAL_ADC_ConfigChannel+0x7d8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d02a      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4818      	ldr	r0, [pc, #96]	; (8003b08 <HAL_ADC_ConfigChannel+0x7c0>)
 8003aa6:	f7fe fd78 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003aaa:	e021      	b.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a1c      	ldr	r2, [pc, #112]	; (8003b24 <HAL_ADC_ConfigChannel+0x7dc>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d11c      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ab6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d116      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a16      	ldr	r2, [pc, #88]	; (8003b20 <HAL_ADC_ConfigChannel+0x7d8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d011      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003acc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ad0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	480c      	ldr	r0, [pc, #48]	; (8003b08 <HAL_ADC_ConfigChannel+0x7c0>)
 8003ad8:	f7fe fd5f 	bl	800259a <LL_ADC_SetCommonPathInternalCh>
 8003adc:	e008      	b.n	8003af0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae2:	f043 0220 	orr.w	r2, r3, #32
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003af8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	37d8      	adds	r7, #216	; 0xd8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	80080000 	.word	0x80080000
 8003b08:	50000300 	.word	0x50000300
 8003b0c:	c3210000 	.word	0xc3210000
 8003b10:	90c00010 	.word	0x90c00010
 8003b14:	20000150 	.word	0x20000150
 8003b18:	053e2d63 	.word	0x053e2d63
 8003b1c:	c7520000 	.word	0xc7520000
 8003b20:	50000100 	.word	0x50000100
 8003b24:	cb840000 	.word	0xcb840000

08003b28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fe ff27 	bl	8002988 <LL_ADC_IsEnabled>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d14d      	bne.n	8003bdc <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689a      	ldr	r2, [r3, #8]
 8003b46:	4b28      	ldr	r3, [pc, #160]	; (8003be8 <ADC_Enable+0xc0>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00d      	beq.n	8003b6a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b52:	f043 0210 	orr.w	r2, r3, #16
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5e:	f043 0201 	orr.w	r2, r3, #1
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e039      	b.n	8003bde <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe fee2 	bl	8002938 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b74:	f7fe fcd0 	bl	8002518 <HAL_GetTick>
 8003b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b7a:	e028      	b.n	8003bce <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7fe ff01 	bl	8002988 <LL_ADC_IsEnabled>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7fe fed1 	bl	8002938 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b96:	f7fe fcbf 	bl	8002518 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d914      	bls.n	8003bce <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d00d      	beq.n	8003bce <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb6:	f043 0210 	orr.w	r2, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bc2:	f043 0201 	orr.w	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e007      	b.n	8003bde <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d1cf      	bne.n	8003b7c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	8000003f 	.word	0x8000003f

08003bec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fe fed8 	bl	80029ae <LL_ADC_IsDisableOngoing>
 8003bfe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fe febf 	bl	8002988 <LL_ADC_IsEnabled>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d047      	beq.n	8003ca0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d144      	bne.n	8003ca0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f003 030d 	and.w	r3, r3, #13
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d10c      	bne.n	8003c3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe fe99 	bl	8002960 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2203      	movs	r2, #3
 8003c34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c36:	f7fe fc6f 	bl	8002518 <HAL_GetTick>
 8003c3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c3c:	e029      	b.n	8003c92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c42:	f043 0210 	orr.w	r2, r3, #16
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c4e:	f043 0201 	orr.w	r2, r3, #1
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e023      	b.n	8003ca2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c5a:	f7fe fc5d 	bl	8002518 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d914      	bls.n	8003c92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00d      	beq.n	8003c92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7a:	f043 0210 	orr.w	r2, r3, #16
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c86:	f043 0201 	orr.w	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e007      	b.n	8003ca2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1dc      	bne.n	8003c5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d14b      	bne.n	8003d5c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d021      	beq.n	8003d22 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe fd18 	bl	8002718 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d032      	beq.n	8003d54 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d12b      	bne.n	8003d54 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d11f      	bne.n	8003d54 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	f043 0201 	orr.w	r2, r3, #1
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d20:	e018      	b.n	8003d54 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d111      	bne.n	8003d54 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d105      	bne.n	8003d54 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d4c:	f043 0201 	orr.w	r2, r3, #1
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f7ff facf 	bl	80032f8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003d5a:	e00e      	b.n	8003d7a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d60:	f003 0310 	and.w	r3, r3, #16
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d003      	beq.n	8003d70 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f7ff fae3 	bl	8003334 <HAL_ADC_ErrorCallback>
}
 8003d6e:	e004      	b.n	8003d7a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	4798      	blx	r3
}
 8003d7a:	bf00      	nop
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f7ff fabb 	bl	800330c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d96:	bf00      	nop
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dbc:	f043 0204 	orr.w	r2, r3, #4
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f7ff fab5 	bl	8003334 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003dca:	bf00      	nop
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <LL_ADC_IsEnabled>:
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <LL_ADC_IsEnabled+0x18>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <LL_ADC_IsEnabled+0x1a>
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_ADC_StartCalibration>:
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003e0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	609a      	str	r2, [r3, #8]
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <LL_ADC_IsCalibrationOnGoing>:
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e3e:	d101      	bne.n	8003e44 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <LL_ADC_REG_IsConversionOngoing>:
{
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d101      	bne.n	8003e6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e66:	2301      	movs	r3, #1
 8003e68:	e000      	b.n	8003e6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003e82:	2300      	movs	r3, #0
 8003e84:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_ADCEx_Calibration_Start+0x1c>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e04d      	b.n	8003f30 <HAL_ADCEx_Calibration_Start+0xb8>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff fea5 	bl	8003bec <ADC_Disable>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d136      	bne.n	8003f1a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003eb4:	f023 0302 	bic.w	r3, r3, #2
 8003eb8:	f043 0202 	orr.w	r2, r3, #2
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6839      	ldr	r1, [r7, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff ff96 	bl	8003df8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ecc:	e014      	b.n	8003ef8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	4a18      	ldr	r2, [pc, #96]	; (8003f38 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d90d      	bls.n	8003ef8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee0:	f023 0312 	bic.w	r3, r3, #18
 8003ee4:	f043 0210 	orr.w	r2, r3, #16
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e01b      	b.n	8003f30 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff94 	bl	8003e2a <LL_ADC_IsCalibrationOnGoing>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e2      	bne.n	8003ece <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0c:	f023 0303 	bic.w	r3, r3, #3
 8003f10:	f043 0201 	orr.w	r2, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f18:	e005      	b.n	8003f26 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f1e:	f043 0210 	orr.w	r2, r3, #16
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	0004de01 	.word	0x0004de01

08003f3c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b0a1      	sub	sp, #132	; 0x84
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003faa:	2300      	movs	r3, #0
 8003fac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d101      	bne.n	8003fbe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e08b      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003fca:	2300      	movs	r3, #0
 8003fcc:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fd6:	d102      	bne.n	8003fde <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003fd8:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	e001      	b.n	8003fe2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10b      	bne.n	8004000 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fec:	f043 0220 	orr.w	r2, r3, #32
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e06a      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff ff25 	bl	8003e52 <LL_ADC_REG_IsConversionOngoing>
 8004008:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff ff1f 	bl	8003e52 <LL_ADC_REG_IsConversionOngoing>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d14c      	bne.n	80040b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800401a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800401c:	2b00      	cmp	r3, #0
 800401e:	d149      	bne.n	80040b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004020:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004022:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d028      	beq.n	800407e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800402c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	6859      	ldr	r1, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800403e:	035b      	lsls	r3, r3, #13
 8004040:	430b      	orrs	r3, r1
 8004042:	431a      	orrs	r2, r3
 8004044:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004046:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004048:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800404c:	f7ff fec1 	bl	8003dd2 <LL_ADC_IsEnabled>
 8004050:	4604      	mov	r4, r0
 8004052:	4823      	ldr	r0, [pc, #140]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004054:	f7ff febd 	bl	8003dd2 <LL_ADC_IsEnabled>
 8004058:	4603      	mov	r3, r0
 800405a:	4323      	orrs	r3, r4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d133      	bne.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004068:	f023 030f 	bic.w	r3, r3, #15
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	6811      	ldr	r1, [r2, #0]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	6892      	ldr	r2, [r2, #8]
 8004074:	430a      	orrs	r2, r1
 8004076:	431a      	orrs	r2, r3
 8004078:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800407a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800407c:	e024      	b.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800407e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004088:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800408a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800408e:	f7ff fea0 	bl	8003dd2 <LL_ADC_IsEnabled>
 8004092:	4604      	mov	r4, r0
 8004094:	4812      	ldr	r0, [pc, #72]	; (80040e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004096:	f7ff fe9c 	bl	8003dd2 <LL_ADC_IsEnabled>
 800409a:	4603      	mov	r3, r0
 800409c:	4323      	orrs	r3, r4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d112      	bne.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80040aa:	f023 030f 	bic.w	r3, r3, #15
 80040ae:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80040b0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040b2:	e009      	b.n	80040c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b8:	f043 0220 	orr.w	r2, r3, #32
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80040c6:	e000      	b.n	80040ca <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80040d2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3784      	adds	r7, #132	; 0x84
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd90      	pop	{r4, r7, pc}
 80040de:	bf00      	nop
 80040e0:	50000100 	.word	0x50000100
 80040e4:	50000300 	.word	0x50000300

080040e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040f8:	4b0c      	ldr	r3, [pc, #48]	; (800412c <__NVIC_SetPriorityGrouping+0x44>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004104:	4013      	ands	r3, r2
 8004106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800411a:	4a04      	ldr	r2, [pc, #16]	; (800412c <__NVIC_SetPriorityGrouping+0x44>)
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	60d3      	str	r3, [r2, #12]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004134:	4b04      	ldr	r3, [pc, #16]	; (8004148 <__NVIC_GetPriorityGrouping+0x18>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	0a1b      	lsrs	r3, r3, #8
 800413a:	f003 0307 	and.w	r3, r3, #7
}
 800413e:	4618      	mov	r0, r3
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	e000ed00 	.word	0xe000ed00

0800414c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	4603      	mov	r3, r0
 8004154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	db0b      	blt.n	8004176 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800415e:	79fb      	ldrb	r3, [r7, #7]
 8004160:	f003 021f 	and.w	r2, r3, #31
 8004164:	4907      	ldr	r1, [pc, #28]	; (8004184 <__NVIC_EnableIRQ+0x38>)
 8004166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416a:	095b      	lsrs	r3, r3, #5
 800416c:	2001      	movs	r0, #1
 800416e:	fa00 f202 	lsl.w	r2, r0, r2
 8004172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	e000e100 	.word	0xe000e100

08004188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004198:	2b00      	cmp	r3, #0
 800419a:	db0a      	blt.n	80041b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	490c      	ldr	r1, [pc, #48]	; (80041d4 <__NVIC_SetPriority+0x4c>)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	0112      	lsls	r2, r2, #4
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	440b      	add	r3, r1
 80041ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041b0:	e00a      	b.n	80041c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4908      	ldr	r1, [pc, #32]	; (80041d8 <__NVIC_SetPriority+0x50>)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	3b04      	subs	r3, #4
 80041c0:	0112      	lsls	r2, r2, #4
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	440b      	add	r3, r1
 80041c6:	761a      	strb	r2, [r3, #24]
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	e000e100 	.word	0xe000e100
 80041d8:	e000ed00 	.word	0xe000ed00

080041dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041dc:	b480      	push	{r7}
 80041de:	b089      	sub	sp, #36	; 0x24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f1c3 0307 	rsb	r3, r3, #7
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	bf28      	it	cs
 80041fa:	2304      	movcs	r3, #4
 80041fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	3304      	adds	r3, #4
 8004202:	2b06      	cmp	r3, #6
 8004204:	d902      	bls.n	800420c <NVIC_EncodePriority+0x30>
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	3b03      	subs	r3, #3
 800420a:	e000      	b.n	800420e <NVIC_EncodePriority+0x32>
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004210:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	43da      	mvns	r2, r3
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	401a      	ands	r2, r3
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004224:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	fa01 f303 	lsl.w	r3, r1, r3
 800422e:	43d9      	mvns	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	4313      	orrs	r3, r2
         );
}
 8004236:	4618      	mov	r0, r3
 8004238:	3724      	adds	r7, #36	; 0x24
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b082      	sub	sp, #8
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f7ff ff4c 	bl	80040e8 <__NVIC_SetPriorityGrouping>
}
 8004250:	bf00      	nop
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	4603      	mov	r3, r0
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
 8004264:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004266:	f7ff ff63 	bl	8004130 <__NVIC_GetPriorityGrouping>
 800426a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	68b9      	ldr	r1, [r7, #8]
 8004270:	6978      	ldr	r0, [r7, #20]
 8004272:	f7ff ffb3 	bl	80041dc <NVIC_EncodePriority>
 8004276:	4602      	mov	r2, r0
 8004278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427c:	4611      	mov	r1, r2
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff82 	bl	8004188 <__NVIC_SetPriority>
}
 8004284:	bf00      	nop
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	4618      	mov	r0, r3
 800429c:	f7ff ff56 	bl	800414c <__NVIC_EnableIRQ>
}
 80042a0:	bf00      	nop
 80042a2:	3708      	adds	r7, #8
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e08d      	b.n	80043d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <HAL_DMA_Init+0x138>)
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d80f      	bhi.n	80042e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	461a      	mov	r2, r3
 80042cc:	4b45      	ldr	r3, [pc, #276]	; (80043e4 <HAL_DMA_Init+0x13c>)
 80042ce:	4413      	add	r3, r2
 80042d0:	4a45      	ldr	r2, [pc, #276]	; (80043e8 <HAL_DMA_Init+0x140>)
 80042d2:	fba2 2303 	umull	r2, r3, r2, r3
 80042d6:	091b      	lsrs	r3, r3, #4
 80042d8:	009a      	lsls	r2, r3, #2
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a42      	ldr	r2, [pc, #264]	; (80043ec <HAL_DMA_Init+0x144>)
 80042e2:	641a      	str	r2, [r3, #64]	; 0x40
 80042e4:	e00e      	b.n	8004304 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	4b40      	ldr	r3, [pc, #256]	; (80043f0 <HAL_DMA_Init+0x148>)
 80042ee:	4413      	add	r3, r2
 80042f0:	4a3d      	ldr	r2, [pc, #244]	; (80043e8 <HAL_DMA_Init+0x140>)
 80042f2:	fba2 2303 	umull	r2, r3, r2, r3
 80042f6:	091b      	lsrs	r3, r3, #4
 80042f8:	009a      	lsls	r2, r3, #2
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a3c      	ldr	r2, [pc, #240]	; (80043f4 <HAL_DMA_Init+0x14c>)
 8004302:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800431a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004328:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004334:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004340:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fa76 	bl	8004848 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004364:	d102      	bne.n	800436c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004380:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d010      	beq.n	80043ac <HAL_DMA_Init+0x104>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b04      	cmp	r3, #4
 8004390:	d80c      	bhi.n	80043ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 fa96 	bl	80048c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	2200      	movs	r2, #0
 800439e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80043a8:	605a      	str	r2, [r3, #4]
 80043aa:	e008      	b.n	80043be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40020407 	.word	0x40020407
 80043e4:	bffdfff8 	.word	0xbffdfff8
 80043e8:	cccccccd 	.word	0xcccccccd
 80043ec:	40020000 	.word	0x40020000
 80043f0:	bffdfbf8 	.word	0xbffdfbf8
 80043f4:	40020400 	.word	0x40020400

080043f8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
 8004404:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_DMA_Start_IT+0x20>
 8004414:	2302      	movs	r3, #2
 8004416:	e066      	b.n	80044e6 <HAL_DMA_Start_IT+0xee>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d155      	bne.n	80044d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2202      	movs	r2, #2
 8004430:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 0201 	bic.w	r2, r2, #1
 8004448:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	68b9      	ldr	r1, [r7, #8]
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 f9bb 	bl	80047cc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	2b00      	cmp	r3, #0
 800445c:	d008      	beq.n	8004470 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f042 020e 	orr.w	r2, r2, #14
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e00f      	b.n	8004490 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0204 	bic.w	r2, r2, #4
 800447e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 020a 	orr.w	r2, r2, #10
 800448e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d007      	beq.n	80044ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d007      	beq.n	80044c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044c4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f042 0201 	orr.w	r2, r2, #1
 80044d4:	601a      	str	r2, [r3, #0]
 80044d6:	e005      	b.n	80044e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80044e0:	2302      	movs	r3, #2
 80044e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80044e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3718      	adds	r7, #24
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b085      	sub	sp, #20
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d005      	beq.n	8004512 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2204      	movs	r2, #4
 800450a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	e037      	b.n	8004582 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 020e 	bic.w	r2, r2, #14
 8004520:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004530:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 0201 	bic.w	r2, r2, #1
 8004540:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004546:	f003 021f 	and.w	r2, r3, #31
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	2101      	movs	r1, #1
 8004550:	fa01 f202 	lsl.w	r2, r1, r2
 8004554:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800455e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00c      	beq.n	8004582 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004572:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004576:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004580:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8004592:	7bfb      	ldrb	r3, [r7, #15]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d00d      	beq.n	80045d4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2204      	movs	r2, #4
 80045bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
 80045d2:	e047      	b.n	8004664 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 020e 	bic.w	r2, r2, #14
 80045e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004602:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004608:	f003 021f 	and.w	r2, r3, #31
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	2101      	movs	r1, #1
 8004612:	fa01 f202 	lsl.w	r2, r1, r2
 8004616:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004620:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004634:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004638:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004642:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	4798      	blx	r3
    }
  }
  return status;
 8004664:	7bfb      	ldrb	r3, [r7, #15]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468a:	f003 031f 	and.w	r3, r3, #31
 800468e:	2204      	movs	r2, #4
 8004690:	409a      	lsls	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4013      	ands	r3, r2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d026      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7a>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d021      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0320 	and.w	r3, r3, #32
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d107      	bne.n	80046c2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0204 	bic.w	r2, r2, #4
 80046c0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c6:	f003 021f 	and.w	r2, r3, #31
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	2104      	movs	r1, #4
 80046d0:	fa01 f202 	lsl.w	r2, r1, r2
 80046d4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d071      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80046e6:	e06c      	b.n	80047c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	2202      	movs	r2, #2
 80046f2:	409a      	lsls	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d02e      	beq.n	800475a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d029      	beq.n	800475a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10b      	bne.n	800472c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 020a 	bic.w	r2, r2, #10
 8004722:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004730:	f003 021f 	and.w	r2, r3, #31
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004738:	2102      	movs	r1, #2
 800473a:	fa01 f202 	lsl.w	r2, r1, r2
 800473e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d038      	beq.n	80047c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004758:	e033      	b.n	80047c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475e:	f003 031f 	and.w	r3, r3, #31
 8004762:	2208      	movs	r2, #8
 8004764:	409a      	lsls	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4013      	ands	r3, r2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d02a      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b00      	cmp	r3, #0
 8004776:	d025      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 020e 	bic.w	r2, r2, #14
 8004786:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	f003 021f 	and.w	r2, r3, #31
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	2101      	movs	r1, #1
 8004796:	fa01 f202 	lsl.w	r2, r1, r2
 800479a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d004      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80047c2:	bf00      	nop
 80047c4:	bf00      	nop
}
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
 80047d8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80047e2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d004      	beq.n	80047f6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80047f4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	f003 021f 	and.w	r2, r3, #31
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	2101      	movs	r1, #1
 8004804:	fa01 f202 	lsl.w	r2, r1, r2
 8004808:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	2b10      	cmp	r3, #16
 8004818:	d108      	bne.n	800482c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800482a:	e007      	b.n	800483c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]
}
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004848:	b480      	push	{r7}
 800484a:	b087      	sub	sp, #28
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	461a      	mov	r2, r3
 8004856:	4b16      	ldr	r3, [pc, #88]	; (80048b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004858:	429a      	cmp	r2, r3
 800485a:	d802      	bhi.n	8004862 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800485c:	4b15      	ldr	r3, [pc, #84]	; (80048b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	e001      	b.n	8004866 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004862:	4b15      	ldr	r3, [pc, #84]	; (80048b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004864:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	b2db      	uxtb	r3, r3
 8004870:	3b08      	subs	r3, #8
 8004872:	4a12      	ldr	r2, [pc, #72]	; (80048bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004874:	fba2 2303 	umull	r2, r3, r2, r3
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004880:	089b      	lsrs	r3, r3, #2
 8004882:	009a      	lsls	r2, r3, #2
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4413      	add	r3, r2
 8004888:	461a      	mov	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a0b      	ldr	r2, [pc, #44]	; (80048c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004892:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f003 031f 	and.w	r3, r3, #31
 800489a:	2201      	movs	r2, #1
 800489c:	409a      	lsls	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80048a2:	bf00      	nop
 80048a4:	371c      	adds	r7, #28
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40020407 	.word	0x40020407
 80048b4:	40020800 	.word	0x40020800
 80048b8:	40020820 	.word	0x40020820
 80048bc:	cccccccd 	.word	0xcccccccd
 80048c0:	40020880 	.word	0x40020880

080048c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	461a      	mov	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a08      	ldr	r2, [pc, #32]	; (8004908 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80048e6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3b01      	subs	r3, #1
 80048ec:	f003 031f 	and.w	r3, r3, #31
 80048f0:	2201      	movs	r2, #1
 80048f2:	409a      	lsls	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80048f8:	bf00      	nop
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr
 8004904:	1000823f 	.word	0x1000823f
 8004908:	40020940 	.word	0x40020940

0800490c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800491a:	e15a      	b.n	8004bd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	2101      	movs	r1, #1
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	fa01 f303 	lsl.w	r3, r1, r3
 8004928:	4013      	ands	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 814c 	beq.w	8004bcc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f003 0303 	and.w	r3, r3, #3
 800493c:	2b01      	cmp	r3, #1
 800493e:	d005      	beq.n	800494c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004948:	2b02      	cmp	r3, #2
 800494a:	d130      	bne.n	80049ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	2203      	movs	r2, #3
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	43db      	mvns	r3, r3
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	4013      	ands	r3, r2
 8004962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	fa02 f303 	lsl.w	r3, r2, r3
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	4313      	orrs	r3, r2
 8004974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004982:	2201      	movs	r2, #1
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	fa02 f303 	lsl.w	r3, r2, r3
 800498a:	43db      	mvns	r3, r3
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4013      	ands	r3, r2
 8004990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	091b      	lsrs	r3, r3, #4
 8004998:	f003 0201 	and.w	r2, r3, #1
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	d017      	beq.n	80049ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	2203      	movs	r2, #3
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43db      	mvns	r3, r3
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4013      	ands	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	005b      	lsls	r3, r3, #1
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d123      	bne.n	8004a3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	08da      	lsrs	r2, r3, #3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	3208      	adds	r2, #8
 80049fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	220f      	movs	r2, #15
 8004a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a12:	43db      	mvns	r3, r3
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4013      	ands	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	691a      	ldr	r2, [r3, #16]
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f003 0307 	and.w	r3, r3, #7
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	08da      	lsrs	r2, r3, #3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3208      	adds	r2, #8
 8004a38:	6939      	ldr	r1, [r7, #16]
 8004a3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	2203      	movs	r2, #3
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4013      	ands	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f003 0203 	and.w	r2, r3, #3
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 80a6 	beq.w	8004bcc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a80:	4b5b      	ldr	r3, [pc, #364]	; (8004bf0 <HAL_GPIO_Init+0x2e4>)
 8004a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a84:	4a5a      	ldr	r2, [pc, #360]	; (8004bf0 <HAL_GPIO_Init+0x2e4>)
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	6613      	str	r3, [r2, #96]	; 0x60
 8004a8c:	4b58      	ldr	r3, [pc, #352]	; (8004bf0 <HAL_GPIO_Init+0x2e4>)
 8004a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a98:	4a56      	ldr	r2, [pc, #344]	; (8004bf4 <HAL_GPIO_Init+0x2e8>)
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	3302      	adds	r3, #2
 8004aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	220f      	movs	r2, #15
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004ac2:	d01f      	beq.n	8004b04 <HAL_GPIO_Init+0x1f8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a4c      	ldr	r2, [pc, #304]	; (8004bf8 <HAL_GPIO_Init+0x2ec>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d019      	beq.n	8004b00 <HAL_GPIO_Init+0x1f4>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a4b      	ldr	r2, [pc, #300]	; (8004bfc <HAL_GPIO_Init+0x2f0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d013      	beq.n	8004afc <HAL_GPIO_Init+0x1f0>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a4a      	ldr	r2, [pc, #296]	; (8004c00 <HAL_GPIO_Init+0x2f4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00d      	beq.n	8004af8 <HAL_GPIO_Init+0x1ec>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a49      	ldr	r2, [pc, #292]	; (8004c04 <HAL_GPIO_Init+0x2f8>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <HAL_GPIO_Init+0x1e8>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a48      	ldr	r2, [pc, #288]	; (8004c08 <HAL_GPIO_Init+0x2fc>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d101      	bne.n	8004af0 <HAL_GPIO_Init+0x1e4>
 8004aec:	2305      	movs	r3, #5
 8004aee:	e00a      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004af0:	2306      	movs	r3, #6
 8004af2:	e008      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004af4:	2304      	movs	r3, #4
 8004af6:	e006      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004af8:	2303      	movs	r3, #3
 8004afa:	e004      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004afc:	2302      	movs	r3, #2
 8004afe:	e002      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_GPIO_Init+0x1fa>
 8004b04:	2300      	movs	r3, #0
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	f002 0203 	and.w	r2, r2, #3
 8004b0c:	0092      	lsls	r2, r2, #2
 8004b0e:	4093      	lsls	r3, r2
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b16:	4937      	ldr	r1, [pc, #220]	; (8004bf4 <HAL_GPIO_Init+0x2e8>)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	3302      	adds	r3, #2
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b24:	4b39      	ldr	r3, [pc, #228]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4013      	ands	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004b48:	4a30      	ldr	r2, [pc, #192]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004b4e:	4b2f      	ldr	r3, [pc, #188]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	43db      	mvns	r3, r3
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b72:	4a26      	ldr	r2, [pc, #152]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004b78:	4b24      	ldr	r3, [pc, #144]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	43db      	mvns	r3, r3
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4013      	ands	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b9c:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ba2:	4b1a      	ldr	r3, [pc, #104]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	43db      	mvns	r3, r3
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004bc6:	4a11      	ldr	r2, [pc, #68]	; (8004c0c <HAL_GPIO_Init+0x300>)
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f47f ae9d 	bne.w	800491c <HAL_GPIO_Init+0x10>
  }
}
 8004be2:	bf00      	nop
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	48000400 	.word	0x48000400
 8004bfc:	48000800 	.word	0x48000800
 8004c00:	48000c00 	.word	0x48000c00
 8004c04:	48001000 	.word	0x48001000
 8004c08:	48001400 	.word	0x48001400
 8004c0c:	40010400 	.word	0x40010400

08004c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	460b      	mov	r3, r1
 8004c1a:	807b      	strh	r3, [r7, #2]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c20:	787b      	ldrb	r3, [r7, #1]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c26:	887a      	ldrh	r2, [r7, #2]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c2c:	e002      	b.n	8004c34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c2e:	887a      	ldrh	r2, [r7, #2]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	4603      	mov	r3, r0
 8004c48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004c4a:	4b08      	ldr	r3, [pc, #32]	; (8004c6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c4c:	695a      	ldr	r2, [r3, #20]
 8004c4e:	88fb      	ldrh	r3, [r7, #6]
 8004c50:	4013      	ands	r3, r2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d006      	beq.n	8004c64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c56:	4a05      	ldr	r2, [pc, #20]	; (8004c6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c58:	88fb      	ldrh	r3, [r7, #6]
 8004c5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c5c:	88fb      	ldrh	r3, [r7, #6]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fd f83e 	bl	8001ce0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c64:	bf00      	nop
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	40010400 	.word	0x40010400

08004c70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d141      	bne.n	8004d02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c7e:	4b4b      	ldr	r3, [pc, #300]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c8a:	d131      	bne.n	8004cf0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c8c:	4b47      	ldr	r3, [pc, #284]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c92:	4a46      	ldr	r2, [pc, #280]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c9c:	4b43      	ldr	r3, [pc, #268]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ca4:	4a41      	ldr	r2, [pc, #260]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ca6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004caa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004cac:	4b40      	ldr	r3, [pc, #256]	; (8004db0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2232      	movs	r2, #50	; 0x32
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	4a3f      	ldr	r2, [pc, #252]	; (8004db4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbc:	0c9b      	lsrs	r3, r3, #18
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cc2:	e002      	b.n	8004cca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cca:	4b38      	ldr	r3, [pc, #224]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cd6:	d102      	bne.n	8004cde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f2      	bne.n	8004cc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cde:	4b33      	ldr	r3, [pc, #204]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cea:	d158      	bne.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e057      	b.n	8004da0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cf0:	4b2e      	ldr	r3, [pc, #184]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cf6:	4a2d      	ldr	r2, [pc, #180]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004d00:	e04d      	b.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d08:	d141      	bne.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d0a:	4b28      	ldr	r3, [pc, #160]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004d12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d16:	d131      	bne.n	8004d7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d18:	4b24      	ldr	r3, [pc, #144]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d1e:	4a23      	ldr	r2, [pc, #140]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d24:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d28:	4b20      	ldr	r3, [pc, #128]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d30:	4a1e      	ldr	r2, [pc, #120]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d38:	4b1d      	ldr	r3, [pc, #116]	; (8004db0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2232      	movs	r2, #50	; 0x32
 8004d3e:	fb02 f303 	mul.w	r3, r2, r3
 8004d42:	4a1c      	ldr	r2, [pc, #112]	; (8004db4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	0c9b      	lsrs	r3, r3, #18
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d4e:	e002      	b.n	8004d56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d56:	4b15      	ldr	r3, [pc, #84]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d62:	d102      	bne.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f2      	bne.n	8004d50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d6a:	4b10      	ldr	r3, [pc, #64]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d76:	d112      	bne.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e011      	b.n	8004da0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d82:	4a0a      	ldr	r2, [pc, #40]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004d8c:	e007      	b.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d8e:	4b07      	ldr	r3, [pc, #28]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d96:	4a05      	ldr	r2, [pc, #20]	; (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d9c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40007000 	.word	0x40007000
 8004db0:	20000150 	.word	0x20000150
 8004db4:	431bde83 	.word	0x431bde83

08004db8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e306      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d075      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dd6:	4b97      	ldr	r3, [pc, #604]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 030c 	and.w	r3, r3, #12
 8004dde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004de0:	4b94      	ldr	r3, [pc, #592]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0303 	and.w	r3, r3, #3
 8004de8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	2b0c      	cmp	r3, #12
 8004dee:	d102      	bne.n	8004df6 <HAL_RCC_OscConfig+0x3e>
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	2b03      	cmp	r3, #3
 8004df4:	d002      	beq.n	8004dfc <HAL_RCC_OscConfig+0x44>
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d10b      	bne.n	8004e14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dfc:	4b8d      	ldr	r3, [pc, #564]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d05b      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x108>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d157      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e2e1      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e1c:	d106      	bne.n	8004e2c <HAL_RCC_OscConfig+0x74>
 8004e1e:	4b85      	ldr	r3, [pc, #532]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a84      	ldr	r2, [pc, #528]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	e01d      	b.n	8004e68 <HAL_RCC_OscConfig+0xb0>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e34:	d10c      	bne.n	8004e50 <HAL_RCC_OscConfig+0x98>
 8004e36:	4b7f      	ldr	r3, [pc, #508]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a7e      	ldr	r2, [pc, #504]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e40:	6013      	str	r3, [r2, #0]
 8004e42:	4b7c      	ldr	r3, [pc, #496]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a7b      	ldr	r2, [pc, #492]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	e00b      	b.n	8004e68 <HAL_RCC_OscConfig+0xb0>
 8004e50:	4b78      	ldr	r3, [pc, #480]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a77      	ldr	r2, [pc, #476]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	4b75      	ldr	r3, [pc, #468]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a74      	ldr	r2, [pc, #464]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d013      	beq.n	8004e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e70:	f7fd fb52 	bl	8002518 <HAL_GetTick>
 8004e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e76:	e008      	b.n	8004e8a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e78:	f7fd fb4e 	bl	8002518 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	2b64      	cmp	r3, #100	; 0x64
 8004e84:	d901      	bls.n	8004e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e2a6      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e8a:	4b6a      	ldr	r3, [pc, #424]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d0f0      	beq.n	8004e78 <HAL_RCC_OscConfig+0xc0>
 8004e96:	e014      	b.n	8004ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e98:	f7fd fb3e 	bl	8002518 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea0:	f7fd fb3a 	bl	8002518 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b64      	cmp	r3, #100	; 0x64
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e292      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eb2:	4b60      	ldr	r3, [pc, #384]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f0      	bne.n	8004ea0 <HAL_RCC_OscConfig+0xe8>
 8004ebe:	e000      	b.n	8004ec2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d075      	beq.n	8004fba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ece:	4b59      	ldr	r3, [pc, #356]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 030c 	and.w	r3, r3, #12
 8004ed6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ed8:	4b56      	ldr	r3, [pc, #344]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f003 0303 	and.w	r3, r3, #3
 8004ee0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	2b0c      	cmp	r3, #12
 8004ee6:	d102      	bne.n	8004eee <HAL_RCC_OscConfig+0x136>
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d002      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x13c>
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	2b04      	cmp	r3, #4
 8004ef2:	d11f      	bne.n	8004f34 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ef4:	4b4f      	ldr	r3, [pc, #316]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_OscConfig+0x154>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e265      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f0c:	4b49      	ldr	r3, [pc, #292]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	061b      	lsls	r3, r3, #24
 8004f1a:	4946      	ldr	r1, [pc, #280]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f20:	4b45      	ldr	r3, [pc, #276]	; (8005038 <HAL_RCC_OscConfig+0x280>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f7fd f8e9 	bl	80020fc <HAL_InitTick>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d043      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e251      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d023      	beq.n	8004f84 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f3c:	4b3d      	ldr	r3, [pc, #244]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a3c      	ldr	r2, [pc, #240]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f48:	f7fd fae6 	bl	8002518 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f50:	f7fd fae2 	bl	8002518 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e23a      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f62:	4b34      	ldr	r3, [pc, #208]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f0      	beq.n	8004f50 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f6e:	4b31      	ldr	r3, [pc, #196]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	061b      	lsls	r3, r3, #24
 8004f7c:	492d      	ldr	r1, [pc, #180]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	604b      	str	r3, [r1, #4]
 8004f82:	e01a      	b.n	8004fba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f84:	4b2b      	ldr	r3, [pc, #172]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a2a      	ldr	r2, [pc, #168]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f90:	f7fd fac2 	bl	8002518 <HAL_GetTick>
 8004f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f98:	f7fd fabe 	bl	8002518 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e216      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004faa:	4b22      	ldr	r3, [pc, #136]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1f0      	bne.n	8004f98 <HAL_RCC_OscConfig+0x1e0>
 8004fb6:	e000      	b.n	8004fba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d041      	beq.n	800504a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d01c      	beq.n	8005008 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fce:	4b19      	ldr	r3, [pc, #100]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fd4:	4a17      	ldr	r2, [pc, #92]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004fd6:	f043 0301 	orr.w	r3, r3, #1
 8004fda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fde:	f7fd fa9b 	bl	8002518 <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fe4:	e008      	b.n	8004ff8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe6:	f7fd fa97 	bl	8002518 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d901      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e1ef      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ff8:	4b0e      	ldr	r3, [pc, #56]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0ef      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x22e>
 8005006:	e020      	b.n	800504a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005008:	4b0a      	ldr	r3, [pc, #40]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 800500a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800500e:	4a09      	ldr	r2, [pc, #36]	; (8005034 <HAL_RCC_OscConfig+0x27c>)
 8005010:	f023 0301 	bic.w	r3, r3, #1
 8005014:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005018:	f7fd fa7e 	bl	8002518 <HAL_GetTick>
 800501c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800501e:	e00d      	b.n	800503c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005020:	f7fd fa7a 	bl	8002518 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b02      	cmp	r3, #2
 800502c:	d906      	bls.n	800503c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e1d2      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
 8005032:	bf00      	nop
 8005034:	40021000 	.word	0x40021000
 8005038:	20000154 	.word	0x20000154
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800503c:	4b8c      	ldr	r3, [pc, #560]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800503e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005042:	f003 0302 	and.w	r3, r3, #2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d1ea      	bne.n	8005020 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0304 	and.w	r3, r3, #4
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 80a6 	beq.w	80051a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005058:	2300      	movs	r3, #0
 800505a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800505c:	4b84      	ldr	r3, [pc, #528]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_RCC_OscConfig+0x2b4>
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <HAL_RCC_OscConfig+0x2b6>
 800506c:	2300      	movs	r3, #0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00d      	beq.n	800508e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005072:	4b7f      	ldr	r3, [pc, #508]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005076:	4a7e      	ldr	r2, [pc, #504]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800507c:	6593      	str	r3, [r2, #88]	; 0x58
 800507e:	4b7c      	ldr	r3, [pc, #496]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800508a:	2301      	movs	r3, #1
 800508c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800508e:	4b79      	ldr	r3, [pc, #484]	; (8005274 <HAL_RCC_OscConfig+0x4bc>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005096:	2b00      	cmp	r3, #0
 8005098:	d118      	bne.n	80050cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800509a:	4b76      	ldr	r3, [pc, #472]	; (8005274 <HAL_RCC_OscConfig+0x4bc>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a75      	ldr	r2, [pc, #468]	; (8005274 <HAL_RCC_OscConfig+0x4bc>)
 80050a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a6:	f7fd fa37 	bl	8002518 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ae:	f7fd fa33 	bl	8002518 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e18b      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050c0:	4b6c      	ldr	r3, [pc, #432]	; (8005274 <HAL_RCC_OscConfig+0x4bc>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d108      	bne.n	80050e6 <HAL_RCC_OscConfig+0x32e>
 80050d4:	4b66      	ldr	r3, [pc, #408]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80050d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050da:	4a65      	ldr	r2, [pc, #404]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80050dc:	f043 0301 	orr.w	r3, r3, #1
 80050e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050e4:	e024      	b.n	8005130 <HAL_RCC_OscConfig+0x378>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	2b05      	cmp	r3, #5
 80050ec:	d110      	bne.n	8005110 <HAL_RCC_OscConfig+0x358>
 80050ee:	4b60      	ldr	r3, [pc, #384]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80050f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f4:	4a5e      	ldr	r2, [pc, #376]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80050f6:	f043 0304 	orr.w	r3, r3, #4
 80050fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050fe:	4b5c      	ldr	r3, [pc, #368]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005100:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005104:	4a5a      	ldr	r2, [pc, #360]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005106:	f043 0301 	orr.w	r3, r3, #1
 800510a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800510e:	e00f      	b.n	8005130 <HAL_RCC_OscConfig+0x378>
 8005110:	4b57      	ldr	r3, [pc, #348]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005116:	4a56      	ldr	r2, [pc, #344]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005120:	4b53      	ldr	r3, [pc, #332]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005126:	4a52      	ldr	r2, [pc, #328]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005128:	f023 0304 	bic.w	r3, r3, #4
 800512c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d016      	beq.n	8005166 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005138:	f7fd f9ee 	bl	8002518 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800513e:	e00a      	b.n	8005156 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005140:	f7fd f9ea 	bl	8002518 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f241 3288 	movw	r2, #5000	; 0x1388
 800514e:	4293      	cmp	r3, r2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e140      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005156:	4b46      	ldr	r3, [pc, #280]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0ed      	beq.n	8005140 <HAL_RCC_OscConfig+0x388>
 8005164:	e015      	b.n	8005192 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005166:	f7fd f9d7 	bl	8002518 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800516c:	e00a      	b.n	8005184 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800516e:	f7fd f9d3 	bl	8002518 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	f241 3288 	movw	r2, #5000	; 0x1388
 800517c:	4293      	cmp	r3, r2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e129      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005184:	4b3a      	ldr	r3, [pc, #232]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1ed      	bne.n	800516e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005192:	7ffb      	ldrb	r3, [r7, #31]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d105      	bne.n	80051a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005198:	4b35      	ldr	r3, [pc, #212]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800519a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800519c:	4a34      	ldr	r2, [pc, #208]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800519e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0320 	and.w	r3, r3, #32
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d03c      	beq.n	800522a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d01c      	beq.n	80051f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051b8:	4b2d      	ldr	r3, [pc, #180]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80051ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051be:	4a2c      	ldr	r2, [pc, #176]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80051c0:	f043 0301 	orr.w	r3, r3, #1
 80051c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051c8:	f7fd f9a6 	bl	8002518 <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051d0:	f7fd f9a2 	bl	8002518 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e0fa      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051e2:	4b23      	ldr	r3, [pc, #140]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80051e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0ef      	beq.n	80051d0 <HAL_RCC_OscConfig+0x418>
 80051f0:	e01b      	b.n	800522a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051f2:	4b1f      	ldr	r3, [pc, #124]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80051f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051f8:	4a1d      	ldr	r2, [pc, #116]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005202:	f7fd f989 	bl	8002518 <HAL_GetTick>
 8005206:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005208:	e008      	b.n	800521c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800520a:	f7fd f985 	bl	8002518 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e0dd      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800521c:	4b14      	ldr	r3, [pc, #80]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800521e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1ef      	bne.n	800520a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 80d1 	beq.w	80053d6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005234:	4b0e      	ldr	r3, [pc, #56]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f003 030c 	and.w	r3, r3, #12
 800523c:	2b0c      	cmp	r3, #12
 800523e:	f000 808b 	beq.w	8005358 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	2b02      	cmp	r3, #2
 8005248:	d15e      	bne.n	8005308 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800524a:	4b09      	ldr	r3, [pc, #36]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a08      	ldr	r2, [pc, #32]	; (8005270 <HAL_RCC_OscConfig+0x4b8>)
 8005250:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005256:	f7fd f95f 	bl	8002518 <HAL_GetTick>
 800525a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800525c:	e00c      	b.n	8005278 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800525e:	f7fd f95b 	bl	8002518 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d905      	bls.n	8005278 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e0b3      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
 8005270:	40021000 	.word	0x40021000
 8005274:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005278:	4b59      	ldr	r3, [pc, #356]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1ec      	bne.n	800525e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005284:	4b56      	ldr	r3, [pc, #344]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 8005286:	68da      	ldr	r2, [r3, #12]
 8005288:	4b56      	ldr	r3, [pc, #344]	; (80053e4 <HAL_RCC_OscConfig+0x62c>)
 800528a:	4013      	ands	r3, r2
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6a11      	ldr	r1, [r2, #32]
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005294:	3a01      	subs	r2, #1
 8005296:	0112      	lsls	r2, r2, #4
 8005298:	4311      	orrs	r1, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800529e:	0212      	lsls	r2, r2, #8
 80052a0:	4311      	orrs	r1, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052a6:	0852      	lsrs	r2, r2, #1
 80052a8:	3a01      	subs	r2, #1
 80052aa:	0552      	lsls	r2, r2, #21
 80052ac:	4311      	orrs	r1, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052b2:	0852      	lsrs	r2, r2, #1
 80052b4:	3a01      	subs	r2, #1
 80052b6:	0652      	lsls	r2, r2, #25
 80052b8:	4311      	orrs	r1, r2
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80052be:	06d2      	lsls	r2, r2, #27
 80052c0:	430a      	orrs	r2, r1
 80052c2:	4947      	ldr	r1, [pc, #284]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052c8:	4b45      	ldr	r3, [pc, #276]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a44      	ldr	r2, [pc, #272]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052d4:	4b42      	ldr	r3, [pc, #264]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	4a41      	ldr	r2, [pc, #260]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fd f91a 	bl	8002518 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052e6:	e008      	b.n	80052fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e8:	f7fd f916 	bl	8002518 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e06e      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fa:	4b39      	ldr	r3, [pc, #228]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0f0      	beq.n	80052e8 <HAL_RCC_OscConfig+0x530>
 8005306:	e066      	b.n	80053d6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005308:	4b35      	ldr	r3, [pc, #212]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a34      	ldr	r2, [pc, #208]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 800530e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005312:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005314:	4b32      	ldr	r3, [pc, #200]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	4a31      	ldr	r2, [pc, #196]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005320:	4b2f      	ldr	r3, [pc, #188]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	4a2e      	ldr	r2, [pc, #184]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 8005326:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800532a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800532e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005330:	f7fd f8f2 	bl	8002518 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005338:	f7fd f8ee 	bl	8002518 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e046      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800534a:	4b25      	ldr	r3, [pc, #148]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f0      	bne.n	8005338 <HAL_RCC_OscConfig+0x580>
 8005356:	e03e      	b.n	80053d6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d101      	bne.n	8005364 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e039      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005364:	4b1e      	ldr	r3, [pc, #120]	; (80053e0 <HAL_RCC_OscConfig+0x628>)
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f003 0203 	and.w	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	429a      	cmp	r2, r3
 8005376:	d12c      	bne.n	80053d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	3b01      	subs	r3, #1
 8005384:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005386:	429a      	cmp	r2, r3
 8005388:	d123      	bne.n	80053d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005394:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005396:	429a      	cmp	r2, r3
 8005398:	d11b      	bne.n	80053d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d113      	bne.n	80053d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	085b      	lsrs	r3, r3, #1
 80053b6:	3b01      	subs	r3, #1
 80053b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d109      	bne.n	80053d2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	3b01      	subs	r3, #1
 80053cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d001      	beq.n	80053d6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3720      	adds	r7, #32
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40021000 	.word	0x40021000
 80053e4:	019f800c 	.word	0x019f800c

080053e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053f2:	2300      	movs	r3, #0
 80053f4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e11e      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005400:	4b91      	ldr	r3, [pc, #580]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	683a      	ldr	r2, [r7, #0]
 800540a:	429a      	cmp	r2, r3
 800540c:	d910      	bls.n	8005430 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800540e:	4b8e      	ldr	r3, [pc, #568]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f023 020f 	bic.w	r2, r3, #15
 8005416:	498c      	ldr	r1, [pc, #560]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	4313      	orrs	r3, r2
 800541c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800541e:	4b8a      	ldr	r3, [pc, #552]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d001      	beq.n	8005430 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e106      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b00      	cmp	r3, #0
 800543a:	d073      	beq.n	8005524 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	2b03      	cmp	r3, #3
 8005442:	d129      	bne.n	8005498 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005444:	4b81      	ldr	r3, [pc, #516]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d101      	bne.n	8005454 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e0f4      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005454:	f000 f9d0 	bl	80057f8 <RCC_GetSysClockFreqFromPLLSource>
 8005458:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	4a7c      	ldr	r2, [pc, #496]	; (8005650 <HAL_RCC_ClockConfig+0x268>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d93f      	bls.n	80054e2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005462:	4b7a      	ldr	r3, [pc, #488]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d009      	beq.n	8005482 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005476:	2b00      	cmp	r3, #0
 8005478:	d033      	beq.n	80054e2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800547e:	2b00      	cmp	r3, #0
 8005480:	d12f      	bne.n	80054e2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005482:	4b72      	ldr	r3, [pc, #456]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800548a:	4a70      	ldr	r2, [pc, #448]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 800548c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005490:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005492:	2380      	movs	r3, #128	; 0x80
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	e024      	b.n	80054e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	2b02      	cmp	r3, #2
 800549e:	d107      	bne.n	80054b0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054a0:	4b6a      	ldr	r3, [pc, #424]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d109      	bne.n	80054c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e0c6      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054b0:	4b66      	ldr	r3, [pc, #408]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e0be      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80054c0:	f000 f8ce 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 80054c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	4a61      	ldr	r2, [pc, #388]	; (8005650 <HAL_RCC_ClockConfig+0x268>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d909      	bls.n	80054e2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80054ce:	4b5f      	ldr	r3, [pc, #380]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054d6:	4a5d      	ldr	r2, [pc, #372]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054e2:	4b5a      	ldr	r3, [pc, #360]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f023 0203 	bic.w	r2, r3, #3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	4957      	ldr	r1, [pc, #348]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f4:	f7fd f810 	bl	8002518 <HAL_GetTick>
 80054f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054fa:	e00a      	b.n	8005512 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054fc:	f7fd f80c 	bl	8002518 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	f241 3288 	movw	r2, #5000	; 0x1388
 800550a:	4293      	cmp	r3, r2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e095      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005512:	4b4e      	ldr	r3, [pc, #312]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f003 020c 	and.w	r2, r3, #12
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	429a      	cmp	r2, r3
 8005522:	d1eb      	bne.n	80054fc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d023      	beq.n	8005578 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0304 	and.w	r3, r3, #4
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800553c:	4b43      	ldr	r3, [pc, #268]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4a42      	ldr	r2, [pc, #264]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005542:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005546:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0308 	and.w	r3, r3, #8
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005554:	4b3d      	ldr	r3, [pc, #244]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800555c:	4a3b      	ldr	r2, [pc, #236]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 800555e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005562:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005564:	4b39      	ldr	r3, [pc, #228]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	4936      	ldr	r1, [pc, #216]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005572:	4313      	orrs	r3, r2
 8005574:	608b      	str	r3, [r1, #8]
 8005576:	e008      	b.n	800558a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b80      	cmp	r3, #128	; 0x80
 800557c:	d105      	bne.n	800558a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800557e:	4b33      	ldr	r3, [pc, #204]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	4a32      	ldr	r2, [pc, #200]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005584:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005588:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800558a:	4b2f      	ldr	r3, [pc, #188]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d21d      	bcs.n	80055d4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005598:	4b2b      	ldr	r3, [pc, #172]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f023 020f 	bic.w	r2, r3, #15
 80055a0:	4929      	ldr	r1, [pc, #164]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80055a8:	f7fc ffb6 	bl	8002518 <HAL_GetTick>
 80055ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b0:	f7fc ffb2 	bl	8002518 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e03b      	b.n	800563e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055c6:	4b20      	ldr	r3, [pc, #128]	; (8005648 <HAL_RCC_ClockConfig+0x260>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d1ed      	bne.n	80055b0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d008      	beq.n	80055f2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055e0:	4b1a      	ldr	r3, [pc, #104]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	4917      	ldr	r1, [pc, #92]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0308 	and.w	r3, r3, #8
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d009      	beq.n	8005612 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055fe:	4b13      	ldr	r3, [pc, #76]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	490f      	ldr	r1, [pc, #60]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 800560e:	4313      	orrs	r3, r2
 8005610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005612:	f000 f825 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8005616:	4602      	mov	r2, r0
 8005618:	4b0c      	ldr	r3, [pc, #48]	; (800564c <HAL_RCC_ClockConfig+0x264>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	091b      	lsrs	r3, r3, #4
 800561e:	f003 030f 	and.w	r3, r3, #15
 8005622:	490c      	ldr	r1, [pc, #48]	; (8005654 <HAL_RCC_ClockConfig+0x26c>)
 8005624:	5ccb      	ldrb	r3, [r1, r3]
 8005626:	f003 031f 	and.w	r3, r3, #31
 800562a:	fa22 f303 	lsr.w	r3, r2, r3
 800562e:	4a0a      	ldr	r2, [pc, #40]	; (8005658 <HAL_RCC_ClockConfig+0x270>)
 8005630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005632:	4b0a      	ldr	r3, [pc, #40]	; (800565c <HAL_RCC_ClockConfig+0x274>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f7fc fd60 	bl	80020fc <HAL_InitTick>
 800563c:	4603      	mov	r3, r0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3718      	adds	r7, #24
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40022000 	.word	0x40022000
 800564c:	40021000 	.word	0x40021000
 8005650:	04c4b400 	.word	0x04c4b400
 8005654:	0800cda8 	.word	0x0800cda8
 8005658:	20000150 	.word	0x20000150
 800565c:	20000154 	.word	0x20000154

08005660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005660:	b480      	push	{r7}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005666:	4b2c      	ldr	r3, [pc, #176]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f003 030c 	and.w	r3, r3, #12
 800566e:	2b04      	cmp	r3, #4
 8005670:	d102      	bne.n	8005678 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005672:	4b2a      	ldr	r3, [pc, #168]	; (800571c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	e047      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005678:	4b27      	ldr	r3, [pc, #156]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 030c 	and.w	r3, r3, #12
 8005680:	2b08      	cmp	r3, #8
 8005682:	d102      	bne.n	800568a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005684:	4b26      	ldr	r3, [pc, #152]	; (8005720 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005686:	613b      	str	r3, [r7, #16]
 8005688:	e03e      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800568a:	4b23      	ldr	r3, [pc, #140]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 030c 	and.w	r3, r3, #12
 8005692:	2b0c      	cmp	r3, #12
 8005694:	d136      	bne.n	8005704 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005696:	4b20      	ldr	r3, [pc, #128]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056a0:	4b1d      	ldr	r3, [pc, #116]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	091b      	lsrs	r3, r3, #4
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	3301      	adds	r3, #1
 80056ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2b03      	cmp	r3, #3
 80056b2:	d10c      	bne.n	80056ce <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056b4:	4a1a      	ldr	r2, [pc, #104]	; (8005720 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056bc:	4a16      	ldr	r2, [pc, #88]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056be:	68d2      	ldr	r2, [r2, #12]
 80056c0:	0a12      	lsrs	r2, r2, #8
 80056c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80056c6:	fb02 f303 	mul.w	r3, r2, r3
 80056ca:	617b      	str	r3, [r7, #20]
      break;
 80056cc:	e00c      	b.n	80056e8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056ce:	4a13      	ldr	r2, [pc, #76]	; (800571c <HAL_RCC_GetSysClockFreq+0xbc>)
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d6:	4a10      	ldr	r2, [pc, #64]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056d8:	68d2      	ldr	r2, [r2, #12]
 80056da:	0a12      	lsrs	r2, r2, #8
 80056dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80056e0:	fb02 f303 	mul.w	r3, r2, r3
 80056e4:	617b      	str	r3, [r7, #20]
      break;
 80056e6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056e8:	4b0b      	ldr	r3, [pc, #44]	; (8005718 <HAL_RCC_GetSysClockFreq+0xb8>)
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	0e5b      	lsrs	r3, r3, #25
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	3301      	adds	r3, #1
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005700:	613b      	str	r3, [r7, #16]
 8005702:	e001      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005708:	693b      	ldr	r3, [r7, #16]
}
 800570a:	4618      	mov	r0, r3
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	40021000 	.word	0x40021000
 800571c:	00f42400 	.word	0x00f42400
 8005720:	016e3600 	.word	0x016e3600

08005724 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005728:	4b03      	ldr	r3, [pc, #12]	; (8005738 <HAL_RCC_GetHCLKFreq+0x14>)
 800572a:	681b      	ldr	r3, [r3, #0]
}
 800572c:	4618      	mov	r0, r3
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	20000150 	.word	0x20000150

0800573c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005740:	f7ff fff0 	bl	8005724 <HAL_RCC_GetHCLKFreq>
 8005744:	4602      	mov	r2, r0
 8005746:	4b06      	ldr	r3, [pc, #24]	; (8005760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	0a1b      	lsrs	r3, r3, #8
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	4904      	ldr	r1, [pc, #16]	; (8005764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005752:	5ccb      	ldrb	r3, [r1, r3]
 8005754:	f003 031f 	and.w	r3, r3, #31
 8005758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800575c:	4618      	mov	r0, r3
 800575e:	bd80      	pop	{r7, pc}
 8005760:	40021000 	.word	0x40021000
 8005764:	0800cdb8 	.word	0x0800cdb8

08005768 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800576c:	f7ff ffda 	bl	8005724 <HAL_RCC_GetHCLKFreq>
 8005770:	4602      	mov	r2, r0
 8005772:	4b06      	ldr	r3, [pc, #24]	; (800578c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	0adb      	lsrs	r3, r3, #11
 8005778:	f003 0307 	and.w	r3, r3, #7
 800577c:	4904      	ldr	r1, [pc, #16]	; (8005790 <HAL_RCC_GetPCLK2Freq+0x28>)
 800577e:	5ccb      	ldrb	r3, [r1, r3]
 8005780:	f003 031f 	and.w	r3, r3, #31
 8005784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005788:	4618      	mov	r0, r3
 800578a:	bd80      	pop	{r7, pc}
 800578c:	40021000 	.word	0x40021000
 8005790:	0800cdb8 	.word	0x0800cdb8

08005794 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	220f      	movs	r2, #15
 80057a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80057a4:	4b12      	ldr	r3, [pc, #72]	; (80057f0 <HAL_RCC_GetClockConfig+0x5c>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f003 0203 	and.w	r2, r3, #3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80057b0:	4b0f      	ldr	r3, [pc, #60]	; (80057f0 <HAL_RCC_GetClockConfig+0x5c>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80057bc:	4b0c      	ldr	r3, [pc, #48]	; (80057f0 <HAL_RCC_GetClockConfig+0x5c>)
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80057c8:	4b09      	ldr	r3, [pc, #36]	; (80057f0 <HAL_RCC_GetClockConfig+0x5c>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	08db      	lsrs	r3, r3, #3
 80057ce:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80057d6:	4b07      	ldr	r3, [pc, #28]	; (80057f4 <HAL_RCC_GetClockConfig+0x60>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 020f 	and.w	r2, r3, #15
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	601a      	str	r2, [r3, #0]
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop
 80057f0:	40021000 	.word	0x40021000
 80057f4:	40022000 	.word	0x40022000

080057f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057fe:	4b1e      	ldr	r3, [pc, #120]	; (8005878 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005808:	4b1b      	ldr	r3, [pc, #108]	; (8005878 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	091b      	lsrs	r3, r3, #4
 800580e:	f003 030f 	and.w	r3, r3, #15
 8005812:	3301      	adds	r3, #1
 8005814:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	2b03      	cmp	r3, #3
 800581a:	d10c      	bne.n	8005836 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800581c:	4a17      	ldr	r2, [pc, #92]	; (800587c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	fbb2 f3f3 	udiv	r3, r2, r3
 8005824:	4a14      	ldr	r2, [pc, #80]	; (8005878 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005826:	68d2      	ldr	r2, [r2, #12]
 8005828:	0a12      	lsrs	r2, r2, #8
 800582a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800582e:	fb02 f303 	mul.w	r3, r2, r3
 8005832:	617b      	str	r3, [r7, #20]
    break;
 8005834:	e00c      	b.n	8005850 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005836:	4a12      	ldr	r2, [pc, #72]	; (8005880 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	fbb2 f3f3 	udiv	r3, r2, r3
 800583e:	4a0e      	ldr	r2, [pc, #56]	; (8005878 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005840:	68d2      	ldr	r2, [r2, #12]
 8005842:	0a12      	lsrs	r2, r2, #8
 8005844:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005848:	fb02 f303 	mul.w	r3, r2, r3
 800584c:	617b      	str	r3, [r7, #20]
    break;
 800584e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005850:	4b09      	ldr	r3, [pc, #36]	; (8005878 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	0e5b      	lsrs	r3, r3, #25
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	3301      	adds	r3, #1
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	fbb2 f3f3 	udiv	r3, r2, r3
 8005868:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800586a:	687b      	ldr	r3, [r7, #4]
}
 800586c:	4618      	mov	r0, r3
 800586e:	371c      	adds	r7, #28
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr
 8005878:	40021000 	.word	0x40021000
 800587c:	016e3600 	.word	0x016e3600
 8005880:	00f42400 	.word	0x00f42400

08005884 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b086      	sub	sp, #24
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800588c:	2300      	movs	r3, #0
 800588e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005890:	2300      	movs	r3, #0
 8005892:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 8098 	beq.w	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058a2:	2300      	movs	r3, #0
 80058a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058a6:	4b43      	ldr	r3, [pc, #268]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10d      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b2:	4b40      	ldr	r3, [pc, #256]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058b6:	4a3f      	ldr	r2, [pc, #252]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058bc:	6593      	str	r3, [r2, #88]	; 0x58
 80058be:	4b3d      	ldr	r3, [pc, #244]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058c6:	60bb      	str	r3, [r7, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ca:	2301      	movs	r3, #1
 80058cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058ce:	4b3a      	ldr	r3, [pc, #232]	; (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a39      	ldr	r2, [pc, #228]	; (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058da:	f7fc fe1d 	bl	8002518 <HAL_GetTick>
 80058de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058e0:	e009      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058e2:	f7fc fe19 	bl	8002518 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d902      	bls.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	74fb      	strb	r3, [r7, #19]
        break;
 80058f4:	e005      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058f6:	4b30      	ldr	r3, [pc, #192]	; (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0ef      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005902:	7cfb      	ldrb	r3, [r7, #19]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d159      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005908:	4b2a      	ldr	r3, [pc, #168]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800590a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800590e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005912:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01e      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	429a      	cmp	r2, r3
 8005922:	d019      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005924:	4b23      	ldr	r3, [pc, #140]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800592a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800592e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005930:	4b20      	ldr	r3, [pc, #128]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005936:	4a1f      	ldr	r2, [pc, #124]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800593c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005940:	4b1c      	ldr	r3, [pc, #112]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005946:	4a1b      	ldr	r2, [pc, #108]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800594c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005950:	4a18      	ldr	r2, [pc, #96]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d016      	beq.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005962:	f7fc fdd9 	bl	8002518 <HAL_GetTick>
 8005966:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005968:	e00b      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800596a:	f7fc fdd5 	bl	8002518 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	f241 3288 	movw	r2, #5000	; 0x1388
 8005978:	4293      	cmp	r3, r2
 800597a:	d902      	bls.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	74fb      	strb	r3, [r7, #19]
            break;
 8005980:	e006      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005982:	4b0c      	ldr	r3, [pc, #48]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0ec      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005990:	7cfb      	ldrb	r3, [r7, #19]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10b      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005996:	4b07      	ldr	r3, [pc, #28]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	4903      	ldr	r1, [pc, #12]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80059ac:	e008      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059ae:	7cfb      	ldrb	r3, [r7, #19]
 80059b0:	74bb      	strb	r3, [r7, #18]
 80059b2:	e005      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80059b4:	40021000 	.word	0x40021000
 80059b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059bc:	7cfb      	ldrb	r3, [r7, #19]
 80059be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059c0:	7c7b      	ldrb	r3, [r7, #17]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d105      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c6:	4ba6      	ldr	r3, [pc, #664]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ca:	4aa5      	ldr	r2, [pc, #660]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059de:	4ba0      	ldr	r3, [pc, #640]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e4:	f023 0203 	bic.w	r2, r3, #3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	499c      	ldr	r1, [pc, #624]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00a      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a00:	4b97      	ldr	r3, [pc, #604]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a06:	f023 020c 	bic.w	r2, r3, #12
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	4994      	ldr	r1, [pc, #592]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0304 	and.w	r3, r3, #4
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a22:	4b8f      	ldr	r3, [pc, #572]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a28:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	498b      	ldr	r1, [pc, #556]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a44:	4b86      	ldr	r3, [pc, #536]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	4983      	ldr	r1, [pc, #524]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0320 	and.w	r3, r3, #32
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a66:	4b7e      	ldr	r3, [pc, #504]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	497a      	ldr	r1, [pc, #488]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00a      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a88:	4b75      	ldr	r3, [pc, #468]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	4972      	ldr	r1, [pc, #456]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005aaa:	4b6d      	ldr	r3, [pc, #436]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	4969      	ldr	r1, [pc, #420]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00a      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005acc:	4b64      	ldr	r3, [pc, #400]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	4961      	ldr	r1, [pc, #388]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005aee:	4b5c      	ldr	r3, [pc, #368]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afc:	4958      	ldr	r1, [pc, #352]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d015      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b10:	4b53      	ldr	r3, [pc, #332]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	4950      	ldr	r1, [pc, #320]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b2e:	d105      	bne.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b30:	4b4b      	ldr	r3, [pc, #300]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	4a4a      	ldr	r2, [pc, #296]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b3a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d015      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005b48:	4b45      	ldr	r3, [pc, #276]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b4e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b56:	4942      	ldr	r1, [pc, #264]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b66:	d105      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b68:	4b3d      	ldr	r3, [pc, #244]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	4a3c      	ldr	r2, [pc, #240]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b72:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d015      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005b80:	4b37      	ldr	r3, [pc, #220]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b86:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8e:	4934      	ldr	r1, [pc, #208]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b9e:	d105      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ba0:	4b2f      	ldr	r3, [pc, #188]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	4a2e      	ldr	r2, [pc, #184]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005baa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d015      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bb8:	4b29      	ldr	r3, [pc, #164]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc6:	4926      	ldr	r1, [pc, #152]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bd6:	d105      	bne.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bd8:	4b21      	ldr	r3, [pc, #132]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	4a20      	ldr	r2, [pc, #128]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005be2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d015      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bf0:	4b1b      	ldr	r3, [pc, #108]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bf6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfe:	4918      	ldr	r1, [pc, #96]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c0e:	d105      	bne.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c10:	4b13      	ldr	r3, [pc, #76]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	4a12      	ldr	r2, [pc, #72]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c1a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d015      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c28:	4b0d      	ldr	r3, [pc, #52]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c2e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c36:	490a      	ldr	r1, [pc, #40]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c46:	d105      	bne.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005c48:	4b05      	ldr	r3, [pc, #20]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	4a04      	ldr	r2, [pc, #16]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c52:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005c54:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	40021000 	.word	0x40021000

08005c64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e049      	b.n	8005d0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d106      	bne.n	8005c90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fc f91a 	bl	8001ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	3304      	adds	r3, #4
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	f000 fffa 	bl	8006c9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
	...

08005d14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d001      	beq.n	8005d2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e042      	b.n	8005db2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a21      	ldr	r2, [pc, #132]	; (8005dc0 <HAL_TIM_Base_Start+0xac>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d018      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d46:	d013      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a1d      	ldr	r2, [pc, #116]	; (8005dc4 <HAL_TIM_Base_Start+0xb0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00e      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a1c      	ldr	r2, [pc, #112]	; (8005dc8 <HAL_TIM_Base_Start+0xb4>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d009      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1a      	ldr	r2, [pc, #104]	; (8005dcc <HAL_TIM_Base_Start+0xb8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_TIM_Base_Start+0x5c>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a19      	ldr	r2, [pc, #100]	; (8005dd0 <HAL_TIM_Base_Start+0xbc>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d115      	bne.n	8005d9c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	4b17      	ldr	r3, [pc, #92]	; (8005dd4 <HAL_TIM_Base_Start+0xc0>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b06      	cmp	r3, #6
 8005d80:	d015      	beq.n	8005dae <HAL_TIM_Base_Start+0x9a>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d88:	d011      	beq.n	8005dae <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f042 0201 	orr.w	r2, r2, #1
 8005d98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d9a:	e008      	b.n	8005dae <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	e000      	b.n	8005db0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3714      	adds	r7, #20
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40000400 	.word	0x40000400
 8005dc8:	40000800 	.word	0x40000800
 8005dcc:	40013400 	.word	0x40013400
 8005dd0:	40014000 	.word	0x40014000
 8005dd4:	00010007 	.word	0x00010007

08005dd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d001      	beq.n	8005df0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e04a      	b.n	8005e86 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2202      	movs	r2, #2
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a21      	ldr	r2, [pc, #132]	; (8005e94 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d018      	beq.n	8005e44 <HAL_TIM_Base_Start_IT+0x6c>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e1a:	d013      	beq.n	8005e44 <HAL_TIM_Base_Start_IT+0x6c>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a1d      	ldr	r2, [pc, #116]	; (8005e98 <HAL_TIM_Base_Start_IT+0xc0>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00e      	beq.n	8005e44 <HAL_TIM_Base_Start_IT+0x6c>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a1c      	ldr	r2, [pc, #112]	; (8005e9c <HAL_TIM_Base_Start_IT+0xc4>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d009      	beq.n	8005e44 <HAL_TIM_Base_Start_IT+0x6c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a1a      	ldr	r2, [pc, #104]	; (8005ea0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d004      	beq.n	8005e44 <HAL_TIM_Base_Start_IT+0x6c>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a19      	ldr	r2, [pc, #100]	; (8005ea4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d115      	bne.n	8005e70 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	4b17      	ldr	r3, [pc, #92]	; (8005ea8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2b06      	cmp	r3, #6
 8005e54:	d015      	beq.n	8005e82 <HAL_TIM_Base_Start_IT+0xaa>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e5c:	d011      	beq.n	8005e82 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6e:	e008      	b.n	8005e82 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0201 	orr.w	r2, r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	e000      	b.n	8005e84 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	40012c00 	.word	0x40012c00
 8005e98:	40000400 	.word	0x40000400
 8005e9c:	40000800 	.word	0x40000800
 8005ea0:	40013400 	.word	0x40013400
 8005ea4:	40014000 	.word	0x40014000
 8005ea8:	00010007 	.word	0x00010007

08005eac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e049      	b.n	8005f52 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d106      	bne.n	8005ed8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7fb ffd6 	bl	8001e84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	4619      	mov	r1, r3
 8005eea:	4610      	mov	r0, r2
 8005eec:	f000 fed6 	bl	8006c9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
	...

08005f5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d109      	bne.n	8005f80 <HAL_TIM_PWM_Start+0x24>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	bf14      	ite	ne
 8005f78:	2301      	movne	r3, #1
 8005f7a:	2300      	moveq	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	e03c      	b.n	8005ffa <HAL_TIM_PWM_Start+0x9e>
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d109      	bne.n	8005f9a <HAL_TIM_PWM_Start+0x3e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	bf14      	ite	ne
 8005f92:	2301      	movne	r3, #1
 8005f94:	2300      	moveq	r3, #0
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	e02f      	b.n	8005ffa <HAL_TIM_PWM_Start+0x9e>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b08      	cmp	r3, #8
 8005f9e:	d109      	bne.n	8005fb4 <HAL_TIM_PWM_Start+0x58>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	bf14      	ite	ne
 8005fac:	2301      	movne	r3, #1
 8005fae:	2300      	moveq	r3, #0
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	e022      	b.n	8005ffa <HAL_TIM_PWM_Start+0x9e>
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	2b0c      	cmp	r3, #12
 8005fb8:	d109      	bne.n	8005fce <HAL_TIM_PWM_Start+0x72>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	bf14      	ite	ne
 8005fc6:	2301      	movne	r3, #1
 8005fc8:	2300      	moveq	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	e015      	b.n	8005ffa <HAL_TIM_PWM_Start+0x9e>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b10      	cmp	r3, #16
 8005fd2:	d109      	bne.n	8005fe8 <HAL_TIM_PWM_Start+0x8c>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	bf14      	ite	ne
 8005fe0:	2301      	movne	r3, #1
 8005fe2:	2300      	moveq	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	e008      	b.n	8005ffa <HAL_TIM_PWM_Start+0x9e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	bf14      	ite	ne
 8005ff4:	2301      	movne	r3, #1
 8005ff6:	2300      	moveq	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e097      	b.n	8006132 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d104      	bne.n	8006012 <HAL_TIM_PWM_Start+0xb6>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006010:	e023      	b.n	800605a <HAL_TIM_PWM_Start+0xfe>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b04      	cmp	r3, #4
 8006016:	d104      	bne.n	8006022 <HAL_TIM_PWM_Start+0xc6>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006020:	e01b      	b.n	800605a <HAL_TIM_PWM_Start+0xfe>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b08      	cmp	r3, #8
 8006026:	d104      	bne.n	8006032 <HAL_TIM_PWM_Start+0xd6>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006030:	e013      	b.n	800605a <HAL_TIM_PWM_Start+0xfe>
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	2b0c      	cmp	r3, #12
 8006036:	d104      	bne.n	8006042 <HAL_TIM_PWM_Start+0xe6>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006040:	e00b      	b.n	800605a <HAL_TIM_PWM_Start+0xfe>
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2b10      	cmp	r3, #16
 8006046:	d104      	bne.n	8006052 <HAL_TIM_PWM_Start+0xf6>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006050:	e003      	b.n	800605a <HAL_TIM_PWM_Start+0xfe>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2202      	movs	r2, #2
 8006056:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2201      	movs	r2, #1
 8006060:	6839      	ldr	r1, [r7, #0]
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fa3c 	bl	80074e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a33      	ldr	r2, [pc, #204]	; (800613c <HAL_TIM_PWM_Start+0x1e0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d013      	beq.n	800609a <HAL_TIM_PWM_Start+0x13e>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a32      	ldr	r2, [pc, #200]	; (8006140 <HAL_TIM_PWM_Start+0x1e4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00e      	beq.n	800609a <HAL_TIM_PWM_Start+0x13e>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a30      	ldr	r2, [pc, #192]	; (8006144 <HAL_TIM_PWM_Start+0x1e8>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d009      	beq.n	800609a <HAL_TIM_PWM_Start+0x13e>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a2f      	ldr	r2, [pc, #188]	; (8006148 <HAL_TIM_PWM_Start+0x1ec>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d004      	beq.n	800609a <HAL_TIM_PWM_Start+0x13e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a2d      	ldr	r2, [pc, #180]	; (800614c <HAL_TIM_PWM_Start+0x1f0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d101      	bne.n	800609e <HAL_TIM_PWM_Start+0x142>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <HAL_TIM_PWM_Start+0x144>
 800609e:	2300      	movs	r3, #0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d007      	beq.n	80060b4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060b2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a20      	ldr	r2, [pc, #128]	; (800613c <HAL_TIM_PWM_Start+0x1e0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d018      	beq.n	80060f0 <HAL_TIM_PWM_Start+0x194>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c6:	d013      	beq.n	80060f0 <HAL_TIM_PWM_Start+0x194>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a20      	ldr	r2, [pc, #128]	; (8006150 <HAL_TIM_PWM_Start+0x1f4>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d00e      	beq.n	80060f0 <HAL_TIM_PWM_Start+0x194>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a1f      	ldr	r2, [pc, #124]	; (8006154 <HAL_TIM_PWM_Start+0x1f8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d009      	beq.n	80060f0 <HAL_TIM_PWM_Start+0x194>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a17      	ldr	r2, [pc, #92]	; (8006140 <HAL_TIM_PWM_Start+0x1e4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d004      	beq.n	80060f0 <HAL_TIM_PWM_Start+0x194>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a16      	ldr	r2, [pc, #88]	; (8006144 <HAL_TIM_PWM_Start+0x1e8>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d115      	bne.n	800611c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	4b18      	ldr	r3, [pc, #96]	; (8006158 <HAL_TIM_PWM_Start+0x1fc>)
 80060f8:	4013      	ands	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2b06      	cmp	r3, #6
 8006100:	d015      	beq.n	800612e <HAL_TIM_PWM_Start+0x1d2>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006108:	d011      	beq.n	800612e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f042 0201 	orr.w	r2, r2, #1
 8006118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800611a:	e008      	b.n	800612e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0201 	orr.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	e000      	b.n	8006130 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800612e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3710      	adds	r7, #16
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	40012c00 	.word	0x40012c00
 8006140:	40013400 	.word	0x40013400
 8006144:	40014000 	.word	0x40014000
 8006148:	40014400 	.word	0x40014400
 800614c:	40014800 	.word	0x40014800
 8006150:	40000400 	.word	0x40000400
 8006154:	40000800 	.word	0x40000800
 8006158:	00010007 	.word	0x00010007

0800615c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2200      	movs	r2, #0
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f001 f9b6 	bl	80074e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a3e      	ldr	r2, [pc, #248]	; (8006274 <HAL_TIM_PWM_Stop+0x118>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d013      	beq.n	80061a6 <HAL_TIM_PWM_Stop+0x4a>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a3d      	ldr	r2, [pc, #244]	; (8006278 <HAL_TIM_PWM_Stop+0x11c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d00e      	beq.n	80061a6 <HAL_TIM_PWM_Stop+0x4a>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a3b      	ldr	r2, [pc, #236]	; (800627c <HAL_TIM_PWM_Stop+0x120>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d009      	beq.n	80061a6 <HAL_TIM_PWM_Stop+0x4a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a3a      	ldr	r2, [pc, #232]	; (8006280 <HAL_TIM_PWM_Stop+0x124>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d004      	beq.n	80061a6 <HAL_TIM_PWM_Stop+0x4a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a38      	ldr	r2, [pc, #224]	; (8006284 <HAL_TIM_PWM_Stop+0x128>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d101      	bne.n	80061aa <HAL_TIM_PWM_Stop+0x4e>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <HAL_TIM_PWM_Stop+0x50>
 80061aa:	2300      	movs	r3, #0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d017      	beq.n	80061e0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	6a1a      	ldr	r2, [r3, #32]
 80061b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d10f      	bne.n	80061e0 <HAL_TIM_PWM_Stop+0x84>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6a1a      	ldr	r2, [r3, #32]
 80061c6:	f244 4344 	movw	r3, #17476	; 0x4444
 80061ca:	4013      	ands	r3, r2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d107      	bne.n	80061e0 <HAL_TIM_PWM_Stop+0x84>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6a1a      	ldr	r2, [r3, #32]
 80061e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10f      	bne.n	8006210 <HAL_TIM_PWM_Stop+0xb4>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6a1a      	ldr	r2, [r3, #32]
 80061f6:	f244 4344 	movw	r3, #17476	; 0x4444
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d107      	bne.n	8006210 <HAL_TIM_PWM_Stop+0xb4>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f022 0201 	bic.w	r2, r2, #1
 800620e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d104      	bne.n	8006220 <HAL_TIM_PWM_Stop+0xc4>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800621e:	e023      	b.n	8006268 <HAL_TIM_PWM_Stop+0x10c>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2b04      	cmp	r3, #4
 8006224:	d104      	bne.n	8006230 <HAL_TIM_PWM_Stop+0xd4>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800622e:	e01b      	b.n	8006268 <HAL_TIM_PWM_Stop+0x10c>
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2b08      	cmp	r3, #8
 8006234:	d104      	bne.n	8006240 <HAL_TIM_PWM_Stop+0xe4>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800623e:	e013      	b.n	8006268 <HAL_TIM_PWM_Stop+0x10c>
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	2b0c      	cmp	r3, #12
 8006244:	d104      	bne.n	8006250 <HAL_TIM_PWM_Stop+0xf4>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800624e:	e00b      	b.n	8006268 <HAL_TIM_PWM_Stop+0x10c>
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b10      	cmp	r3, #16
 8006254:	d104      	bne.n	8006260 <HAL_TIM_PWM_Stop+0x104>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800625e:	e003      	b.n	8006268 <HAL_TIM_PWM_Stop+0x10c>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	40012c00 	.word	0x40012c00
 8006278:	40013400 	.word	0x40013400
 800627c:	40014000 	.word	0x40014000
 8006280:	40014400 	.word	0x40014400
 8006284:	40014800 	.word	0x40014800

08006288 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e097      	b.n	80063cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d106      	bne.n	80062b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7fb fe3f 	bl	8001f34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	6812      	ldr	r2, [r2, #0]
 80062c8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80062cc:	f023 0307 	bic.w	r3, r3, #7
 80062d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	3304      	adds	r3, #4
 80062da:	4619      	mov	r1, r3
 80062dc:	4610      	mov	r0, r2
 80062de:	f000 fcdd 	bl	8006c9c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	4313      	orrs	r3, r2
 8006302:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	689a      	ldr	r2, [r3, #8]
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	4313      	orrs	r3, r2
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	4313      	orrs	r3, r2
 8006320:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006328:	f023 030c 	bic.w	r3, r3, #12
 800632c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006334:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006338:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	69db      	ldr	r3, [r3, #28]
 8006342:	021b      	lsls	r3, r3, #8
 8006344:	4313      	orrs	r3, r2
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	4313      	orrs	r3, r2
 800634a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	691b      	ldr	r3, [r3, #16]
 8006350:	011a      	lsls	r2, r3, #4
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	031b      	lsls	r3, r3, #12
 8006358:	4313      	orrs	r3, r2
 800635a:	693a      	ldr	r2, [r7, #16]
 800635c:	4313      	orrs	r3, r2
 800635e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006366:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800636e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	695b      	ldr	r3, [r3, #20]
 8006378:	011b      	lsls	r3, r3, #4
 800637a:	4313      	orrs	r3, r2
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3718      	adds	r7, #24
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d110      	bne.n	8006426 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006404:	7bfb      	ldrb	r3, [r7, #15]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d102      	bne.n	8006410 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800640a:	7b7b      	ldrb	r3, [r7, #13]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d001      	beq.n	8006414 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e089      	b.n	8006528 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006424:	e031      	b.n	800648a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b04      	cmp	r3, #4
 800642a:	d110      	bne.n	800644e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800642c:	7bbb      	ldrb	r3, [r7, #14]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d102      	bne.n	8006438 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006432:	7b3b      	ldrb	r3, [r7, #12]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d001      	beq.n	800643c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e075      	b.n	8006528 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2202      	movs	r2, #2
 8006448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800644c:	e01d      	b.n	800648a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800644e:	7bfb      	ldrb	r3, [r7, #15]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d108      	bne.n	8006466 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006454:	7bbb      	ldrb	r3, [r7, #14]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d105      	bne.n	8006466 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800645a:	7b7b      	ldrb	r3, [r7, #13]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d102      	bne.n	8006466 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006460:	7b3b      	ldrb	r3, [r7, #12]
 8006462:	2b01      	cmp	r3, #1
 8006464:	d001      	beq.n	800646a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e05e      	b.n	8006528 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2202      	movs	r2, #2
 8006476:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2202      	movs	r2, #2
 8006486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	2b04      	cmp	r3, #4
 8006494:	d010      	beq.n	80064b8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006496:	e01f      	b.n	80064d8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2201      	movs	r2, #1
 800649e:	2100      	movs	r1, #0
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 f81d 	bl	80074e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f042 0202 	orr.w	r2, r2, #2
 80064b4:	60da      	str	r2, [r3, #12]
      break;
 80064b6:	e02e      	b.n	8006516 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	2104      	movs	r1, #4
 80064c0:	4618      	mov	r0, r3
 80064c2:	f001 f80d 	bl	80074e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68da      	ldr	r2, [r3, #12]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0204 	orr.w	r2, r2, #4
 80064d4:	60da      	str	r2, [r3, #12]
      break;
 80064d6:	e01e      	b.n	8006516 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2201      	movs	r2, #1
 80064de:	2100      	movs	r1, #0
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fffd 	bl	80074e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2201      	movs	r2, #1
 80064ec:	2104      	movs	r1, #4
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 fff6 	bl	80074e0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0202 	orr.w	r2, r2, #2
 8006502:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68da      	ldr	r2, [r3, #12]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0204 	orr.w	r2, r2, #4
 8006512:	60da      	str	r2, [r3, #12]
      break;
 8006514:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f042 0201 	orr.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	f003 0302 	and.w	r3, r3, #2
 8006542:	2b02      	cmp	r3, #2
 8006544:	d122      	bne.n	800658c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b02      	cmp	r3, #2
 8006552:	d11b      	bne.n	800658c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f06f 0202 	mvn.w	r2, #2
 800655c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2201      	movs	r2, #1
 8006562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fb74 	bl	8006c60 <HAL_TIM_IC_CaptureCallback>
 8006578:	e005      	b.n	8006586 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fb66 	bl	8006c4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fb77 	bl	8006c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	f003 0304 	and.w	r3, r3, #4
 8006596:	2b04      	cmp	r3, #4
 8006598:	d122      	bne.n	80065e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	2b04      	cmp	r3, #4
 80065a6:	d11b      	bne.n	80065e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f06f 0204 	mvn.w	r2, #4
 80065b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2202      	movs	r2, #2
 80065b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 fb4a 	bl	8006c60 <HAL_TIM_IC_CaptureCallback>
 80065cc:	e005      	b.n	80065da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 fb3c 	bl	8006c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fb4d 	bl	8006c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b08      	cmp	r3, #8
 80065ec:	d122      	bne.n	8006634 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	f003 0308 	and.w	r3, r3, #8
 80065f8:	2b08      	cmp	r3, #8
 80065fa:	d11b      	bne.n	8006634 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f06f 0208 	mvn.w	r2, #8
 8006604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2204      	movs	r2, #4
 800660a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	f003 0303 	and.w	r3, r3, #3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 fb20 	bl	8006c60 <HAL_TIM_IC_CaptureCallback>
 8006620:	e005      	b.n	800662e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 fb12 	bl	8006c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fb23 	bl	8006c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	f003 0310 	and.w	r3, r3, #16
 800663e:	2b10      	cmp	r3, #16
 8006640:	d122      	bne.n	8006688 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	f003 0310 	and.w	r3, r3, #16
 800664c:	2b10      	cmp	r3, #16
 800664e:	d11b      	bne.n	8006688 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f06f 0210 	mvn.w	r2, #16
 8006658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2208      	movs	r2, #8
 800665e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 faf6 	bl	8006c60 <HAL_TIM_IC_CaptureCallback>
 8006674:	e005      	b.n	8006682 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fae8 	bl	8006c4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 faf9 	bl	8006c74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b01      	cmp	r3, #1
 8006694:	d10e      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d107      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f06f 0201 	mvn.w	r2, #1
 80066ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7fb fb22 	bl	8001cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066be:	2b80      	cmp	r3, #128	; 0x80
 80066c0:	d10e      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066cc:	2b80      	cmp	r3, #128	; 0x80
 80066ce:	d107      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f001 f964 	bl	80079a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ee:	d10e      	bne.n	800670e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066fa:	2b80      	cmp	r3, #128	; 0x80
 80066fc:	d107      	bne.n	800670e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f001 f957 	bl	80079bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006718:	2b40      	cmp	r3, #64	; 0x40
 800671a:	d10e      	bne.n	800673a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006726:	2b40      	cmp	r3, #64	; 0x40
 8006728:	d107      	bne.n	800673a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 faa7 	bl	8006c88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f003 0320 	and.w	r3, r3, #32
 8006744:	2b20      	cmp	r3, #32
 8006746:	d10e      	bne.n	8006766 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b20      	cmp	r3, #32
 8006754:	d107      	bne.n	8006766 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f06f 0220 	mvn.w	r2, #32
 800675e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f001 f917 	bl	8007994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006770:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006774:	d10f      	bne.n	8006796 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006780:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006784:	d107      	bne.n	8006796 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800678e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f001 f91d 	bl	80079d0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067a4:	d10f      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067b4:	d107      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80067be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f001 f90f 	bl	80079e4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067d4:	d10f      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067e4:	d107      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80067ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f001 f901 	bl	80079f8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006800:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006804:	d10f      	bne.n	8006826 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006810:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006814:	d107      	bne.n	8006826 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800681e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f001 f8f3 	bl	8007a0c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b086      	sub	sp, #24
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800683c:	2300      	movs	r3, #0
 800683e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006846:	2b01      	cmp	r3, #1
 8006848:	d101      	bne.n	800684e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800684a:	2302      	movs	r3, #2
 800684c:	e0ff      	b.n	8006a4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b14      	cmp	r3, #20
 800685a:	f200 80f0 	bhi.w	8006a3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800685e:	a201      	add	r2, pc, #4	; (adr r2, 8006864 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006864:	080068b9 	.word	0x080068b9
 8006868:	08006a3f 	.word	0x08006a3f
 800686c:	08006a3f 	.word	0x08006a3f
 8006870:	08006a3f 	.word	0x08006a3f
 8006874:	080068f9 	.word	0x080068f9
 8006878:	08006a3f 	.word	0x08006a3f
 800687c:	08006a3f 	.word	0x08006a3f
 8006880:	08006a3f 	.word	0x08006a3f
 8006884:	0800693b 	.word	0x0800693b
 8006888:	08006a3f 	.word	0x08006a3f
 800688c:	08006a3f 	.word	0x08006a3f
 8006890:	08006a3f 	.word	0x08006a3f
 8006894:	0800697b 	.word	0x0800697b
 8006898:	08006a3f 	.word	0x08006a3f
 800689c:	08006a3f 	.word	0x08006a3f
 80068a0:	08006a3f 	.word	0x08006a3f
 80068a4:	080069bd 	.word	0x080069bd
 80068a8:	08006a3f 	.word	0x08006a3f
 80068ac:	08006a3f 	.word	0x08006a3f
 80068b0:	08006a3f 	.word	0x08006a3f
 80068b4:	080069fd 	.word	0x080069fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68b9      	ldr	r1, [r7, #8]
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fa7c 	bl	8006dbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699a      	ldr	r2, [r3, #24]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f042 0208 	orr.w	r2, r2, #8
 80068d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	699a      	ldr	r2, [r3, #24]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0204 	bic.w	r2, r2, #4
 80068e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6999      	ldr	r1, [r3, #24]
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	691a      	ldr	r2, [r3, #16]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	619a      	str	r2, [r3, #24]
      break;
 80068f6:	e0a5      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68b9      	ldr	r1, [r7, #8]
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 faec 	bl	8006edc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699a      	ldr	r2, [r3, #24]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	699a      	ldr	r2, [r3, #24]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6999      	ldr	r1, [r3, #24]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	021a      	lsls	r2, r3, #8
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	430a      	orrs	r2, r1
 8006936:	619a      	str	r2, [r3, #24]
      break;
 8006938:	e084      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68b9      	ldr	r1, [r7, #8]
 8006940:	4618      	mov	r0, r3
 8006942:	f000 fb55 	bl	8006ff0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69da      	ldr	r2, [r3, #28]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f042 0208 	orr.w	r2, r2, #8
 8006954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69da      	ldr	r2, [r3, #28]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0204 	bic.w	r2, r2, #4
 8006964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	69d9      	ldr	r1, [r3, #28]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	691a      	ldr	r2, [r3, #16]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	61da      	str	r2, [r3, #28]
      break;
 8006978:	e064      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68b9      	ldr	r1, [r7, #8]
 8006980:	4618      	mov	r0, r3
 8006982:	f000 fbbd 	bl	8007100 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	69da      	ldr	r2, [r3, #28]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69da      	ldr	r2, [r3, #28]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	69d9      	ldr	r1, [r3, #28]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	021a      	lsls	r2, r3, #8
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	61da      	str	r2, [r3, #28]
      break;
 80069ba:	e043      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68b9      	ldr	r1, [r7, #8]
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fc26 	bl	8007214 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f042 0208 	orr.w	r2, r2, #8
 80069d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 0204 	bic.w	r2, r2, #4
 80069e6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	691a      	ldr	r2, [r3, #16]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80069fa:	e023      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68b9      	ldr	r1, [r7, #8]
 8006a02:	4618      	mov	r0, r3
 8006a04:	f000 fc6a 	bl	80072dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a16:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a26:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	021a      	lsls	r2, r3, #8
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	430a      	orrs	r2, r1
 8006a3a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006a3c:	e002      	b.n	8006a44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	75fb      	strb	r3, [r7, #23]
      break;
 8006a42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3718      	adds	r7, #24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop

08006a58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a62:	2300      	movs	r3, #0
 8006a64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d101      	bne.n	8006a74 <HAL_TIM_ConfigClockSource+0x1c>
 8006a70:	2302      	movs	r3, #2
 8006a72:	e0de      	b.n	8006c32 <HAL_TIM_ConfigClockSource+0x1da>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2202      	movs	r2, #2
 8006a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006a92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a63      	ldr	r2, [pc, #396]	; (8006c3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	f000 80a9 	beq.w	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006ab4:	4a61      	ldr	r2, [pc, #388]	; (8006c3c <HAL_TIM_ConfigClockSource+0x1e4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	f200 80ae 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006abc:	4a60      	ldr	r2, [pc, #384]	; (8006c40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	f000 80a1 	beq.w	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006ac4:	4a5e      	ldr	r2, [pc, #376]	; (8006c40 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	f200 80a6 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006acc:	4a5d      	ldr	r2, [pc, #372]	; (8006c44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	f000 8099 	beq.w	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006ad4:	4a5b      	ldr	r2, [pc, #364]	; (8006c44 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	f200 809e 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006adc:	4a5a      	ldr	r2, [pc, #360]	; (8006c48 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	f000 8091 	beq.w	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006ae4:	4a58      	ldr	r2, [pc, #352]	; (8006c48 <HAL_TIM_ConfigClockSource+0x1f0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	f200 8096 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006aec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006af0:	f000 8089 	beq.w	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006af4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006af8:	f200 808e 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b00:	d03e      	beq.n	8006b80 <HAL_TIM_ConfigClockSource+0x128>
 8006b02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b06:	f200 8087 	bhi.w	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b0e:	f000 8086 	beq.w	8006c1e <HAL_TIM_ConfigClockSource+0x1c6>
 8006b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b16:	d87f      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b18:	2b70      	cmp	r3, #112	; 0x70
 8006b1a:	d01a      	beq.n	8006b52 <HAL_TIM_ConfigClockSource+0xfa>
 8006b1c:	2b70      	cmp	r3, #112	; 0x70
 8006b1e:	d87b      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b20:	2b60      	cmp	r3, #96	; 0x60
 8006b22:	d050      	beq.n	8006bc6 <HAL_TIM_ConfigClockSource+0x16e>
 8006b24:	2b60      	cmp	r3, #96	; 0x60
 8006b26:	d877      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b28:	2b50      	cmp	r3, #80	; 0x50
 8006b2a:	d03c      	beq.n	8006ba6 <HAL_TIM_ConfigClockSource+0x14e>
 8006b2c:	2b50      	cmp	r3, #80	; 0x50
 8006b2e:	d873      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b30:	2b40      	cmp	r3, #64	; 0x40
 8006b32:	d058      	beq.n	8006be6 <HAL_TIM_ConfigClockSource+0x18e>
 8006b34:	2b40      	cmp	r3, #64	; 0x40
 8006b36:	d86f      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b38:	2b30      	cmp	r3, #48	; 0x30
 8006b3a:	d064      	beq.n	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006b3c:	2b30      	cmp	r3, #48	; 0x30
 8006b3e:	d86b      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b40:	2b20      	cmp	r3, #32
 8006b42:	d060      	beq.n	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006b44:	2b20      	cmp	r3, #32
 8006b46:	d867      	bhi.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d05c      	beq.n	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006b4c:	2b10      	cmp	r3, #16
 8006b4e:	d05a      	beq.n	8006c06 <HAL_TIM_ConfigClockSource+0x1ae>
 8006b50:	e062      	b.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	6899      	ldr	r1, [r3, #8]
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	f000 fc9d 	bl	80074a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	609a      	str	r2, [r3, #8]
      break;
 8006b7e:	e04f      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	6899      	ldr	r1, [r3, #8]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f000 fc86 	bl	80074a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	689a      	ldr	r2, [r3, #8]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ba2:	609a      	str	r2, [r3, #8]
      break;
 8006ba4:	e03c      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6818      	ldr	r0, [r3, #0]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	6859      	ldr	r1, [r3, #4]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	f000 fbf8 	bl	80073a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2150      	movs	r1, #80	; 0x50
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f000 fc51 	bl	8007466 <TIM_ITRx_SetConfig>
      break;
 8006bc4:	e02c      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6818      	ldr	r0, [r3, #0]
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	6859      	ldr	r1, [r3, #4]
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	f000 fc17 	bl	8007406 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2160      	movs	r1, #96	; 0x60
 8006bde:	4618      	mov	r0, r3
 8006be0:	f000 fc41 	bl	8007466 <TIM_ITRx_SetConfig>
      break;
 8006be4:	e01c      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6818      	ldr	r0, [r3, #0]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	6859      	ldr	r1, [r3, #4]
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	f000 fbd8 	bl	80073a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2140      	movs	r1, #64	; 0x40
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f000 fc31 	bl	8007466 <TIM_ITRx_SetConfig>
      break;
 8006c04:	e00c      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4619      	mov	r1, r3
 8006c10:	4610      	mov	r0, r2
 8006c12:	f000 fc28 	bl	8007466 <TIM_ITRx_SetConfig>
      break;
 8006c16:	e003      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c1c:	e000      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006c1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	00100070 	.word	0x00100070
 8006c40:	00100040 	.word	0x00100040
 8006c44:	00100030 	.word	0x00100030
 8006c48:	00100020 	.word	0x00100020

08006c4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c54:	bf00      	nop
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a3c      	ldr	r2, [pc, #240]	; (8006da0 <TIM_Base_SetConfig+0x104>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d00f      	beq.n	8006cd4 <TIM_Base_SetConfig+0x38>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cba:	d00b      	beq.n	8006cd4 <TIM_Base_SetConfig+0x38>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a39      	ldr	r2, [pc, #228]	; (8006da4 <TIM_Base_SetConfig+0x108>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d007      	beq.n	8006cd4 <TIM_Base_SetConfig+0x38>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a38      	ldr	r2, [pc, #224]	; (8006da8 <TIM_Base_SetConfig+0x10c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d003      	beq.n	8006cd4 <TIM_Base_SetConfig+0x38>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a37      	ldr	r2, [pc, #220]	; (8006dac <TIM_Base_SetConfig+0x110>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d108      	bne.n	8006ce6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a2d      	ldr	r2, [pc, #180]	; (8006da0 <TIM_Base_SetConfig+0x104>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d01b      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cf4:	d017      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a2a      	ldr	r2, [pc, #168]	; (8006da4 <TIM_Base_SetConfig+0x108>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d013      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a29      	ldr	r2, [pc, #164]	; (8006da8 <TIM_Base_SetConfig+0x10c>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00f      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a28      	ldr	r2, [pc, #160]	; (8006dac <TIM_Base_SetConfig+0x110>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d00b      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a27      	ldr	r2, [pc, #156]	; (8006db0 <TIM_Base_SetConfig+0x114>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d007      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a26      	ldr	r2, [pc, #152]	; (8006db4 <TIM_Base_SetConfig+0x118>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d003      	beq.n	8006d26 <TIM_Base_SetConfig+0x8a>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a25      	ldr	r2, [pc, #148]	; (8006db8 <TIM_Base_SetConfig+0x11c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d108      	bne.n	8006d38 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	689a      	ldr	r2, [r3, #8]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a10      	ldr	r2, [pc, #64]	; (8006da0 <TIM_Base_SetConfig+0x104>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d00f      	beq.n	8006d84 <TIM_Base_SetConfig+0xe8>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a11      	ldr	r2, [pc, #68]	; (8006dac <TIM_Base_SetConfig+0x110>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00b      	beq.n	8006d84 <TIM_Base_SetConfig+0xe8>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a10      	ldr	r2, [pc, #64]	; (8006db0 <TIM_Base_SetConfig+0x114>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d007      	beq.n	8006d84 <TIM_Base_SetConfig+0xe8>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a0f      	ldr	r2, [pc, #60]	; (8006db4 <TIM_Base_SetConfig+0x118>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d003      	beq.n	8006d84 <TIM_Base_SetConfig+0xe8>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a0e      	ldr	r2, [pc, #56]	; (8006db8 <TIM_Base_SetConfig+0x11c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d103      	bne.n	8006d8c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	691a      	ldr	r2, [r3, #16]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	615a      	str	r2, [r3, #20]
}
 8006d92:	bf00      	nop
 8006d94:	3714      	adds	r7, #20
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	40012c00 	.word	0x40012c00
 8006da4:	40000400 	.word	0x40000400
 8006da8:	40000800 	.word	0x40000800
 8006dac:	40013400 	.word	0x40013400
 8006db0:	40014000 	.word	0x40014000
 8006db4:	40014400 	.word	0x40014400
 8006db8:	40014800 	.word	0x40014800

08006dbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	f023 0201 	bic.w	r2, r3, #1
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f023 0303 	bic.w	r3, r3, #3
 8006df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f023 0302 	bic.w	r3, r3, #2
 8006e08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a2c      	ldr	r2, [pc, #176]	; (8006ec8 <TIM_OC1_SetConfig+0x10c>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d00f      	beq.n	8006e3c <TIM_OC1_SetConfig+0x80>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a2b      	ldr	r2, [pc, #172]	; (8006ecc <TIM_OC1_SetConfig+0x110>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00b      	beq.n	8006e3c <TIM_OC1_SetConfig+0x80>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a2a      	ldr	r2, [pc, #168]	; (8006ed0 <TIM_OC1_SetConfig+0x114>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d007      	beq.n	8006e3c <TIM_OC1_SetConfig+0x80>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a29      	ldr	r2, [pc, #164]	; (8006ed4 <TIM_OC1_SetConfig+0x118>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d003      	beq.n	8006e3c <TIM_OC1_SetConfig+0x80>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a28      	ldr	r2, [pc, #160]	; (8006ed8 <TIM_OC1_SetConfig+0x11c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d10c      	bne.n	8006e56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	f023 0308 	bic.w	r3, r3, #8
 8006e42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	697a      	ldr	r2, [r7, #20]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f023 0304 	bic.w	r3, r3, #4
 8006e54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a1b      	ldr	r2, [pc, #108]	; (8006ec8 <TIM_OC1_SetConfig+0x10c>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d00f      	beq.n	8006e7e <TIM_OC1_SetConfig+0xc2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a1a      	ldr	r2, [pc, #104]	; (8006ecc <TIM_OC1_SetConfig+0x110>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d00b      	beq.n	8006e7e <TIM_OC1_SetConfig+0xc2>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a19      	ldr	r2, [pc, #100]	; (8006ed0 <TIM_OC1_SetConfig+0x114>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d007      	beq.n	8006e7e <TIM_OC1_SetConfig+0xc2>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a18      	ldr	r2, [pc, #96]	; (8006ed4 <TIM_OC1_SetConfig+0x118>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d003      	beq.n	8006e7e <TIM_OC1_SetConfig+0xc2>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a17      	ldr	r2, [pc, #92]	; (8006ed8 <TIM_OC1_SetConfig+0x11c>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d111      	bne.n	8006ea2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	693a      	ldr	r2, [r7, #16]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	621a      	str	r2, [r3, #32]
}
 8006ebc:	bf00      	nop
 8006ebe:	371c      	adds	r7, #28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr
 8006ec8:	40012c00 	.word	0x40012c00
 8006ecc:	40013400 	.word	0x40013400
 8006ed0:	40014000 	.word	0x40014000
 8006ed4:	40014400 	.word	0x40014400
 8006ed8:	40014800 	.word	0x40014800

08006edc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a1b      	ldr	r3, [r3, #32]
 8006eea:	f023 0210 	bic.w	r2, r3, #16
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	021b      	lsls	r3, r3, #8
 8006f1e:	68fa      	ldr	r2, [r7, #12]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	f023 0320 	bic.w	r3, r3, #32
 8006f2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	011b      	lsls	r3, r3, #4
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a28      	ldr	r2, [pc, #160]	; (8006fdc <TIM_OC2_SetConfig+0x100>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d003      	beq.n	8006f48 <TIM_OC2_SetConfig+0x6c>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a27      	ldr	r2, [pc, #156]	; (8006fe0 <TIM_OC2_SetConfig+0x104>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d10d      	bne.n	8006f64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	011b      	lsls	r3, r3, #4
 8006f56:	697a      	ldr	r2, [r7, #20]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a1d      	ldr	r2, [pc, #116]	; (8006fdc <TIM_OC2_SetConfig+0x100>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d00f      	beq.n	8006f8c <TIM_OC2_SetConfig+0xb0>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a1c      	ldr	r2, [pc, #112]	; (8006fe0 <TIM_OC2_SetConfig+0x104>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00b      	beq.n	8006f8c <TIM_OC2_SetConfig+0xb0>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a1b      	ldr	r2, [pc, #108]	; (8006fe4 <TIM_OC2_SetConfig+0x108>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d007      	beq.n	8006f8c <TIM_OC2_SetConfig+0xb0>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a1a      	ldr	r2, [pc, #104]	; (8006fe8 <TIM_OC2_SetConfig+0x10c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d003      	beq.n	8006f8c <TIM_OC2_SetConfig+0xb0>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a19      	ldr	r2, [pc, #100]	; (8006fec <TIM_OC2_SetConfig+0x110>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d113      	bne.n	8006fb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	621a      	str	r2, [r3, #32]
}
 8006fce:	bf00      	nop
 8006fd0:	371c      	adds	r7, #28
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	40012c00 	.word	0x40012c00
 8006fe0:	40013400 	.word	0x40013400
 8006fe4:	40014000 	.word	0x40014000
 8006fe8:	40014400 	.word	0x40014400
 8006fec:	40014800 	.word	0x40014800

08006ff0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b087      	sub	sp, #28
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a1b      	ldr	r3, [r3, #32]
 8006ffe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800701e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f023 0303 	bic.w	r3, r3, #3
 800702a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	4313      	orrs	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800703c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	021b      	lsls	r3, r3, #8
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	4313      	orrs	r3, r2
 8007048:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a27      	ldr	r2, [pc, #156]	; (80070ec <TIM_OC3_SetConfig+0xfc>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d003      	beq.n	800705a <TIM_OC3_SetConfig+0x6a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a26      	ldr	r2, [pc, #152]	; (80070f0 <TIM_OC3_SetConfig+0x100>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d10d      	bne.n	8007076 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	021b      	lsls	r3, r3, #8
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a1c      	ldr	r2, [pc, #112]	; (80070ec <TIM_OC3_SetConfig+0xfc>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00f      	beq.n	800709e <TIM_OC3_SetConfig+0xae>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a1b      	ldr	r2, [pc, #108]	; (80070f0 <TIM_OC3_SetConfig+0x100>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d00b      	beq.n	800709e <TIM_OC3_SetConfig+0xae>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a1a      	ldr	r2, [pc, #104]	; (80070f4 <TIM_OC3_SetConfig+0x104>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d007      	beq.n	800709e <TIM_OC3_SetConfig+0xae>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a19      	ldr	r2, [pc, #100]	; (80070f8 <TIM_OC3_SetConfig+0x108>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d003      	beq.n	800709e <TIM_OC3_SetConfig+0xae>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a18      	ldr	r2, [pc, #96]	; (80070fc <TIM_OC3_SetConfig+0x10c>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d113      	bne.n	80070c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	011b      	lsls	r3, r3, #4
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	621a      	str	r2, [r3, #32]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	40012c00 	.word	0x40012c00
 80070f0:	40013400 	.word	0x40013400
 80070f4:	40014000 	.word	0x40014000
 80070f8:	40014400 	.word	0x40014400
 80070fc:	40014800 	.word	0x40014800

08007100 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007100:	b480      	push	{r7}
 8007102:	b087      	sub	sp, #28
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800712e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800713a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	021b      	lsls	r3, r3, #8
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800714e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	031b      	lsls	r3, r3, #12
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	4313      	orrs	r3, r2
 800715a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a28      	ldr	r2, [pc, #160]	; (8007200 <TIM_OC4_SetConfig+0x100>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC4_SetConfig+0x6c>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a27      	ldr	r2, [pc, #156]	; (8007204 <TIM_OC4_SetConfig+0x104>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d10d      	bne.n	8007188 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	031b      	lsls	r3, r3, #12
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007186:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a1d      	ldr	r2, [pc, #116]	; (8007200 <TIM_OC4_SetConfig+0x100>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d00f      	beq.n	80071b0 <TIM_OC4_SetConfig+0xb0>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a1c      	ldr	r2, [pc, #112]	; (8007204 <TIM_OC4_SetConfig+0x104>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d00b      	beq.n	80071b0 <TIM_OC4_SetConfig+0xb0>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a1b      	ldr	r2, [pc, #108]	; (8007208 <TIM_OC4_SetConfig+0x108>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d007      	beq.n	80071b0 <TIM_OC4_SetConfig+0xb0>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a1a      	ldr	r2, [pc, #104]	; (800720c <TIM_OC4_SetConfig+0x10c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d003      	beq.n	80071b0 <TIM_OC4_SetConfig+0xb0>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a19      	ldr	r2, [pc, #100]	; (8007210 <TIM_OC4_SetConfig+0x110>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d113      	bne.n	80071d8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071b6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80071be:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	695b      	ldr	r3, [r3, #20]
 80071c4:	019b      	lsls	r3, r3, #6
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	019b      	lsls	r3, r3, #6
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	621a      	str	r2, [r3, #32]
}
 80071f2:	bf00      	nop
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	40012c00 	.word	0x40012c00
 8007204:	40013400 	.word	0x40013400
 8007208:	40014000 	.word	0x40014000
 800720c:	40014400 	.word	0x40014400
 8007210:	40014800 	.word	0x40014800

08007214 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007214:	b480      	push	{r7}
 8007216:	b087      	sub	sp, #28
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a1b      	ldr	r3, [r3, #32]
 8007222:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800723a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007258:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	041b      	lsls	r3, r3, #16
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a17      	ldr	r2, [pc, #92]	; (80072c8 <TIM_OC5_SetConfig+0xb4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00f      	beq.n	800728e <TIM_OC5_SetConfig+0x7a>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a16      	ldr	r2, [pc, #88]	; (80072cc <TIM_OC5_SetConfig+0xb8>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d00b      	beq.n	800728e <TIM_OC5_SetConfig+0x7a>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a15      	ldr	r2, [pc, #84]	; (80072d0 <TIM_OC5_SetConfig+0xbc>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d007      	beq.n	800728e <TIM_OC5_SetConfig+0x7a>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a14      	ldr	r2, [pc, #80]	; (80072d4 <TIM_OC5_SetConfig+0xc0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d003      	beq.n	800728e <TIM_OC5_SetConfig+0x7a>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a13      	ldr	r2, [pc, #76]	; (80072d8 <TIM_OC5_SetConfig+0xc4>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d109      	bne.n	80072a2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007294:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	021b      	lsls	r3, r3, #8
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	4313      	orrs	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	621a      	str	r2, [r3, #32]
}
 80072bc:	bf00      	nop
 80072be:	371c      	adds	r7, #28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	40012c00 	.word	0x40012c00
 80072cc:	40013400 	.word	0x40013400
 80072d0:	40014000 	.word	0x40014000
 80072d4:	40014400 	.word	0x40014400
 80072d8:	40014800 	.word	0x40014800

080072dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800730a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800730e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	4313      	orrs	r3, r2
 800731a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	051b      	lsls	r3, r3, #20
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a18      	ldr	r2, [pc, #96]	; (8007394 <TIM_OC6_SetConfig+0xb8>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d00f      	beq.n	8007358 <TIM_OC6_SetConfig+0x7c>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a17      	ldr	r2, [pc, #92]	; (8007398 <TIM_OC6_SetConfig+0xbc>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00b      	beq.n	8007358 <TIM_OC6_SetConfig+0x7c>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a16      	ldr	r2, [pc, #88]	; (800739c <TIM_OC6_SetConfig+0xc0>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d007      	beq.n	8007358 <TIM_OC6_SetConfig+0x7c>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a15      	ldr	r2, [pc, #84]	; (80073a0 <TIM_OC6_SetConfig+0xc4>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d003      	beq.n	8007358 <TIM_OC6_SetConfig+0x7c>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a14      	ldr	r2, [pc, #80]	; (80073a4 <TIM_OC6_SetConfig+0xc8>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d109      	bne.n	800736c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800735e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	695b      	ldr	r3, [r3, #20]
 8007364:	029b      	lsls	r3, r3, #10
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	621a      	str	r2, [r3, #32]
}
 8007386:	bf00      	nop
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	40012c00 	.word	0x40012c00
 8007398:	40013400 	.word	0x40013400
 800739c:	40014000 	.word	0x40014000
 80073a0:	40014400 	.word	0x40014400
 80073a4:	40014800 	.word	0x40014800

080073a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b087      	sub	sp, #28
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6a1b      	ldr	r3, [r3, #32]
 80073b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	f023 0201 	bic.w	r2, r3, #1
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	011b      	lsls	r3, r3, #4
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	4313      	orrs	r3, r2
 80073dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f023 030a 	bic.w	r3, r3, #10
 80073e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	621a      	str	r2, [r3, #32]
}
 80073fa:	bf00      	nop
 80073fc:	371c      	adds	r7, #28
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007406:	b480      	push	{r7}
 8007408:	b087      	sub	sp, #28
 800740a:	af00      	add	r7, sp, #0
 800740c:	60f8      	str	r0, [r7, #12]
 800740e:	60b9      	str	r1, [r7, #8]
 8007410:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	f023 0210 	bic.w	r2, r3, #16
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6a1b      	ldr	r3, [r3, #32]
 8007428:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007430:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	031b      	lsls	r3, r3, #12
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007442:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	011b      	lsls	r3, r3, #4
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	4313      	orrs	r3, r2
 800744c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	621a      	str	r2, [r3, #32]
}
 800745a:	bf00      	nop
 800745c:	371c      	adds	r7, #28
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr

08007466 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007466:	b480      	push	{r7}
 8007468:	b085      	sub	sp, #20
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
 800746e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800747c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007480:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007482:	683a      	ldr	r2, [r7, #0]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	4313      	orrs	r3, r2
 8007488:	f043 0307 	orr.w	r3, r3, #7
 800748c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	609a      	str	r2, [r3, #8]
}
 8007494:	bf00      	nop
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	021a      	lsls	r2, r3, #8
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	609a      	str	r2, [r3, #8]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f003 031f 	and.w	r3, r3, #31
 80074f2:	2201      	movs	r2, #1
 80074f4:	fa02 f303 	lsl.w	r3, r2, r3
 80074f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6a1a      	ldr	r2, [r3, #32]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	43db      	mvns	r3, r3
 8007502:	401a      	ands	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6a1a      	ldr	r2, [r3, #32]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	f003 031f 	and.w	r3, r3, #31
 8007512:	6879      	ldr	r1, [r7, #4]
 8007514:	fa01 f303 	lsl.w	r3, r1, r3
 8007518:	431a      	orrs	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	621a      	str	r2, [r3, #32]
}
 800751e:	bf00      	nop
 8007520:	371c      	adds	r7, #28
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
	...

0800752c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d109      	bne.n	8007550 <HAL_TIMEx_PWMN_Start+0x24>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b01      	cmp	r3, #1
 8007546:	bf14      	ite	ne
 8007548:	2301      	movne	r3, #1
 800754a:	2300      	moveq	r3, #0
 800754c:	b2db      	uxtb	r3, r3
 800754e:	e022      	b.n	8007596 <HAL_TIMEx_PWMN_Start+0x6a>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b04      	cmp	r3, #4
 8007554:	d109      	bne.n	800756a <HAL_TIMEx_PWMN_Start+0x3e>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b01      	cmp	r3, #1
 8007560:	bf14      	ite	ne
 8007562:	2301      	movne	r3, #1
 8007564:	2300      	moveq	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	e015      	b.n	8007596 <HAL_TIMEx_PWMN_Start+0x6a>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b08      	cmp	r3, #8
 800756e:	d109      	bne.n	8007584 <HAL_TIMEx_PWMN_Start+0x58>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007576:	b2db      	uxtb	r3, r3
 8007578:	2b01      	cmp	r3, #1
 800757a:	bf14      	ite	ne
 800757c:	2301      	movne	r3, #1
 800757e:	2300      	moveq	r3, #0
 8007580:	b2db      	uxtb	r3, r3
 8007582:	e008      	b.n	8007596 <HAL_TIMEx_PWMN_Start+0x6a>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b01      	cmp	r3, #1
 800758e:	bf14      	ite	ne
 8007590:	2301      	movne	r3, #1
 8007592:	2300      	moveq	r3, #0
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d001      	beq.n	800759e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e069      	b.n	8007672 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d104      	bne.n	80075ae <HAL_TIMEx_PWMN_Start+0x82>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075ac:	e013      	b.n	80075d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d104      	bne.n	80075be <HAL_TIMEx_PWMN_Start+0x92>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075bc:	e00b      	b.n	80075d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d104      	bne.n	80075ce <HAL_TIMEx_PWMN_Start+0xa2>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80075cc:	e003      	b.n	80075d6 <HAL_TIMEx_PWMN_Start+0xaa>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2202      	movs	r2, #2
 80075d2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2204      	movs	r2, #4
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 fa1e 	bl	8007a20 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075f2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a20      	ldr	r2, [pc, #128]	; (800767c <HAL_TIMEx_PWMN_Start+0x150>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d018      	beq.n	8007630 <HAL_TIMEx_PWMN_Start+0x104>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007606:	d013      	beq.n	8007630 <HAL_TIMEx_PWMN_Start+0x104>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a1c      	ldr	r2, [pc, #112]	; (8007680 <HAL_TIMEx_PWMN_Start+0x154>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d00e      	beq.n	8007630 <HAL_TIMEx_PWMN_Start+0x104>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a1b      	ldr	r2, [pc, #108]	; (8007684 <HAL_TIMEx_PWMN_Start+0x158>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d009      	beq.n	8007630 <HAL_TIMEx_PWMN_Start+0x104>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a19      	ldr	r2, [pc, #100]	; (8007688 <HAL_TIMEx_PWMN_Start+0x15c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d004      	beq.n	8007630 <HAL_TIMEx_PWMN_Start+0x104>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a18      	ldr	r2, [pc, #96]	; (800768c <HAL_TIMEx_PWMN_Start+0x160>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d115      	bne.n	800765c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689a      	ldr	r2, [r3, #8]
 8007636:	4b16      	ldr	r3, [pc, #88]	; (8007690 <HAL_TIMEx_PWMN_Start+0x164>)
 8007638:	4013      	ands	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2b06      	cmp	r3, #6
 8007640:	d015      	beq.n	800766e <HAL_TIMEx_PWMN_Start+0x142>
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007648:	d011      	beq.n	800766e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f042 0201 	orr.w	r2, r2, #1
 8007658:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800765a:	e008      	b.n	800766e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f042 0201 	orr.w	r2, r2, #1
 800766a:	601a      	str	r2, [r3, #0]
 800766c:	e000      	b.n	8007670 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800766e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	40012c00 	.word	0x40012c00
 8007680:	40000400 	.word	0x40000400
 8007684:	40000800 	.word	0x40000800
 8007688:	40013400 	.word	0x40013400
 800768c:	40014000 	.word	0x40014000
 8007690:	00010007 	.word	0x00010007

08007694 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2200      	movs	r2, #0
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 f9ba 	bl	8007a20 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6a1a      	ldr	r2, [r3, #32]
 80076b2:	f241 1311 	movw	r3, #4369	; 0x1111
 80076b6:	4013      	ands	r3, r2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10f      	bne.n	80076dc <HAL_TIMEx_PWMN_Stop+0x48>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6a1a      	ldr	r2, [r3, #32]
 80076c2:	f244 4344 	movw	r3, #17476	; 0x4444
 80076c6:	4013      	ands	r3, r2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d107      	bne.n	80076dc <HAL_TIMEx_PWMN_Stop+0x48>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80076da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	6a1a      	ldr	r2, [r3, #32]
 80076e2:	f241 1311 	movw	r3, #4369	; 0x1111
 80076e6:	4013      	ands	r3, r2
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d10f      	bne.n	800770c <HAL_TIMEx_PWMN_Stop+0x78>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6a1a      	ldr	r2, [r3, #32]
 80076f2:	f244 4344 	movw	r3, #17476	; 0x4444
 80076f6:	4013      	ands	r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d107      	bne.n	800770c <HAL_TIMEx_PWMN_Stop+0x78>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f022 0201 	bic.w	r2, r2, #1
 800770a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d104      	bne.n	800771c <HAL_TIMEx_PWMN_Stop+0x88>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800771a:	e013      	b.n	8007744 <HAL_TIMEx_PWMN_Stop+0xb0>
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b04      	cmp	r3, #4
 8007720:	d104      	bne.n	800772c <HAL_TIMEx_PWMN_Stop+0x98>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800772a:	e00b      	b.n	8007744 <HAL_TIMEx_PWMN_Stop+0xb0>
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2b08      	cmp	r3, #8
 8007730:	d104      	bne.n	800773c <HAL_TIMEx_PWMN_Stop+0xa8>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800773a:	e003      	b.n	8007744 <HAL_TIMEx_PWMN_Stop+0xb0>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3708      	adds	r7, #8
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
	...

08007750 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007760:	2b01      	cmp	r3, #1
 8007762:	d101      	bne.n	8007768 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007764:	2302      	movs	r3, #2
 8007766:	e065      	b.n	8007834 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2202      	movs	r2, #2
 8007774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a2c      	ldr	r2, [pc, #176]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d004      	beq.n	800779c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a2b      	ldr	r2, [pc, #172]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d108      	bne.n	80077ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80077a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80077b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a1b      	ldr	r2, [pc, #108]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d018      	beq.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077de:	d013      	beq.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a18      	ldr	r2, [pc, #96]	; (8007848 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d00e      	beq.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a17      	ldr	r2, [pc, #92]	; (800784c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d009      	beq.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a12      	ldr	r2, [pc, #72]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d004      	beq.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a13      	ldr	r2, [pc, #76]	; (8007850 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d10c      	bne.n	8007822 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800780e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	68ba      	ldr	r2, [r7, #8]
 8007816:	4313      	orrs	r3, r2
 8007818:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	40012c00 	.word	0x40012c00
 8007844:	40013400 	.word	0x40013400
 8007848:	40000400 	.word	0x40000400
 800784c:	40000800 	.word	0x40000800
 8007850:	40014000 	.word	0x40014000

08007854 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800786c:	2302      	movs	r3, #2
 800786e:	e087      	b.n	8007980 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	68db      	ldr	r3, [r3, #12]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	4313      	orrs	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	041b      	lsls	r3, r3, #16
 80078e6:	4313      	orrs	r3, r2
 80078e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a27      	ldr	r2, [pc, #156]	; (800798c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d004      	beq.n	80078fe <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a25      	ldr	r2, [pc, #148]	; (8007990 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d106      	bne.n	800790c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	4313      	orrs	r3, r2
 800790a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a1e      	ldr	r2, [pc, #120]	; (800798c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d004      	beq.n	8007920 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a1d      	ldr	r2, [pc, #116]	; (8007990 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d126      	bne.n	800796e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792a:	051b      	lsls	r3, r3, #20
 800792c:	4313      	orrs	r3, r2
 800792e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007948:	4313      	orrs	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a0e      	ldr	r2, [pc, #56]	; (800798c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d004      	beq.n	8007960 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a0d      	ldr	r2, [pc, #52]	; (8007990 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d106      	bne.n	800796e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800796a:	4313      	orrs	r3, r2
 800796c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68fa      	ldr	r2, [r7, #12]
 8007974:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	40012c00 	.word	0x40012c00
 8007990:	40013400 	.word	0x40013400

08007994 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800799c:	bf00      	nop
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079b0:	bf00      	nop
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	f003 031f 	and.w	r3, r3, #31
 8007a32:	2204      	movs	r2, #4
 8007a34:	fa02 f303 	lsl.w	r3, r2, r3
 8007a38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6a1a      	ldr	r2, [r3, #32]
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	43db      	mvns	r3, r3
 8007a42:	401a      	ands	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6a1a      	ldr	r2, [r3, #32]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f003 031f 	and.w	r3, r3, #31
 8007a52:	6879      	ldr	r1, [r7, #4]
 8007a54:	fa01 f303 	lsl.w	r3, r1, r3
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	621a      	str	r2, [r3, #32]
}
 8007a5e:	bf00      	nop
 8007a60:	371c      	adds	r7, #28
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b082      	sub	sp, #8
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d101      	bne.n	8007a7c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e042      	b.n	8007b02 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d106      	bne.n	8007a94 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7fa fad4 	bl	800203c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2224      	movs	r2, #36	; 0x24
 8007a98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 0201 	bic.w	r2, r2, #1
 8007aaa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 fc51 	bl	8008354 <UART_SetConfig>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d101      	bne.n	8007abc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e022      	b.n	8007b02 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 ff11 	bl	80088ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ad8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	689a      	ldr	r2, [r3, #8]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ae8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f042 0201 	orr.w	r2, r2, #1
 8007af8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 ff98 	bl	8008a30 <UART_CheckIdleState>
 8007b00:	4603      	mov	r3, r0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b08a      	sub	sp, #40	; 0x28
 8007b0e:	af02      	add	r7, sp, #8
 8007b10:	60f8      	str	r0, [r7, #12]
 8007b12:	60b9      	str	r1, [r7, #8]
 8007b14:	603b      	str	r3, [r7, #0]
 8007b16:	4613      	mov	r3, r2
 8007b18:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b20:	2b20      	cmp	r3, #32
 8007b22:	f040 8083 	bne.w	8007c2c <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d002      	beq.n	8007b32 <HAL_UART_Transmit+0x28>
 8007b2c:	88fb      	ldrh	r3, [r7, #6]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e07b      	b.n	8007c2e <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d101      	bne.n	8007b44 <HAL_UART_Transmit+0x3a>
 8007b40:	2302      	movs	r3, #2
 8007b42:	e074      	b.n	8007c2e <HAL_UART_Transmit+0x124>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2221      	movs	r2, #33	; 0x21
 8007b58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b5c:	f7fa fcdc 	bl	8002518 <HAL_GetTick>
 8007b60:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	88fa      	ldrh	r2, [r7, #6]
 8007b66:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	88fa      	ldrh	r2, [r7, #6]
 8007b6e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b7a:	d108      	bne.n	8007b8e <HAL_UART_Transmit+0x84>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	691b      	ldr	r3, [r3, #16]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d104      	bne.n	8007b8e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007b84:	2300      	movs	r3, #0
 8007b86:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	61bb      	str	r3, [r7, #24]
 8007b8c:	e003      	b.n	8007b96 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b92:	2300      	movs	r3, #0
 8007b94:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007b9e:	e02c      	b.n	8007bfa <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	2180      	movs	r1, #128	; 0x80
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	f000 ff8b 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e039      	b.n	8007c2e <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d10b      	bne.n	8007bd8 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	881b      	ldrh	r3, [r3, #0]
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	3302      	adds	r3, #2
 8007bd4:	61bb      	str	r3, [r7, #24]
 8007bd6:	e007      	b.n	8007be8 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	781a      	ldrb	r2, [r3, #0]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	3301      	adds	r3, #1
 8007be6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1cc      	bne.n	8007ba0 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2140      	movs	r1, #64	; 0x40
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 ff58 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e006      	b.n	8007c2e <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2220      	movs	r2, #32
 8007c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	e000      	b.n	8007c2e <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007c2c:	2302      	movs	r3, #2
  }
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3720      	adds	r7, #32
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
	...

08007c38 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08a      	sub	sp, #40	; 0x28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	4613      	mov	r3, r2
 8007c44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c4c:	2b20      	cmp	r3, #32
 8007c4e:	d142      	bne.n	8007cd6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_UART_Receive_IT+0x24>
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e03b      	b.n	8007cd8 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d101      	bne.n	8007c6e <HAL_UART_Receive_IT+0x36>
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	e034      	b.n	8007cd8 <HAL_UART_Receive_IT+0xa0>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a17      	ldr	r2, [pc, #92]	; (8007ce0 <HAL_UART_Receive_IT+0xa8>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d01f      	beq.n	8007cc6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d018      	beq.n	8007cc6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	e853 3f00 	ldrex	r3, [r3]
 8007ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	461a      	mov	r2, r3
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb2:	623b      	str	r3, [r7, #32]
 8007cb4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb6:	69f9      	ldr	r1, [r7, #28]
 8007cb8:	6a3a      	ldr	r2, [r7, #32]
 8007cba:	e841 2300 	strex	r3, r2, [r1]
 8007cbe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1e6      	bne.n	8007c94 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	461a      	mov	r2, r3
 8007cca:	68b9      	ldr	r1, [r7, #8]
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	f000 ffc3 	bl	8008c58 <UART_Start_Receive_IT>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	e000      	b.n	8007cd8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007cd6:	2302      	movs	r3, #2
  }
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3728      	adds	r7, #40	; 0x28
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	40008000 	.word	0x40008000

08007ce4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b0ba      	sub	sp, #232	; 0xe8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	69db      	ldr	r3, [r3, #28]
 8007cf2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007d0a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007d0e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007d12:	4013      	ands	r3, r2
 8007d14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007d18:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d11b      	bne.n	8007d58 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d24:	f003 0320 	and.w	r3, r3, #32
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d015      	beq.n	8007d58 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d30:	f003 0320 	and.w	r3, r3, #32
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d105      	bne.n	8007d44 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d009      	beq.n	8007d58 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f000 82d6 	beq.w	80082fa <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	4798      	blx	r3
      }
      return;
 8007d56:	e2d0      	b.n	80082fa <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007d58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 811f 	beq.w	8007fa0 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007d62:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007d66:	4b8b      	ldr	r3, [pc, #556]	; (8007f94 <HAL_UART_IRQHandler+0x2b0>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d106      	bne.n	8007d7c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007d6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007d72:	4b89      	ldr	r3, [pc, #548]	; (8007f98 <HAL_UART_IRQHandler+0x2b4>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 8112 	beq.w	8007fa0 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d011      	beq.n	8007dac <HAL_UART_IRQHandler+0xc8>
 8007d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00b      	beq.n	8007dac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007da2:	f043 0201 	orr.w	r2, r3, #1
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d011      	beq.n	8007ddc <HAL_UART_IRQHandler+0xf8>
 8007db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dbc:	f003 0301 	and.w	r3, r3, #1
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00b      	beq.n	8007ddc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2202      	movs	r2, #2
 8007dca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007dd2:	f043 0204 	orr.w	r2, r3, #4
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de0:	f003 0304 	and.w	r3, r3, #4
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d011      	beq.n	8007e0c <HAL_UART_IRQHandler+0x128>
 8007de8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dec:	f003 0301 	and.w	r3, r3, #1
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00b      	beq.n	8007e0c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2204      	movs	r2, #4
 8007dfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e02:	f043 0202 	orr.w	r2, r3, #2
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e10:	f003 0308 	and.w	r3, r3, #8
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d017      	beq.n	8007e48 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e1c:	f003 0320 	and.w	r3, r3, #32
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d105      	bne.n	8007e30 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007e24:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007e28:	4b5a      	ldr	r3, [pc, #360]	; (8007f94 <HAL_UART_IRQHandler+0x2b0>)
 8007e2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00b      	beq.n	8007e48 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2208      	movs	r2, #8
 8007e36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e3e:	f043 0208 	orr.w	r2, r3, #8
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d012      	beq.n	8007e7a <HAL_UART_IRQHandler+0x196>
 8007e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00c      	beq.n	8007e7a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e70:	f043 0220 	orr.w	r2, r3, #32
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 823c 	beq.w	80082fe <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d013      	beq.n	8007eba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e96:	f003 0320 	and.w	r3, r3, #32
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d105      	bne.n	8007eaa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d007      	beq.n	8007eba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d003      	beq.n	8007eba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ec0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ece:	2b40      	cmp	r3, #64	; 0x40
 8007ed0:	d005      	beq.n	8007ede <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ed6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d04f      	beq.n	8007f7e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 ffe4 	bl	8008eac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eee:	2b40      	cmp	r3, #64	; 0x40
 8007ef0:	d141      	bne.n	8007f76 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3308      	adds	r3, #8
 8007ef8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f00:	e853 3f00 	ldrex	r3, [r3]
 8007f04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	3308      	adds	r3, #8
 8007f1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f1e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f2e:	e841 2300 	strex	r3, r2, [r1]
 8007f32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1d9      	bne.n	8007ef2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d013      	beq.n	8007f6e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f4a:	4a14      	ldr	r2, [pc, #80]	; (8007f9c <HAL_UART_IRQHandler+0x2b8>)
 8007f4c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fc fb24 	bl	80045a0 <HAL_DMA_Abort_IT>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d017      	beq.n	8007f8e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007f68:	4610      	mov	r0, r2
 8007f6a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f6c:	e00f      	b.n	8007f8e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f9da 	bl	8008328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f74:	e00b      	b.n	8007f8e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f9d6 	bl	8008328 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f7c:	e007      	b.n	8007f8e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 f9d2 	bl	8008328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007f8c:	e1b7      	b.n	80082fe <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8e:	bf00      	nop
    return;
 8007f90:	e1b5      	b.n	80082fe <HAL_UART_IRQHandler+0x61a>
 8007f92:	bf00      	nop
 8007f94:	10000001 	.word	0x10000001
 8007f98:	04000120 	.word	0x04000120
 8007f9c:	08008f79 	.word	0x08008f79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	f040 814a 	bne.w	800823e <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fae:	f003 0310 	and.w	r3, r3, #16
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f000 8143 	beq.w	800823e <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fbc:	f003 0310 	and.w	r3, r3, #16
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 813c 	beq.w	800823e <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2210      	movs	r2, #16
 8007fcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd8:	2b40      	cmp	r3, #64	; 0x40
 8007fda:	f040 80b5 	bne.w	8008148 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007fea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f000 8187 	beq.w	8008302 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ffe:	429a      	cmp	r2, r3
 8008000:	f080 817f 	bcs.w	8008302 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800800a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0320 	and.w	r3, r3, #32
 800801a:	2b00      	cmp	r3, #0
 800801c:	f040 8086 	bne.w	800812c <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008028:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800802c:	e853 3f00 	ldrex	r3, [r3]
 8008030:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008034:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800803c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800804a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800804e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008056:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800805a:	e841 2300 	strex	r3, r2, [r1]
 800805e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008062:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1da      	bne.n	8008020 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800807a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800807c:	f023 0301 	bic.w	r3, r3, #1
 8008080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	3308      	adds	r3, #8
 800808a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800808e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008092:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008096:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e1      	bne.n	800806a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	3308      	adds	r3, #8
 80080ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080b0:	e853 3f00 	ldrex	r3, [r3]
 80080b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80080b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3308      	adds	r3, #8
 80080c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80080cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80080d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80080d2:	e841 2300 	strex	r3, r2, [r1]
 80080d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80080d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1e3      	bne.n	80080a6 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2220      	movs	r2, #32
 80080e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080f4:	e853 3f00 	ldrex	r3, [r3]
 80080f8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80080fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080fc:	f023 0310 	bic.w	r3, r3, #16
 8008100:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	461a      	mov	r2, r3
 800810a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800810e:	65bb      	str	r3, [r7, #88]	; 0x58
 8008110:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008112:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008114:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800811c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1e4      	bne.n	80080ec <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008126:	4618      	mov	r0, r3
 8008128:	f7fc f9e1 	bl	80044ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008138:	b29b      	uxth	r3, r3
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	b29b      	uxth	r3, r3
 800813e:	4619      	mov	r1, r3
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 f8fb 	bl	800833c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008146:	e0dc      	b.n	8008302 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008154:	b29b      	uxth	r3, r3
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 80ce 	beq.w	8008306 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800816a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 80c9 	beq.w	8008306 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008184:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008188:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	461a      	mov	r2, r3
 8008192:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008196:	647b      	str	r3, [r7, #68]	; 0x44
 8008198:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800819c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800819e:	e841 2300 	strex	r3, r2, [r1]
 80081a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1e4      	bne.n	8008174 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	3308      	adds	r3, #8
 80081b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	623b      	str	r3, [r7, #32]
   return(result);
 80081ba:	6a3b      	ldr	r3, [r7, #32]
 80081bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081c0:	f023 0301 	bic.w	r3, r3, #1
 80081c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3308      	adds	r3, #8
 80081ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80081d2:	633a      	str	r2, [r7, #48]	; 0x30
 80081d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e1      	bne.n	80081aa <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2220      	movs	r2, #32
 80081ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	e853 3f00 	ldrex	r3, [r3]
 8008206:	60fb      	str	r3, [r7, #12]
   return(result);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 0310 	bic.w	r3, r3, #16
 800820e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800821c:	61fb      	str	r3, [r7, #28]
 800821e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008220:	69b9      	ldr	r1, [r7, #24]
 8008222:	69fa      	ldr	r2, [r7, #28]
 8008224:	e841 2300 	strex	r3, r2, [r1]
 8008228:	617b      	str	r3, [r7, #20]
   return(result);
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d1e4      	bne.n	80081fa <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008230:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008234:	4619      	mov	r1, r3
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f880 	bl	800833c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800823c:	e063      	b.n	8008306 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800823e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00e      	beq.n	8008268 <HAL_UART_IRQHandler+0x584>
 800824a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800824e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d008      	beq.n	8008268 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800825e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f001 fb27 	bl	80098b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008266:	e051      	b.n	800830c <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800826c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008270:	2b00      	cmp	r3, #0
 8008272:	d014      	beq.n	800829e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800827c:	2b00      	cmp	r3, #0
 800827e:	d105      	bne.n	800828c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008280:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008284:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d008      	beq.n	800829e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008290:	2b00      	cmp	r3, #0
 8008292:	d03a      	beq.n	800830a <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	4798      	blx	r3
    }
    return;
 800829c:	e035      	b.n	800830a <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800829e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d009      	beq.n	80082be <HAL_UART_IRQHandler+0x5da>
 80082aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d003      	beq.n	80082be <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 fe74 	bl	8008fa4 <UART_EndTransmit_IT>
    return;
 80082bc:	e026      	b.n	800830c <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80082be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d009      	beq.n	80082de <HAL_UART_IRQHandler+0x5fa>
 80082ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f001 fb00 	bl	80098dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082dc:	e016      	b.n	800830c <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80082de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d010      	beq.n	800830c <HAL_UART_IRQHandler+0x628>
 80082ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	da0c      	bge.n	800830c <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f001 fae8 	bl	80098c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082f8:	e008      	b.n	800830c <HAL_UART_IRQHandler+0x628>
      return;
 80082fa:	bf00      	nop
 80082fc:	e006      	b.n	800830c <HAL_UART_IRQHandler+0x628>
    return;
 80082fe:	bf00      	nop
 8008300:	e004      	b.n	800830c <HAL_UART_IRQHandler+0x628>
      return;
 8008302:	bf00      	nop
 8008304:	e002      	b.n	800830c <HAL_UART_IRQHandler+0x628>
      return;
 8008306:	bf00      	nop
 8008308:	e000      	b.n	800830c <HAL_UART_IRQHandler+0x628>
    return;
 800830a:	bf00      	nop
  }
}
 800830c:	37e8      	adds	r7, #232	; 0xe8
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop

08008314 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800831c:	bf00      	nop
 800831e:	370c      	adds	r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	460b      	mov	r3, r1
 8008346:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008358:	b08c      	sub	sp, #48	; 0x30
 800835a:	af00      	add	r7, sp, #0
 800835c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800835e:	2300      	movs	r3, #0
 8008360:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	689a      	ldr	r2, [r3, #8]
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	431a      	orrs	r2, r3
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	695b      	ldr	r3, [r3, #20]
 8008372:	431a      	orrs	r2, r3
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	69db      	ldr	r3, [r3, #28]
 8008378:	4313      	orrs	r3, r2
 800837a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	4bab      	ldr	r3, [pc, #684]	; (8008630 <UART_SetConfig+0x2dc>)
 8008384:	4013      	ands	r3, r2
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	6812      	ldr	r2, [r2, #0]
 800838a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800838c:	430b      	orrs	r3, r1
 800838e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	68da      	ldr	r2, [r3, #12]
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	430a      	orrs	r2, r1
 80083a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	699b      	ldr	r3, [r3, #24]
 80083aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4aa0      	ldr	r2, [pc, #640]	; (8008634 <UART_SetConfig+0x2e0>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d004      	beq.n	80083c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083bc:	4313      	orrs	r3, r2
 80083be:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80083ca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	6812      	ldr	r2, [r2, #0]
 80083d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083d4:	430b      	orrs	r3, r1
 80083d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083de:	f023 010f 	bic.w	r1, r3, #15
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	430a      	orrs	r2, r1
 80083ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a91      	ldr	r2, [pc, #580]	; (8008638 <UART_SetConfig+0x2e4>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d125      	bne.n	8008444 <UART_SetConfig+0xf0>
 80083f8:	4b90      	ldr	r3, [pc, #576]	; (800863c <UART_SetConfig+0x2e8>)
 80083fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083fe:	f003 0303 	and.w	r3, r3, #3
 8008402:	2b03      	cmp	r3, #3
 8008404:	d81a      	bhi.n	800843c <UART_SetConfig+0xe8>
 8008406:	a201      	add	r2, pc, #4	; (adr r2, 800840c <UART_SetConfig+0xb8>)
 8008408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840c:	0800841d 	.word	0x0800841d
 8008410:	0800842d 	.word	0x0800842d
 8008414:	08008425 	.word	0x08008425
 8008418:	08008435 	.word	0x08008435
 800841c:	2301      	movs	r3, #1
 800841e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008422:	e0d6      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008424:	2302      	movs	r3, #2
 8008426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800842a:	e0d2      	b.n	80085d2 <UART_SetConfig+0x27e>
 800842c:	2304      	movs	r3, #4
 800842e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008432:	e0ce      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008434:	2308      	movs	r3, #8
 8008436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800843a:	e0ca      	b.n	80085d2 <UART_SetConfig+0x27e>
 800843c:	2310      	movs	r3, #16
 800843e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008442:	e0c6      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a7d      	ldr	r2, [pc, #500]	; (8008640 <UART_SetConfig+0x2ec>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d138      	bne.n	80084c0 <UART_SetConfig+0x16c>
 800844e:	4b7b      	ldr	r3, [pc, #492]	; (800863c <UART_SetConfig+0x2e8>)
 8008450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008454:	f003 030c 	and.w	r3, r3, #12
 8008458:	2b0c      	cmp	r3, #12
 800845a:	d82d      	bhi.n	80084b8 <UART_SetConfig+0x164>
 800845c:	a201      	add	r2, pc, #4	; (adr r2, 8008464 <UART_SetConfig+0x110>)
 800845e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008462:	bf00      	nop
 8008464:	08008499 	.word	0x08008499
 8008468:	080084b9 	.word	0x080084b9
 800846c:	080084b9 	.word	0x080084b9
 8008470:	080084b9 	.word	0x080084b9
 8008474:	080084a9 	.word	0x080084a9
 8008478:	080084b9 	.word	0x080084b9
 800847c:	080084b9 	.word	0x080084b9
 8008480:	080084b9 	.word	0x080084b9
 8008484:	080084a1 	.word	0x080084a1
 8008488:	080084b9 	.word	0x080084b9
 800848c:	080084b9 	.word	0x080084b9
 8008490:	080084b9 	.word	0x080084b9
 8008494:	080084b1 	.word	0x080084b1
 8008498:	2300      	movs	r3, #0
 800849a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800849e:	e098      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084a0:	2302      	movs	r3, #2
 80084a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084a6:	e094      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084a8:	2304      	movs	r3, #4
 80084aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084ae:	e090      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084b0:	2308      	movs	r3, #8
 80084b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084b6:	e08c      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084b8:	2310      	movs	r3, #16
 80084ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084be:	e088      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a5f      	ldr	r2, [pc, #380]	; (8008644 <UART_SetConfig+0x2f0>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d125      	bne.n	8008516 <UART_SetConfig+0x1c2>
 80084ca:	4b5c      	ldr	r3, [pc, #368]	; (800863c <UART_SetConfig+0x2e8>)
 80084cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80084d4:	2b30      	cmp	r3, #48	; 0x30
 80084d6:	d016      	beq.n	8008506 <UART_SetConfig+0x1b2>
 80084d8:	2b30      	cmp	r3, #48	; 0x30
 80084da:	d818      	bhi.n	800850e <UART_SetConfig+0x1ba>
 80084dc:	2b20      	cmp	r3, #32
 80084de:	d00a      	beq.n	80084f6 <UART_SetConfig+0x1a2>
 80084e0:	2b20      	cmp	r3, #32
 80084e2:	d814      	bhi.n	800850e <UART_SetConfig+0x1ba>
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <UART_SetConfig+0x19a>
 80084e8:	2b10      	cmp	r3, #16
 80084ea:	d008      	beq.n	80084fe <UART_SetConfig+0x1aa>
 80084ec:	e00f      	b.n	800850e <UART_SetConfig+0x1ba>
 80084ee:	2300      	movs	r3, #0
 80084f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084f4:	e06d      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084f6:	2302      	movs	r3, #2
 80084f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084fc:	e069      	b.n	80085d2 <UART_SetConfig+0x27e>
 80084fe:	2304      	movs	r3, #4
 8008500:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008504:	e065      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008506:	2308      	movs	r3, #8
 8008508:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800850c:	e061      	b.n	80085d2 <UART_SetConfig+0x27e>
 800850e:	2310      	movs	r3, #16
 8008510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008514:	e05d      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a4b      	ldr	r2, [pc, #300]	; (8008648 <UART_SetConfig+0x2f4>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d125      	bne.n	800856c <UART_SetConfig+0x218>
 8008520:	4b46      	ldr	r3, [pc, #280]	; (800863c <UART_SetConfig+0x2e8>)
 8008522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008526:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800852a:	2bc0      	cmp	r3, #192	; 0xc0
 800852c:	d016      	beq.n	800855c <UART_SetConfig+0x208>
 800852e:	2bc0      	cmp	r3, #192	; 0xc0
 8008530:	d818      	bhi.n	8008564 <UART_SetConfig+0x210>
 8008532:	2b80      	cmp	r3, #128	; 0x80
 8008534:	d00a      	beq.n	800854c <UART_SetConfig+0x1f8>
 8008536:	2b80      	cmp	r3, #128	; 0x80
 8008538:	d814      	bhi.n	8008564 <UART_SetConfig+0x210>
 800853a:	2b00      	cmp	r3, #0
 800853c:	d002      	beq.n	8008544 <UART_SetConfig+0x1f0>
 800853e:	2b40      	cmp	r3, #64	; 0x40
 8008540:	d008      	beq.n	8008554 <UART_SetConfig+0x200>
 8008542:	e00f      	b.n	8008564 <UART_SetConfig+0x210>
 8008544:	2300      	movs	r3, #0
 8008546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800854a:	e042      	b.n	80085d2 <UART_SetConfig+0x27e>
 800854c:	2302      	movs	r3, #2
 800854e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008552:	e03e      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008554:	2304      	movs	r3, #4
 8008556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800855a:	e03a      	b.n	80085d2 <UART_SetConfig+0x27e>
 800855c:	2308      	movs	r3, #8
 800855e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008562:	e036      	b.n	80085d2 <UART_SetConfig+0x27e>
 8008564:	2310      	movs	r3, #16
 8008566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800856a:	e032      	b.n	80085d2 <UART_SetConfig+0x27e>
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a30      	ldr	r2, [pc, #192]	; (8008634 <UART_SetConfig+0x2e0>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d12a      	bne.n	80085cc <UART_SetConfig+0x278>
 8008576:	4b31      	ldr	r3, [pc, #196]	; (800863c <UART_SetConfig+0x2e8>)
 8008578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800857c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008580:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008584:	d01a      	beq.n	80085bc <UART_SetConfig+0x268>
 8008586:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800858a:	d81b      	bhi.n	80085c4 <UART_SetConfig+0x270>
 800858c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008590:	d00c      	beq.n	80085ac <UART_SetConfig+0x258>
 8008592:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008596:	d815      	bhi.n	80085c4 <UART_SetConfig+0x270>
 8008598:	2b00      	cmp	r3, #0
 800859a:	d003      	beq.n	80085a4 <UART_SetConfig+0x250>
 800859c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085a0:	d008      	beq.n	80085b4 <UART_SetConfig+0x260>
 80085a2:	e00f      	b.n	80085c4 <UART_SetConfig+0x270>
 80085a4:	2300      	movs	r3, #0
 80085a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085aa:	e012      	b.n	80085d2 <UART_SetConfig+0x27e>
 80085ac:	2302      	movs	r3, #2
 80085ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085b2:	e00e      	b.n	80085d2 <UART_SetConfig+0x27e>
 80085b4:	2304      	movs	r3, #4
 80085b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085ba:	e00a      	b.n	80085d2 <UART_SetConfig+0x27e>
 80085bc:	2308      	movs	r3, #8
 80085be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085c2:	e006      	b.n	80085d2 <UART_SetConfig+0x27e>
 80085c4:	2310      	movs	r3, #16
 80085c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085ca:	e002      	b.n	80085d2 <UART_SetConfig+0x27e>
 80085cc:	2310      	movs	r3, #16
 80085ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a17      	ldr	r2, [pc, #92]	; (8008634 <UART_SetConfig+0x2e0>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	f040 80a8 	bne.w	800872e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80085e2:	2b08      	cmp	r3, #8
 80085e4:	d834      	bhi.n	8008650 <UART_SetConfig+0x2fc>
 80085e6:	a201      	add	r2, pc, #4	; (adr r2, 80085ec <UART_SetConfig+0x298>)
 80085e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ec:	08008611 	.word	0x08008611
 80085f0:	08008651 	.word	0x08008651
 80085f4:	08008619 	.word	0x08008619
 80085f8:	08008651 	.word	0x08008651
 80085fc:	0800861f 	.word	0x0800861f
 8008600:	08008651 	.word	0x08008651
 8008604:	08008651 	.word	0x08008651
 8008608:	08008651 	.word	0x08008651
 800860c:	08008627 	.word	0x08008627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008610:	f7fd f894 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 8008614:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008616:	e021      	b.n	800865c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008618:	4b0c      	ldr	r3, [pc, #48]	; (800864c <UART_SetConfig+0x2f8>)
 800861a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800861c:	e01e      	b.n	800865c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800861e:	f7fd f81f 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8008622:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008624:	e01a      	b.n	800865c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800862a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800862c:	e016      	b.n	800865c <UART_SetConfig+0x308>
 800862e:	bf00      	nop
 8008630:	cfff69f3 	.word	0xcfff69f3
 8008634:	40008000 	.word	0x40008000
 8008638:	40013800 	.word	0x40013800
 800863c:	40021000 	.word	0x40021000
 8008640:	40004400 	.word	0x40004400
 8008644:	40004800 	.word	0x40004800
 8008648:	40004c00 	.word	0x40004c00
 800864c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800865a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	2b00      	cmp	r3, #0
 8008660:	f000 812a 	beq.w	80088b8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008668:	4a9e      	ldr	r2, [pc, #632]	; (80088e4 <UART_SetConfig+0x590>)
 800866a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800866e:	461a      	mov	r2, r3
 8008670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008672:	fbb3 f3f2 	udiv	r3, r3, r2
 8008676:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	4613      	mov	r3, r2
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	4413      	add	r3, r2
 8008682:	69ba      	ldr	r2, [r7, #24]
 8008684:	429a      	cmp	r2, r3
 8008686:	d305      	bcc.n	8008694 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800868e:	69ba      	ldr	r2, [r7, #24]
 8008690:	429a      	cmp	r2, r3
 8008692:	d903      	bls.n	800869c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008694:	2301      	movs	r3, #1
 8008696:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800869a:	e10d      	b.n	80088b8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	2200      	movs	r2, #0
 80086a0:	60bb      	str	r3, [r7, #8]
 80086a2:	60fa      	str	r2, [r7, #12]
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086a8:	4a8e      	ldr	r2, [pc, #568]	; (80088e4 <UART_SetConfig+0x590>)
 80086aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	2200      	movs	r2, #0
 80086b2:	603b      	str	r3, [r7, #0]
 80086b4:	607a      	str	r2, [r7, #4]
 80086b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086be:	f7f8 fafb 	bl	8000cb8 <__aeabi_uldivmod>
 80086c2:	4602      	mov	r2, r0
 80086c4:	460b      	mov	r3, r1
 80086c6:	4610      	mov	r0, r2
 80086c8:	4619      	mov	r1, r3
 80086ca:	f04f 0200 	mov.w	r2, #0
 80086ce:	f04f 0300 	mov.w	r3, #0
 80086d2:	020b      	lsls	r3, r1, #8
 80086d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80086d8:	0202      	lsls	r2, r0, #8
 80086da:	6979      	ldr	r1, [r7, #20]
 80086dc:	6849      	ldr	r1, [r1, #4]
 80086de:	0849      	lsrs	r1, r1, #1
 80086e0:	2000      	movs	r0, #0
 80086e2:	460c      	mov	r4, r1
 80086e4:	4605      	mov	r5, r0
 80086e6:	eb12 0804 	adds.w	r8, r2, r4
 80086ea:	eb43 0905 	adc.w	r9, r3, r5
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	469a      	mov	sl, r3
 80086f6:	4693      	mov	fp, r2
 80086f8:	4652      	mov	r2, sl
 80086fa:	465b      	mov	r3, fp
 80086fc:	4640      	mov	r0, r8
 80086fe:	4649      	mov	r1, r9
 8008700:	f7f8 fada 	bl	8000cb8 <__aeabi_uldivmod>
 8008704:	4602      	mov	r2, r0
 8008706:	460b      	mov	r3, r1
 8008708:	4613      	mov	r3, r2
 800870a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008712:	d308      	bcc.n	8008726 <UART_SetConfig+0x3d2>
 8008714:	6a3b      	ldr	r3, [r7, #32]
 8008716:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800871a:	d204      	bcs.n	8008726 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a3a      	ldr	r2, [r7, #32]
 8008722:	60da      	str	r2, [r3, #12]
 8008724:	e0c8      	b.n	80088b8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800872c:	e0c4      	b.n	80088b8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008736:	d167      	bne.n	8008808 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008738:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800873c:	2b08      	cmp	r3, #8
 800873e:	d828      	bhi.n	8008792 <UART_SetConfig+0x43e>
 8008740:	a201      	add	r2, pc, #4	; (adr r2, 8008748 <UART_SetConfig+0x3f4>)
 8008742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008746:	bf00      	nop
 8008748:	0800876d 	.word	0x0800876d
 800874c:	08008775 	.word	0x08008775
 8008750:	0800877d 	.word	0x0800877d
 8008754:	08008793 	.word	0x08008793
 8008758:	08008783 	.word	0x08008783
 800875c:	08008793 	.word	0x08008793
 8008760:	08008793 	.word	0x08008793
 8008764:	08008793 	.word	0x08008793
 8008768:	0800878b 	.word	0x0800878b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800876c:	f7fc ffe6 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 8008770:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008772:	e014      	b.n	800879e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008774:	f7fc fff8 	bl	8005768 <HAL_RCC_GetPCLK2Freq>
 8008778:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800877a:	e010      	b.n	800879e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800877c:	4b5a      	ldr	r3, [pc, #360]	; (80088e8 <UART_SetConfig+0x594>)
 800877e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008780:	e00d      	b.n	800879e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008782:	f7fc ff6d 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8008786:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008788:	e009      	b.n	800879e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800878a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800878e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008790:	e005      	b.n	800879e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008792:	2300      	movs	r3, #0
 8008794:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800879c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800879e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 8089 	beq.w	80088b8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087aa:	4a4e      	ldr	r2, [pc, #312]	; (80088e4 <UART_SetConfig+0x590>)
 80087ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087b0:	461a      	mov	r2, r3
 80087b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80087b8:	005a      	lsls	r2, r3, #1
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	085b      	lsrs	r3, r3, #1
 80087c0:	441a      	add	r2, r3
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	2b0f      	cmp	r3, #15
 80087d0:	d916      	bls.n	8008800 <UART_SetConfig+0x4ac>
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d8:	d212      	bcs.n	8008800 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087da:	6a3b      	ldr	r3, [r7, #32]
 80087dc:	b29b      	uxth	r3, r3
 80087de:	f023 030f 	bic.w	r3, r3, #15
 80087e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087e4:	6a3b      	ldr	r3, [r7, #32]
 80087e6:	085b      	lsrs	r3, r3, #1
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	f003 0307 	and.w	r3, r3, #7
 80087ee:	b29a      	uxth	r2, r3
 80087f0:	8bfb      	ldrh	r3, [r7, #30]
 80087f2:	4313      	orrs	r3, r2
 80087f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	8bfa      	ldrh	r2, [r7, #30]
 80087fc:	60da      	str	r2, [r3, #12]
 80087fe:	e05b      	b.n	80088b8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008806:	e057      	b.n	80088b8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008808:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800880c:	2b08      	cmp	r3, #8
 800880e:	d828      	bhi.n	8008862 <UART_SetConfig+0x50e>
 8008810:	a201      	add	r2, pc, #4	; (adr r2, 8008818 <UART_SetConfig+0x4c4>)
 8008812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008816:	bf00      	nop
 8008818:	0800883d 	.word	0x0800883d
 800881c:	08008845 	.word	0x08008845
 8008820:	0800884d 	.word	0x0800884d
 8008824:	08008863 	.word	0x08008863
 8008828:	08008853 	.word	0x08008853
 800882c:	08008863 	.word	0x08008863
 8008830:	08008863 	.word	0x08008863
 8008834:	08008863 	.word	0x08008863
 8008838:	0800885b 	.word	0x0800885b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800883c:	f7fc ff7e 	bl	800573c <HAL_RCC_GetPCLK1Freq>
 8008840:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008842:	e014      	b.n	800886e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008844:	f7fc ff90 	bl	8005768 <HAL_RCC_GetPCLK2Freq>
 8008848:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800884a:	e010      	b.n	800886e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800884c:	4b26      	ldr	r3, [pc, #152]	; (80088e8 <UART_SetConfig+0x594>)
 800884e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008850:	e00d      	b.n	800886e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008852:	f7fc ff05 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8008856:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008858:	e009      	b.n	800886e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800885a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800885e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008860:	e005      	b.n	800886e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008862:	2300      	movs	r3, #0
 8008864:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800886c:	bf00      	nop
    }

    if (pclk != 0U)
 800886e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008870:	2b00      	cmp	r3, #0
 8008872:	d021      	beq.n	80088b8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008878:	4a1a      	ldr	r2, [pc, #104]	; (80088e4 <UART_SetConfig+0x590>)
 800887a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800887e:	461a      	mov	r2, r3
 8008880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008882:	fbb3 f2f2 	udiv	r2, r3, r2
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	085b      	lsrs	r3, r3, #1
 800888c:	441a      	add	r2, r3
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	fbb2 f3f3 	udiv	r3, r2, r3
 8008896:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008898:	6a3b      	ldr	r3, [r7, #32]
 800889a:	2b0f      	cmp	r3, #15
 800889c:	d909      	bls.n	80088b2 <UART_SetConfig+0x55e>
 800889e:	6a3b      	ldr	r3, [r7, #32]
 80088a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088a4:	d205      	bcs.n	80088b2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80088a6:	6a3b      	ldr	r3, [r7, #32]
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	60da      	str	r2, [r3, #12]
 80088b0:	e002      	b.n	80088b8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	2201      	movs	r2, #1
 80088bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	2200      	movs	r2, #0
 80088cc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2200      	movs	r2, #0
 80088d2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80088d4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3730      	adds	r7, #48	; 0x30
 80088dc:	46bd      	mov	sp, r7
 80088de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088e2:	bf00      	nop
 80088e4:	0800cdc0 	.word	0x0800cdc0
 80088e8:	00f42400 	.word	0x00f42400

080088ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00a      	beq.n	8008916 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	f003 0302 	and.w	r3, r3, #2
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00a      	beq.n	8008938 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	430a      	orrs	r2, r1
 8008936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800893c:	f003 0304 	and.w	r3, r3, #4
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00a      	beq.n	800895a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	430a      	orrs	r2, r1
 8008958:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800895e:	f003 0308 	and.w	r3, r3, #8
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00a      	beq.n	800897c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	430a      	orrs	r2, r1
 800897a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008980:	f003 0310 	and.w	r3, r3, #16
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00a      	beq.n	800899e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	430a      	orrs	r2, r1
 800899c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a2:	f003 0320 	and.w	r3, r3, #32
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d00a      	beq.n	80089c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	430a      	orrs	r2, r1
 80089be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d01a      	beq.n	8008a02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	430a      	orrs	r2, r1
 80089e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089ea:	d10a      	bne.n	8008a02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	430a      	orrs	r2, r1
 8008a00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00a      	beq.n	8008a24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	430a      	orrs	r2, r1
 8008a22:	605a      	str	r2, [r3, #4]
  }
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af02      	add	r7, sp, #8
 8008a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a40:	f7f9 fd6a 	bl	8002518 <HAL_GetTick>
 8008a44:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 0308 	and.w	r3, r3, #8
 8008a50:	2b08      	cmp	r3, #8
 8008a52:	d10e      	bne.n	8008a72 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f82f 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d001      	beq.n	8008a72 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e025      	b.n	8008abe <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f003 0304 	and.w	r3, r3, #4
 8008a7c:	2b04      	cmp	r3, #4
 8008a7e:	d10e      	bne.n	8008a9e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 f819 	bl	8008ac6 <UART_WaitOnFlagUntilTimeout>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d001      	beq.n	8008a9e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	e00f      	b.n	8008abe <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2220      	movs	r2, #32
 8008aa2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2220      	movs	r2, #32
 8008aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3710      	adds	r7, #16
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ac6:	b580      	push	{r7, lr}
 8008ac8:	b09c      	sub	sp, #112	; 0x70
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	60f8      	str	r0, [r7, #12]
 8008ace:	60b9      	str	r1, [r7, #8]
 8008ad0:	603b      	str	r3, [r7, #0]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ad6:	e0a9      	b.n	8008c2c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ad8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ade:	f000 80a5 	beq.w	8008c2c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ae2:	f7f9 fd19 	bl	8002518 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d302      	bcc.n	8008af8 <UART_WaitOnFlagUntilTimeout+0x32>
 8008af2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d140      	bne.n	8008b7a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008b06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008b0c:	667b      	str	r3, [r7, #100]	; 0x64
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	461a      	mov	r2, r3
 8008b14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008b16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b18:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008b1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e6      	bne.n	8008af8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3308      	adds	r3, #8
 8008b30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b34:	e853 3f00 	ldrex	r3, [r3]
 8008b38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3c:	f023 0301 	bic.w	r3, r3, #1
 8008b40:	663b      	str	r3, [r7, #96]	; 0x60
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	3308      	adds	r3, #8
 8008b48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008b4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8008b4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008b50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b52:	e841 2300 	strex	r3, r2, [r1]
 8008b56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1e5      	bne.n	8008b2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2220      	movs	r2, #32
 8008b62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2220      	movs	r2, #32
 8008b6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e069      	b.n	8008c4e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 0304 	and.w	r3, r3, #4
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d051      	beq.n	8008c2c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b96:	d149      	bne.n	8008c2c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ba0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008baa:	e853 3f00 	ldrex	r3, [r3]
 8008bae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008bb6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bc0:	637b      	str	r3, [r7, #52]	; 0x34
 8008bc2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008bc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e6      	bne.n	8008ba2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	3308      	adds	r3, #8
 8008bda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	e853 3f00 	ldrex	r3, [r3]
 8008be2:	613b      	str	r3, [r7, #16]
   return(result);
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	f023 0301 	bic.w	r3, r3, #1
 8008bea:	66bb      	str	r3, [r7, #104]	; 0x68
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3308      	adds	r3, #8
 8008bf2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008bf4:	623a      	str	r2, [r7, #32]
 8008bf6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf8:	69f9      	ldr	r1, [r7, #28]
 8008bfa:	6a3a      	ldr	r2, [r7, #32]
 8008bfc:	e841 2300 	strex	r3, r2, [r1]
 8008c00:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d1e5      	bne.n	8008bd4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2220      	movs	r2, #32
 8008c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2220      	movs	r2, #32
 8008c14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2220      	movs	r2, #32
 8008c1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	e010      	b.n	8008c4e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	69da      	ldr	r2, [r3, #28]
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	4013      	ands	r3, r2
 8008c36:	68ba      	ldr	r2, [r7, #8]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	bf0c      	ite	eq
 8008c3c:	2301      	moveq	r3, #1
 8008c3e:	2300      	movne	r3, #0
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	461a      	mov	r2, r3
 8008c44:	79fb      	ldrb	r3, [r7, #7]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	f43f af46 	beq.w	8008ad8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3770      	adds	r7, #112	; 0x70
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b0a3      	sub	sp, #140	; 0x8c
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	4613      	mov	r3, r2
 8008c64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	88fa      	ldrh	r2, [r7, #6]
 8008c70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	88fa      	ldrh	r2, [r7, #6]
 8008c78:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c8a:	d10e      	bne.n	8008caa <UART_Start_Receive_IT+0x52>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d105      	bne.n	8008ca0 <UART_Start_Receive_IT+0x48>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008c9a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c9e:	e02d      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	22ff      	movs	r2, #255	; 0xff
 8008ca4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008ca8:	e028      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d10d      	bne.n	8008cce <UART_Start_Receive_IT+0x76>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d104      	bne.n	8008cc4 <UART_Start_Receive_IT+0x6c>
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	22ff      	movs	r2, #255	; 0xff
 8008cbe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008cc2:	e01b      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	227f      	movs	r2, #127	; 0x7f
 8008cc8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008ccc:	e016      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008cd6:	d10d      	bne.n	8008cf4 <UART_Start_Receive_IT+0x9c>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d104      	bne.n	8008cea <UART_Start_Receive_IT+0x92>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	227f      	movs	r2, #127	; 0x7f
 8008ce4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008ce8:	e008      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	223f      	movs	r2, #63	; 0x3f
 8008cee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008cf2:	e003      	b.n	8008cfc <UART_Start_Receive_IT+0xa4>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2222      	movs	r2, #34	; 0x22
 8008d08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3308      	adds	r3, #8
 8008d12:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d16:	e853 3f00 	ldrex	r3, [r3]
 8008d1a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008d1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d1e:	f043 0301 	orr.w	r3, r3, #1
 8008d22:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	3308      	adds	r3, #8
 8008d2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008d30:	673a      	str	r2, [r7, #112]	; 0x70
 8008d32:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d34:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008d36:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008d38:	e841 2300 	strex	r3, r2, [r1]
 8008d3c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8008d3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e3      	bne.n	8008d0c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d4c:	d153      	bne.n	8008df6 <UART_Start_Receive_IT+0x19e>
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008d54:	88fa      	ldrh	r2, [r7, #6]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d34d      	bcc.n	8008df6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d62:	d107      	bne.n	8008d74 <UART_Start_Receive_IT+0x11c>
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d103      	bne.n	8008d74 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	4a4b      	ldr	r2, [pc, #300]	; (8008e9c <UART_Start_Receive_IT+0x244>)
 8008d70:	671a      	str	r2, [r3, #112]	; 0x70
 8008d72:	e002      	b.n	8008d7a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	4a4a      	ldr	r2, [pc, #296]	; (8008ea0 <UART_Start_Receive_IT+0x248>)
 8008d78:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d01a      	beq.n	8008dc0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d92:	e853 3f00 	ldrex	r3, [r3]
 8008d96:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008d98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	461a      	mov	r2, r3
 8008da8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008dac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dae:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008db2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008db4:	e841 2300 	strex	r3, r2, [r1]
 8008db8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e4      	bne.n	8008d8a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dca:	e853 3f00 	ldrex	r3, [r3]
 8008dce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dd6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3308      	adds	r3, #8
 8008dde:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008de0:	64ba      	str	r2, [r7, #72]	; 0x48
 8008de2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008de6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008de8:	e841 2300 	strex	r3, r2, [r1]
 8008dec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008dee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1e5      	bne.n	8008dc0 <UART_Start_Receive_IT+0x168>
 8008df4:	e04a      	b.n	8008e8c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dfe:	d107      	bne.n	8008e10 <UART_Start_Receive_IT+0x1b8>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	691b      	ldr	r3, [r3, #16]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d103      	bne.n	8008e10 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	4a26      	ldr	r2, [pc, #152]	; (8008ea4 <UART_Start_Receive_IT+0x24c>)
 8008e0c:	671a      	str	r2, [r3, #112]	; 0x70
 8008e0e:	e002      	b.n	8008e16 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4a25      	ldr	r2, [pc, #148]	; (8008ea8 <UART_Start_Receive_IT+0x250>)
 8008e14:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d019      	beq.n	8008e5a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e36:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008e3a:	677b      	str	r3, [r7, #116]	; 0x74
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e44:	637b      	str	r3, [r7, #52]	; 0x34
 8008e46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008e4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e4c:	e841 2300 	strex	r3, r2, [r1]
 8008e50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d1e6      	bne.n	8008e26 <UART_Start_Receive_IT+0x1ce>
 8008e58:	e018      	b.n	8008e8c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	e853 3f00 	ldrex	r3, [r3]
 8008e66:	613b      	str	r3, [r7, #16]
   return(result);
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	f043 0320 	orr.w	r3, r3, #32
 8008e6e:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	461a      	mov	r2, r3
 8008e76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e78:	623b      	str	r3, [r7, #32]
 8008e7a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e7c:	69f9      	ldr	r1, [r7, #28]
 8008e7e:	6a3a      	ldr	r2, [r7, #32]
 8008e80:	e841 2300 	strex	r3, r2, [r1]
 8008e84:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1e6      	bne.n	8008e5a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8008e8c:	2300      	movs	r3, #0
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	378c      	adds	r7, #140	; 0x8c
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	080095b5 	.word	0x080095b5
 8008ea0:	080092bd 	.word	0x080092bd
 8008ea4:	0800915b 	.word	0x0800915b
 8008ea8:	08008ffb 	.word	0x08008ffb

08008eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b095      	sub	sp, #84	; 0x54
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8008ed4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ed8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e6      	bne.n	8008eb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	3308      	adds	r3, #8
 8008eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eee:	6a3b      	ldr	r3, [r7, #32]
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008efc:	f023 0301 	bic.w	r3, r3, #1
 8008f00:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3308      	adds	r3, #8
 8008f08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e3      	bne.n	8008ee6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d118      	bne.n	8008f58 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	e853 3f00 	ldrex	r3, [r3]
 8008f32:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	f023 0310 	bic.w	r3, r3, #16
 8008f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	461a      	mov	r2, r3
 8008f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f44:	61bb      	str	r3, [r7, #24]
 8008f46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f48:	6979      	ldr	r1, [r7, #20]
 8008f4a:	69ba      	ldr	r2, [r7, #24]
 8008f4c:	e841 2300 	strex	r3, r2, [r1]
 8008f50:	613b      	str	r3, [r7, #16]
   return(result);
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1e6      	bne.n	8008f26 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2220      	movs	r2, #32
 8008f5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008f6c:	bf00      	nop
 8008f6e:	3754      	adds	r7, #84	; 0x54
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f7ff f9c6 	bl	8008328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f9c:	bf00      	nop
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b088      	sub	sp, #32
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	e853 3f00 	ldrex	r3, [r3]
 8008fb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fc0:	61fb      	str	r3, [r7, #28]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	61bb      	str	r3, [r7, #24]
 8008fcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fce:	6979      	ldr	r1, [r7, #20]
 8008fd0:	69ba      	ldr	r2, [r7, #24]
 8008fd2:	e841 2300 	strex	r3, r2, [r1]
 8008fd6:	613b      	str	r3, [r7, #16]
   return(result);
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d1e6      	bne.n	8008fac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2220      	movs	r2, #32
 8008fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff f991 	bl	8008314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ff2:	bf00      	nop
 8008ff4:	3720      	adds	r7, #32
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b096      	sub	sp, #88	; 0x58
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009008:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009012:	2b22      	cmp	r3, #34	; 0x22
 8009014:	f040 8095 	bne.w	8009142 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009022:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009026:	b2d9      	uxtb	r1, r3
 8009028:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800902c:	b2da      	uxtb	r2, r3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009032:	400a      	ands	r2, r1
 8009034:	b2d2      	uxtb	r2, r2
 8009036:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800903c:	1c5a      	adds	r2, r3, #1
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009048:	b29b      	uxth	r3, r3
 800904a:	3b01      	subs	r3, #1
 800904c:	b29a      	uxth	r2, r3
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800905a:	b29b      	uxth	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d178      	bne.n	8009152 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009068:	e853 3f00 	ldrex	r3, [r3]
 800906c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800906e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009070:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009074:	653b      	str	r3, [r7, #80]	; 0x50
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	461a      	mov	r2, r3
 800907c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800907e:	647b      	str	r3, [r7, #68]	; 0x44
 8009080:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009084:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009086:	e841 2300 	strex	r3, r2, [r1]
 800908a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800908c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1e6      	bne.n	8009060 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3308      	adds	r3, #8
 8009098:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	623b      	str	r3, [r7, #32]
   return(result);
 80090a2:	6a3b      	ldr	r3, [r7, #32]
 80090a4:	f023 0301 	bic.w	r3, r3, #1
 80090a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3308      	adds	r3, #8
 80090b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090b2:	633a      	str	r2, [r7, #48]	; 0x30
 80090b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80090b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80090c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e5      	bne.n	8009092 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2220      	movs	r2, #32
 80090ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d12e      	bne.n	800913a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	e853 3f00 	ldrex	r3, [r3]
 80090ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f023 0310 	bic.w	r3, r3, #16
 80090f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	461a      	mov	r2, r3
 80090fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009100:	61fb      	str	r3, [r7, #28]
 8009102:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009104:	69b9      	ldr	r1, [r7, #24]
 8009106:	69fa      	ldr	r2, [r7, #28]
 8009108:	e841 2300 	strex	r3, r2, [r1]
 800910c:	617b      	str	r3, [r7, #20]
   return(result);
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1e6      	bne.n	80090e2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	69db      	ldr	r3, [r3, #28]
 800911a:	f003 0310 	and.w	r3, r3, #16
 800911e:	2b10      	cmp	r3, #16
 8009120:	d103      	bne.n	800912a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2210      	movs	r2, #16
 8009128:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009130:	4619      	mov	r1, r3
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7ff f902 	bl	800833c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009138:	e00b      	b.n	8009152 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f7f8 fdba 	bl	8001cb4 <HAL_UART_RxCpltCallback>
}
 8009140:	e007      	b.n	8009152 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	699a      	ldr	r2, [r3, #24]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f042 0208 	orr.w	r2, r2, #8
 8009150:	619a      	str	r2, [r3, #24]
}
 8009152:	bf00      	nop
 8009154:	3758      	adds	r7, #88	; 0x58
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b096      	sub	sp, #88	; 0x58
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009168:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009172:	2b22      	cmp	r3, #34	; 0x22
 8009174:	f040 8095 	bne.w	80092a2 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009186:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009188:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800918c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009190:	4013      	ands	r3, r2
 8009192:	b29a      	uxth	r2, r3
 8009194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009196:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800919c:	1c9a      	adds	r2, r3, #2
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	3b01      	subs	r3, #1
 80091ac:	b29a      	uxth	r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d178      	bne.n	80092b2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091c8:	e853 3f00 	ldrex	r3, [r3]
 80091cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80091d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091de:	643b      	str	r3, [r7, #64]	; 0x40
 80091e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80091e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e6      	bne.n	80091c0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	3308      	adds	r3, #8
 80091f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	e853 3f00 	ldrex	r3, [r3]
 8009200:	61fb      	str	r3, [r7, #28]
   return(result);
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	f023 0301 	bic.w	r3, r3, #1
 8009208:	64bb      	str	r3, [r7, #72]	; 0x48
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	3308      	adds	r3, #8
 8009210:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009212:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009214:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009216:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800921a:	e841 2300 	strex	r3, r2, [r1]
 800921e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1e5      	bne.n	80091f2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2220      	movs	r2, #32
 800922a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009238:	2b01      	cmp	r3, #1
 800923a:	d12e      	bne.n	800929a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	e853 3f00 	ldrex	r3, [r3]
 800924e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f023 0310 	bic.w	r3, r3, #16
 8009256:	647b      	str	r3, [r7, #68]	; 0x44
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	461a      	mov	r2, r3
 800925e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009260:	61bb      	str	r3, [r7, #24]
 8009262:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009264:	6979      	ldr	r1, [r7, #20]
 8009266:	69ba      	ldr	r2, [r7, #24]
 8009268:	e841 2300 	strex	r3, r2, [r1]
 800926c:	613b      	str	r3, [r7, #16]
   return(result);
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d1e6      	bne.n	8009242 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	f003 0310 	and.w	r3, r3, #16
 800927e:	2b10      	cmp	r3, #16
 8009280:	d103      	bne.n	800928a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2210      	movs	r2, #16
 8009288:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009290:	4619      	mov	r1, r3
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f7ff f852 	bl	800833c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009298:	e00b      	b.n	80092b2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7f8 fd0a 	bl	8001cb4 <HAL_UART_RxCpltCallback>
}
 80092a0:	e007      	b.n	80092b2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	699a      	ldr	r2, [r3, #24]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f042 0208 	orr.w	r2, r2, #8
 80092b0:	619a      	str	r2, [r3, #24]
}
 80092b2:	bf00      	nop
 80092b4:	3758      	adds	r7, #88	; 0x58
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
	...

080092bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b0a6      	sub	sp, #152	; 0x98
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80092ca:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	69db      	ldr	r3, [r3, #28]
 80092d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092f2:	2b22      	cmp	r3, #34	; 0x22
 80092f4:	f040 814f 	bne.w	8009596 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80092fe:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009302:	e0f6      	b.n	80094f2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800930a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800930e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8009312:	b2d9      	uxtb	r1, r3
 8009314:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009318:	b2da      	uxtb	r2, r3
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800931e:	400a      	ands	r2, r1
 8009320:	b2d2      	uxtb	r2, r2
 8009322:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009328:	1c5a      	adds	r2, r3, #1
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009334:	b29b      	uxth	r3, r3
 8009336:	3b01      	subs	r3, #1
 8009338:	b29a      	uxth	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	69db      	ldr	r3, [r3, #28]
 8009346:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800934a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800934e:	f003 0307 	and.w	r3, r3, #7
 8009352:	2b00      	cmp	r3, #0
 8009354:	d053      	beq.n	80093fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009356:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800935a:	f003 0301 	and.w	r3, r3, #1
 800935e:	2b00      	cmp	r3, #0
 8009360:	d011      	beq.n	8009386 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009362:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00b      	beq.n	8009386 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	2201      	movs	r2, #1
 8009374:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800937c:	f043 0201 	orr.w	r2, r3, #1
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009386:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800938a:	f003 0302 	and.w	r3, r3, #2
 800938e:	2b00      	cmp	r3, #0
 8009390:	d011      	beq.n	80093b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009392:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00b      	beq.n	80093b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2202      	movs	r2, #2
 80093a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ac:	f043 0204 	orr.w	r2, r3, #4
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80093ba:	f003 0304 	and.w	r3, r3, #4
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d011      	beq.n	80093e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80093c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00b      	beq.n	80093e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2204      	movs	r2, #4
 80093d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093dc:	f043 0202 	orr.w	r2, r3, #2
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d006      	beq.n	80093fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7fe ff99 	bl	8008328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009404:	b29b      	uxth	r3, r3
 8009406:	2b00      	cmp	r3, #0
 8009408:	d173      	bne.n	80094f2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009410:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009412:	e853 3f00 	ldrex	r3, [r3]
 8009416:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009418:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800941a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800941e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	461a      	mov	r2, r3
 8009428:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800942c:	66bb      	str	r3, [r7, #104]	; 0x68
 800942e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009430:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009432:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009434:	e841 2300 	strex	r3, r2, [r1]
 8009438:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800943a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1e4      	bne.n	800940a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	3308      	adds	r3, #8
 8009446:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009448:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800944a:	e853 3f00 	ldrex	r3, [r3]
 800944e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009452:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009456:	f023 0301 	bic.w	r3, r3, #1
 800945a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3308      	adds	r3, #8
 8009462:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009464:	657a      	str	r2, [r7, #84]	; 0x54
 8009466:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800946a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800946c:	e841 2300 	strex	r3, r2, [r1]
 8009470:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009472:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e3      	bne.n	8009440 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2220      	movs	r2, #32
 800947c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2200      	movs	r2, #0
 8009484:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800948a:	2b01      	cmp	r3, #1
 800948c:	d12e      	bne.n	80094ec <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800949c:	e853 3f00 	ldrex	r3, [r3]
 80094a0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80094a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a4:	f023 0310 	bic.w	r3, r3, #16
 80094a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	461a      	mov	r2, r3
 80094b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094b2:	643b      	str	r3, [r7, #64]	; 0x40
 80094b4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80094b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094ba:	e841 2300 	strex	r3, r2, [r1]
 80094be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1e6      	bne.n	8009494 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	69db      	ldr	r3, [r3, #28]
 80094cc:	f003 0310 	and.w	r3, r3, #16
 80094d0:	2b10      	cmp	r3, #16
 80094d2:	d103      	bne.n	80094dc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	2210      	movs	r2, #16
 80094da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80094e2:	4619      	mov	r1, r3
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f7fe ff29 	bl	800833c <HAL_UARTEx_RxEventCallback>
 80094ea:	e002      	b.n	80094f2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f7f8 fbe1 	bl	8001cb4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80094f2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d006      	beq.n	8009508 <UART_RxISR_8BIT_FIFOEN+0x24c>
 80094fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80094fe:	f003 0320 	and.w	r3, r3, #32
 8009502:	2b00      	cmp	r3, #0
 8009504:	f47f aefe 	bne.w	8009304 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800950e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009512:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009516:	2b00      	cmp	r3, #0
 8009518:	d045      	beq.n	80095a6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009520:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009524:	429a      	cmp	r2, r3
 8009526:	d23e      	bcs.n	80095a6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	3308      	adds	r3, #8
 800952e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	6a3b      	ldr	r3, [r7, #32]
 8009532:	e853 3f00 	ldrex	r3, [r3]
 8009536:	61fb      	str	r3, [r7, #28]
   return(result);
 8009538:	69fb      	ldr	r3, [r7, #28]
 800953a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800953e:	673b      	str	r3, [r7, #112]	; 0x70
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3308      	adds	r3, #8
 8009546:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009548:	62fa      	str	r2, [r7, #44]	; 0x2c
 800954a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800954e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009550:	e841 2300 	strex	r3, r2, [r1]
 8009554:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1e5      	bne.n	8009528 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	4a14      	ldr	r2, [pc, #80]	; (80095b0 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009560:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	e853 3f00 	ldrex	r3, [r3]
 800956e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	f043 0320 	orr.w	r3, r3, #32
 8009576:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	461a      	mov	r2, r3
 800957e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009580:	61bb      	str	r3, [r7, #24]
 8009582:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009584:	6979      	ldr	r1, [r7, #20]
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	e841 2300 	strex	r3, r2, [r1]
 800958c:	613b      	str	r3, [r7, #16]
   return(result);
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e6      	bne.n	8009562 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009594:	e007      	b.n	80095a6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	699a      	ldr	r2, [r3, #24]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f042 0208 	orr.w	r2, r2, #8
 80095a4:	619a      	str	r2, [r3, #24]
}
 80095a6:	bf00      	nop
 80095a8:	3798      	adds	r7, #152	; 0x98
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
 80095ae:	bf00      	nop
 80095b0:	08008ffb 	.word	0x08008ffb

080095b4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b0a8      	sub	sp, #160	; 0xa0
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80095c2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	69db      	ldr	r3, [r3, #28]
 80095cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095ea:	2b22      	cmp	r3, #34	; 0x22
 80095ec:	f040 8153 	bne.w	8009896 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80095f6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80095fa:	e0fa      	b.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009602:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800960a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800960e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009612:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009616:	4013      	ands	r3, r2
 8009618:	b29a      	uxth	r2, r3
 800961a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800961e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009624:	1c9a      	adds	r2, r3, #2
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009630:	b29b      	uxth	r3, r3
 8009632:	3b01      	subs	r3, #1
 8009634:	b29a      	uxth	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	69db      	ldr	r3, [r3, #28]
 8009642:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009646:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800964a:	f003 0307 	and.w	r3, r3, #7
 800964e:	2b00      	cmp	r3, #0
 8009650:	d053      	beq.n	80096fa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009652:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009656:	f003 0301 	and.w	r3, r3, #1
 800965a:	2b00      	cmp	r3, #0
 800965c:	d011      	beq.n	8009682 <UART_RxISR_16BIT_FIFOEN+0xce>
 800965e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00b      	beq.n	8009682 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2201      	movs	r2, #1
 8009670:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009678:	f043 0201 	orr.w	r2, r3, #1
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009682:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009686:	f003 0302 	and.w	r3, r3, #2
 800968a:	2b00      	cmp	r3, #0
 800968c:	d011      	beq.n	80096b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800968e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009692:	f003 0301 	and.w	r3, r3, #1
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00b      	beq.n	80096b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	2202      	movs	r2, #2
 80096a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096a8:	f043 0204 	orr.w	r2, r3, #4
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80096b6:	f003 0304 	and.w	r3, r3, #4
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d011      	beq.n	80096e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80096be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00b      	beq.n	80096e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2204      	movs	r2, #4
 80096d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096d8:	f043 0202 	orr.w	r2, r3, #2
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d006      	beq.n	80096fa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f7fe fe1b 	bl	8008328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009700:	b29b      	uxth	r3, r3
 8009702:	2b00      	cmp	r3, #0
 8009704:	d175      	bne.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800970e:	e853 3f00 	ldrex	r3, [r3]
 8009712:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009716:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800971a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	461a      	mov	r2, r3
 8009724:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009728:	66fb      	str	r3, [r7, #108]	; 0x6c
 800972a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800972e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009736:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e4      	bne.n	8009706 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3308      	adds	r3, #8
 8009742:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009746:	e853 3f00 	ldrex	r3, [r3]
 800974a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800974c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800974e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009752:	f023 0301 	bic.w	r3, r3, #1
 8009756:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	3308      	adds	r3, #8
 8009760:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009764:	65ba      	str	r2, [r7, #88]	; 0x58
 8009766:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009768:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800976a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800976c:	e841 2300 	strex	r3, r2, [r1]
 8009770:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009772:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1e1      	bne.n	800973c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2220      	movs	r2, #32
 800977c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800978a:	2b01      	cmp	r3, #1
 800978c:	d12e      	bne.n	80097ec <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979c:	e853 3f00 	ldrex	r3, [r3]
 80097a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80097a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097a4:	f023 0310 	bic.w	r3, r3, #16
 80097a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80097b2:	647b      	str	r3, [r7, #68]	; 0x44
 80097b4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80097c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1e6      	bne.n	8009794 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	69db      	ldr	r3, [r3, #28]
 80097cc:	f003 0310 	and.w	r3, r3, #16
 80097d0:	2b10      	cmp	r3, #16
 80097d2:	d103      	bne.n	80097dc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2210      	movs	r2, #16
 80097da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7fe fda9 	bl	800833c <HAL_UARTEx_RxEventCallback>
 80097ea:	e002      	b.n	80097f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f7f8 fa61 	bl	8001cb4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d006      	beq.n	8009808 <UART_RxISR_16BIT_FIFOEN+0x254>
 80097fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097fe:	f003 0320 	and.w	r3, r3, #32
 8009802:	2b00      	cmp	r3, #0
 8009804:	f47f aefa 	bne.w	80095fc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800980e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009812:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009816:	2b00      	cmp	r3, #0
 8009818:	d045      	beq.n	80098a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009820:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009824:	429a      	cmp	r2, r3
 8009826:	d23e      	bcs.n	80098a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	3308      	adds	r3, #8
 800982e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009832:	e853 3f00 	ldrex	r3, [r3]
 8009836:	623b      	str	r3, [r7, #32]
   return(result);
 8009838:	6a3b      	ldr	r3, [r7, #32]
 800983a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800983e:	677b      	str	r3, [r7, #116]	; 0x74
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	3308      	adds	r3, #8
 8009846:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009848:	633a      	str	r2, [r7, #48]	; 0x30
 800984a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800984e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e5      	bne.n	8009828 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	4a14      	ldr	r2, [pc, #80]	; (80098b0 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009860:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	e853 3f00 	ldrex	r3, [r3]
 800986e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f043 0320 	orr.w	r3, r3, #32
 8009876:	673b      	str	r3, [r7, #112]	; 0x70
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	461a      	mov	r2, r3
 800987e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009880:	61fb      	str	r3, [r7, #28]
 8009882:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009884:	69b9      	ldr	r1, [r7, #24]
 8009886:	69fa      	ldr	r2, [r7, #28]
 8009888:	e841 2300 	strex	r3, r2, [r1]
 800988c:	617b      	str	r3, [r7, #20]
   return(result);
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1e6      	bne.n	8009862 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009894:	e007      	b.n	80098a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	699a      	ldr	r2, [r3, #24]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f042 0208 	orr.w	r2, r2, #8
 80098a4:	619a      	str	r2, [r3, #24]
}
 80098a6:	bf00      	nop
 80098a8:	37a0      	adds	r7, #160	; 0xa0
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	0800915b 	.word	0x0800915b

080098b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098d0:	bf00      	nop
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d101      	bne.n	8009906 <HAL_UARTEx_DisableFifoMode+0x16>
 8009902:	2302      	movs	r3, #2
 8009904:	e027      	b.n	8009956 <HAL_UARTEx_DisableFifoMode+0x66>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2201      	movs	r2, #1
 800990a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2224      	movs	r2, #36	; 0x24
 8009912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f022 0201 	bic.w	r2, r2, #1
 800992c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009934:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	68fa      	ldr	r2, [r7, #12]
 8009942:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2220      	movs	r2, #32
 8009948:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3714      	adds	r7, #20
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr

08009962 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b084      	sub	sp, #16
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009976:	2302      	movs	r3, #2
 8009978:	e02d      	b.n	80099d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2224      	movs	r2, #36	; 0x24
 8009986:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f022 0201 	bic.w	r2, r2, #1
 80099a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	683a      	ldr	r2, [r7, #0]
 80099b2:	430a      	orrs	r2, r1
 80099b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f850 	bl	8009a5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2220      	movs	r2, #32
 80099c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80099d4:	2300      	movs	r3, #0
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099de:	b580      	push	{r7, lr}
 80099e0:	b084      	sub	sp, #16
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
 80099e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d101      	bne.n	80099f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099f2:	2302      	movs	r3, #2
 80099f4:	e02d      	b.n	8009a52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2201      	movs	r2, #1
 80099fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2224      	movs	r2, #36	; 0x24
 8009a02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f022 0201 	bic.w	r2, r2, #1
 8009a1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	683a      	ldr	r2, [r7, #0]
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 f812 	bl	8009a5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2220      	movs	r2, #32
 8009a44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a50:	2300      	movs	r3, #0
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
	...

08009a5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d108      	bne.n	8009a7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a7c:	e031      	b.n	8009ae2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a7e:	2308      	movs	r3, #8
 8009a80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a82:	2308      	movs	r3, #8
 8009a84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	0e5b      	lsrs	r3, r3, #25
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	f003 0307 	and.w	r3, r3, #7
 8009a94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	0f5b      	lsrs	r3, r3, #29
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	f003 0307 	and.w	r3, r3, #7
 8009aa4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009aa6:	7bbb      	ldrb	r3, [r7, #14]
 8009aa8:	7b3a      	ldrb	r2, [r7, #12]
 8009aaa:	4911      	ldr	r1, [pc, #68]	; (8009af0 <UARTEx_SetNbDataToProcess+0x94>)
 8009aac:	5c8a      	ldrb	r2, [r1, r2]
 8009aae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009ab2:	7b3a      	ldrb	r2, [r7, #12]
 8009ab4:	490f      	ldr	r1, [pc, #60]	; (8009af4 <UARTEx_SetNbDataToProcess+0x98>)
 8009ab6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ab8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ac4:	7bfb      	ldrb	r3, [r7, #15]
 8009ac6:	7b7a      	ldrb	r2, [r7, #13]
 8009ac8:	4909      	ldr	r1, [pc, #36]	; (8009af0 <UARTEx_SetNbDataToProcess+0x94>)
 8009aca:	5c8a      	ldrb	r2, [r1, r2]
 8009acc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ad0:	7b7a      	ldrb	r2, [r7, #13]
 8009ad2:	4908      	ldr	r1, [pc, #32]	; (8009af4 <UARTEx_SetNbDataToProcess+0x98>)
 8009ad4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ad6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ada:	b29a      	uxth	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009ae2:	bf00      	nop
 8009ae4:	3714      	adds	r7, #20
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	0800cdd8 	.word	0x0800cdd8
 8009af4:	0800cde0 	.word	0x0800cde0

08009af8 <atoi>:
 8009af8:	220a      	movs	r2, #10
 8009afa:	2100      	movs	r1, #0
 8009afc:	f000 be24 	b.w	800a748 <strtol>

08009b00 <__errno>:
 8009b00:	4b01      	ldr	r3, [pc, #4]	; (8009b08 <__errno+0x8>)
 8009b02:	6818      	ldr	r0, [r3, #0]
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	2000015c 	.word	0x2000015c

08009b0c <__libc_init_array>:
 8009b0c:	b570      	push	{r4, r5, r6, lr}
 8009b0e:	4d0d      	ldr	r5, [pc, #52]	; (8009b44 <__libc_init_array+0x38>)
 8009b10:	4c0d      	ldr	r4, [pc, #52]	; (8009b48 <__libc_init_array+0x3c>)
 8009b12:	1b64      	subs	r4, r4, r5
 8009b14:	10a4      	asrs	r4, r4, #2
 8009b16:	2600      	movs	r6, #0
 8009b18:	42a6      	cmp	r6, r4
 8009b1a:	d109      	bne.n	8009b30 <__libc_init_array+0x24>
 8009b1c:	4d0b      	ldr	r5, [pc, #44]	; (8009b4c <__libc_init_array+0x40>)
 8009b1e:	4c0c      	ldr	r4, [pc, #48]	; (8009b50 <__libc_init_array+0x44>)
 8009b20:	f003 f876 	bl	800cc10 <_init>
 8009b24:	1b64      	subs	r4, r4, r5
 8009b26:	10a4      	asrs	r4, r4, #2
 8009b28:	2600      	movs	r6, #0
 8009b2a:	42a6      	cmp	r6, r4
 8009b2c:	d105      	bne.n	8009b3a <__libc_init_array+0x2e>
 8009b2e:	bd70      	pop	{r4, r5, r6, pc}
 8009b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b34:	4798      	blx	r3
 8009b36:	3601      	adds	r6, #1
 8009b38:	e7ee      	b.n	8009b18 <__libc_init_array+0xc>
 8009b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b3e:	4798      	blx	r3
 8009b40:	3601      	adds	r6, #1
 8009b42:	e7f2      	b.n	8009b2a <__libc_init_array+0x1e>
 8009b44:	0800d228 	.word	0x0800d228
 8009b48:	0800d228 	.word	0x0800d228
 8009b4c:	0800d228 	.word	0x0800d228
 8009b50:	0800d22c 	.word	0x0800d22c

08009b54 <memset>:
 8009b54:	4402      	add	r2, r0
 8009b56:	4603      	mov	r3, r0
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d100      	bne.n	8009b5e <memset+0xa>
 8009b5c:	4770      	bx	lr
 8009b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b62:	e7f9      	b.n	8009b58 <memset+0x4>

08009b64 <__cvt>:
 8009b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b68:	ec55 4b10 	vmov	r4, r5, d0
 8009b6c:	2d00      	cmp	r5, #0
 8009b6e:	460e      	mov	r6, r1
 8009b70:	4619      	mov	r1, r3
 8009b72:	462b      	mov	r3, r5
 8009b74:	bfbb      	ittet	lt
 8009b76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009b7a:	461d      	movlt	r5, r3
 8009b7c:	2300      	movge	r3, #0
 8009b7e:	232d      	movlt	r3, #45	; 0x2d
 8009b80:	700b      	strb	r3, [r1, #0]
 8009b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009b88:	4691      	mov	r9, r2
 8009b8a:	f023 0820 	bic.w	r8, r3, #32
 8009b8e:	bfbc      	itt	lt
 8009b90:	4622      	movlt	r2, r4
 8009b92:	4614      	movlt	r4, r2
 8009b94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009b98:	d005      	beq.n	8009ba6 <__cvt+0x42>
 8009b9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009b9e:	d100      	bne.n	8009ba2 <__cvt+0x3e>
 8009ba0:	3601      	adds	r6, #1
 8009ba2:	2102      	movs	r1, #2
 8009ba4:	e000      	b.n	8009ba8 <__cvt+0x44>
 8009ba6:	2103      	movs	r1, #3
 8009ba8:	ab03      	add	r3, sp, #12
 8009baa:	9301      	str	r3, [sp, #4]
 8009bac:	ab02      	add	r3, sp, #8
 8009bae:	9300      	str	r3, [sp, #0]
 8009bb0:	ec45 4b10 	vmov	d0, r4, r5
 8009bb4:	4653      	mov	r3, sl
 8009bb6:	4632      	mov	r2, r6
 8009bb8:	f000 ff3a 	bl	800aa30 <_dtoa_r>
 8009bbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009bc0:	4607      	mov	r7, r0
 8009bc2:	d102      	bne.n	8009bca <__cvt+0x66>
 8009bc4:	f019 0f01 	tst.w	r9, #1
 8009bc8:	d022      	beq.n	8009c10 <__cvt+0xac>
 8009bca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009bce:	eb07 0906 	add.w	r9, r7, r6
 8009bd2:	d110      	bne.n	8009bf6 <__cvt+0x92>
 8009bd4:	783b      	ldrb	r3, [r7, #0]
 8009bd6:	2b30      	cmp	r3, #48	; 0x30
 8009bd8:	d10a      	bne.n	8009bf0 <__cvt+0x8c>
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2300      	movs	r3, #0
 8009bde:	4620      	mov	r0, r4
 8009be0:	4629      	mov	r1, r5
 8009be2:	f7f6 ffa9 	bl	8000b38 <__aeabi_dcmpeq>
 8009be6:	b918      	cbnz	r0, 8009bf0 <__cvt+0x8c>
 8009be8:	f1c6 0601 	rsb	r6, r6, #1
 8009bec:	f8ca 6000 	str.w	r6, [sl]
 8009bf0:	f8da 3000 	ldr.w	r3, [sl]
 8009bf4:	4499      	add	r9, r3
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	f7f6 ff9b 	bl	8000b38 <__aeabi_dcmpeq>
 8009c02:	b108      	cbz	r0, 8009c08 <__cvt+0xa4>
 8009c04:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c08:	2230      	movs	r2, #48	; 0x30
 8009c0a:	9b03      	ldr	r3, [sp, #12]
 8009c0c:	454b      	cmp	r3, r9
 8009c0e:	d307      	bcc.n	8009c20 <__cvt+0xbc>
 8009c10:	9b03      	ldr	r3, [sp, #12]
 8009c12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c14:	1bdb      	subs	r3, r3, r7
 8009c16:	4638      	mov	r0, r7
 8009c18:	6013      	str	r3, [r2, #0]
 8009c1a:	b004      	add	sp, #16
 8009c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c20:	1c59      	adds	r1, r3, #1
 8009c22:	9103      	str	r1, [sp, #12]
 8009c24:	701a      	strb	r2, [r3, #0]
 8009c26:	e7f0      	b.n	8009c0a <__cvt+0xa6>

08009c28 <__exponent>:
 8009c28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2900      	cmp	r1, #0
 8009c2e:	bfb8      	it	lt
 8009c30:	4249      	neglt	r1, r1
 8009c32:	f803 2b02 	strb.w	r2, [r3], #2
 8009c36:	bfb4      	ite	lt
 8009c38:	222d      	movlt	r2, #45	; 0x2d
 8009c3a:	222b      	movge	r2, #43	; 0x2b
 8009c3c:	2909      	cmp	r1, #9
 8009c3e:	7042      	strb	r2, [r0, #1]
 8009c40:	dd2a      	ble.n	8009c98 <__exponent+0x70>
 8009c42:	f10d 0407 	add.w	r4, sp, #7
 8009c46:	46a4      	mov	ip, r4
 8009c48:	270a      	movs	r7, #10
 8009c4a:	46a6      	mov	lr, r4
 8009c4c:	460a      	mov	r2, r1
 8009c4e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c52:	fb07 1516 	mls	r5, r7, r6, r1
 8009c56:	3530      	adds	r5, #48	; 0x30
 8009c58:	2a63      	cmp	r2, #99	; 0x63
 8009c5a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009c5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009c62:	4631      	mov	r1, r6
 8009c64:	dcf1      	bgt.n	8009c4a <__exponent+0x22>
 8009c66:	3130      	adds	r1, #48	; 0x30
 8009c68:	f1ae 0502 	sub.w	r5, lr, #2
 8009c6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009c70:	1c44      	adds	r4, r0, #1
 8009c72:	4629      	mov	r1, r5
 8009c74:	4561      	cmp	r1, ip
 8009c76:	d30a      	bcc.n	8009c8e <__exponent+0x66>
 8009c78:	f10d 0209 	add.w	r2, sp, #9
 8009c7c:	eba2 020e 	sub.w	r2, r2, lr
 8009c80:	4565      	cmp	r5, ip
 8009c82:	bf88      	it	hi
 8009c84:	2200      	movhi	r2, #0
 8009c86:	4413      	add	r3, r2
 8009c88:	1a18      	subs	r0, r3, r0
 8009c8a:	b003      	add	sp, #12
 8009c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c92:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009c96:	e7ed      	b.n	8009c74 <__exponent+0x4c>
 8009c98:	2330      	movs	r3, #48	; 0x30
 8009c9a:	3130      	adds	r1, #48	; 0x30
 8009c9c:	7083      	strb	r3, [r0, #2]
 8009c9e:	70c1      	strb	r1, [r0, #3]
 8009ca0:	1d03      	adds	r3, r0, #4
 8009ca2:	e7f1      	b.n	8009c88 <__exponent+0x60>

08009ca4 <_printf_float>:
 8009ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca8:	ed2d 8b02 	vpush	{d8}
 8009cac:	b08d      	sub	sp, #52	; 0x34
 8009cae:	460c      	mov	r4, r1
 8009cb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009cb4:	4616      	mov	r6, r2
 8009cb6:	461f      	mov	r7, r3
 8009cb8:	4605      	mov	r5, r0
 8009cba:	f001 fe71 	bl	800b9a0 <_localeconv_r>
 8009cbe:	f8d0 a000 	ldr.w	sl, [r0]
 8009cc2:	4650      	mov	r0, sl
 8009cc4:	f7f6 fab6 	bl	8000234 <strlen>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	930a      	str	r3, [sp, #40]	; 0x28
 8009ccc:	6823      	ldr	r3, [r4, #0]
 8009cce:	9305      	str	r3, [sp, #20]
 8009cd0:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009cd8:	3307      	adds	r3, #7
 8009cda:	f023 0307 	bic.w	r3, r3, #7
 8009cde:	f103 0208 	add.w	r2, r3, #8
 8009ce2:	f8c8 2000 	str.w	r2, [r8]
 8009ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009cee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009cf2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009cf6:	9307      	str	r3, [sp, #28]
 8009cf8:	f8cd 8018 	str.w	r8, [sp, #24]
 8009cfc:	ee08 0a10 	vmov	s16, r0
 8009d00:	4b9f      	ldr	r3, [pc, #636]	; (8009f80 <_printf_float+0x2dc>)
 8009d02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d0a:	f7f6 ff47 	bl	8000b9c <__aeabi_dcmpun>
 8009d0e:	bb88      	cbnz	r0, 8009d74 <_printf_float+0xd0>
 8009d10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d14:	4b9a      	ldr	r3, [pc, #616]	; (8009f80 <_printf_float+0x2dc>)
 8009d16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d1a:	f7f6 ff21 	bl	8000b60 <__aeabi_dcmple>
 8009d1e:	bb48      	cbnz	r0, 8009d74 <_printf_float+0xd0>
 8009d20:	2200      	movs	r2, #0
 8009d22:	2300      	movs	r3, #0
 8009d24:	4640      	mov	r0, r8
 8009d26:	4649      	mov	r1, r9
 8009d28:	f7f6 ff10 	bl	8000b4c <__aeabi_dcmplt>
 8009d2c:	b110      	cbz	r0, 8009d34 <_printf_float+0x90>
 8009d2e:	232d      	movs	r3, #45	; 0x2d
 8009d30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d34:	4b93      	ldr	r3, [pc, #588]	; (8009f84 <_printf_float+0x2e0>)
 8009d36:	4894      	ldr	r0, [pc, #592]	; (8009f88 <_printf_float+0x2e4>)
 8009d38:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009d3c:	bf94      	ite	ls
 8009d3e:	4698      	movls	r8, r3
 8009d40:	4680      	movhi	r8, r0
 8009d42:	2303      	movs	r3, #3
 8009d44:	6123      	str	r3, [r4, #16]
 8009d46:	9b05      	ldr	r3, [sp, #20]
 8009d48:	f023 0204 	bic.w	r2, r3, #4
 8009d4c:	6022      	str	r2, [r4, #0]
 8009d4e:	f04f 0900 	mov.w	r9, #0
 8009d52:	9700      	str	r7, [sp, #0]
 8009d54:	4633      	mov	r3, r6
 8009d56:	aa0b      	add	r2, sp, #44	; 0x2c
 8009d58:	4621      	mov	r1, r4
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	f000 f9d8 	bl	800a110 <_printf_common>
 8009d60:	3001      	adds	r0, #1
 8009d62:	f040 8090 	bne.w	8009e86 <_printf_float+0x1e2>
 8009d66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d6a:	b00d      	add	sp, #52	; 0x34
 8009d6c:	ecbd 8b02 	vpop	{d8}
 8009d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d74:	4642      	mov	r2, r8
 8009d76:	464b      	mov	r3, r9
 8009d78:	4640      	mov	r0, r8
 8009d7a:	4649      	mov	r1, r9
 8009d7c:	f7f6 ff0e 	bl	8000b9c <__aeabi_dcmpun>
 8009d80:	b140      	cbz	r0, 8009d94 <_printf_float+0xf0>
 8009d82:	464b      	mov	r3, r9
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	bfbc      	itt	lt
 8009d88:	232d      	movlt	r3, #45	; 0x2d
 8009d8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009d8e:	487f      	ldr	r0, [pc, #508]	; (8009f8c <_printf_float+0x2e8>)
 8009d90:	4b7f      	ldr	r3, [pc, #508]	; (8009f90 <_printf_float+0x2ec>)
 8009d92:	e7d1      	b.n	8009d38 <_printf_float+0x94>
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009d9a:	9206      	str	r2, [sp, #24]
 8009d9c:	1c5a      	adds	r2, r3, #1
 8009d9e:	d13f      	bne.n	8009e20 <_printf_float+0x17c>
 8009da0:	2306      	movs	r3, #6
 8009da2:	6063      	str	r3, [r4, #4]
 8009da4:	9b05      	ldr	r3, [sp, #20]
 8009da6:	6861      	ldr	r1, [r4, #4]
 8009da8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009dac:	2300      	movs	r3, #0
 8009dae:	9303      	str	r3, [sp, #12]
 8009db0:	ab0a      	add	r3, sp, #40	; 0x28
 8009db2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009db6:	ab09      	add	r3, sp, #36	; 0x24
 8009db8:	ec49 8b10 	vmov	d0, r8, r9
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	6022      	str	r2, [r4, #0]
 8009dc0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	f7ff fecd 	bl	8009b64 <__cvt>
 8009dca:	9b06      	ldr	r3, [sp, #24]
 8009dcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009dce:	2b47      	cmp	r3, #71	; 0x47
 8009dd0:	4680      	mov	r8, r0
 8009dd2:	d108      	bne.n	8009de6 <_printf_float+0x142>
 8009dd4:	1cc8      	adds	r0, r1, #3
 8009dd6:	db02      	blt.n	8009dde <_printf_float+0x13a>
 8009dd8:	6863      	ldr	r3, [r4, #4]
 8009dda:	4299      	cmp	r1, r3
 8009ddc:	dd41      	ble.n	8009e62 <_printf_float+0x1be>
 8009dde:	f1ab 0b02 	sub.w	fp, fp, #2
 8009de2:	fa5f fb8b 	uxtb.w	fp, fp
 8009de6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009dea:	d820      	bhi.n	8009e2e <_printf_float+0x18a>
 8009dec:	3901      	subs	r1, #1
 8009dee:	465a      	mov	r2, fp
 8009df0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009df4:	9109      	str	r1, [sp, #36]	; 0x24
 8009df6:	f7ff ff17 	bl	8009c28 <__exponent>
 8009dfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dfc:	1813      	adds	r3, r2, r0
 8009dfe:	2a01      	cmp	r2, #1
 8009e00:	4681      	mov	r9, r0
 8009e02:	6123      	str	r3, [r4, #16]
 8009e04:	dc02      	bgt.n	8009e0c <_printf_float+0x168>
 8009e06:	6822      	ldr	r2, [r4, #0]
 8009e08:	07d2      	lsls	r2, r2, #31
 8009e0a:	d501      	bpl.n	8009e10 <_printf_float+0x16c>
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	6123      	str	r3, [r4, #16]
 8009e10:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d09c      	beq.n	8009d52 <_printf_float+0xae>
 8009e18:	232d      	movs	r3, #45	; 0x2d
 8009e1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e1e:	e798      	b.n	8009d52 <_printf_float+0xae>
 8009e20:	9a06      	ldr	r2, [sp, #24]
 8009e22:	2a47      	cmp	r2, #71	; 0x47
 8009e24:	d1be      	bne.n	8009da4 <_printf_float+0x100>
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1bc      	bne.n	8009da4 <_printf_float+0x100>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e7b9      	b.n	8009da2 <_printf_float+0xfe>
 8009e2e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009e32:	d118      	bne.n	8009e66 <_printf_float+0x1c2>
 8009e34:	2900      	cmp	r1, #0
 8009e36:	6863      	ldr	r3, [r4, #4]
 8009e38:	dd0b      	ble.n	8009e52 <_printf_float+0x1ae>
 8009e3a:	6121      	str	r1, [r4, #16]
 8009e3c:	b913      	cbnz	r3, 8009e44 <_printf_float+0x1a0>
 8009e3e:	6822      	ldr	r2, [r4, #0]
 8009e40:	07d0      	lsls	r0, r2, #31
 8009e42:	d502      	bpl.n	8009e4a <_printf_float+0x1a6>
 8009e44:	3301      	adds	r3, #1
 8009e46:	440b      	add	r3, r1
 8009e48:	6123      	str	r3, [r4, #16]
 8009e4a:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e4c:	f04f 0900 	mov.w	r9, #0
 8009e50:	e7de      	b.n	8009e10 <_printf_float+0x16c>
 8009e52:	b913      	cbnz	r3, 8009e5a <_printf_float+0x1b6>
 8009e54:	6822      	ldr	r2, [r4, #0]
 8009e56:	07d2      	lsls	r2, r2, #31
 8009e58:	d501      	bpl.n	8009e5e <_printf_float+0x1ba>
 8009e5a:	3302      	adds	r3, #2
 8009e5c:	e7f4      	b.n	8009e48 <_printf_float+0x1a4>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e7f2      	b.n	8009e48 <_printf_float+0x1a4>
 8009e62:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e68:	4299      	cmp	r1, r3
 8009e6a:	db05      	blt.n	8009e78 <_printf_float+0x1d4>
 8009e6c:	6823      	ldr	r3, [r4, #0]
 8009e6e:	6121      	str	r1, [r4, #16]
 8009e70:	07d8      	lsls	r0, r3, #31
 8009e72:	d5ea      	bpl.n	8009e4a <_printf_float+0x1a6>
 8009e74:	1c4b      	adds	r3, r1, #1
 8009e76:	e7e7      	b.n	8009e48 <_printf_float+0x1a4>
 8009e78:	2900      	cmp	r1, #0
 8009e7a:	bfd4      	ite	le
 8009e7c:	f1c1 0202 	rsble	r2, r1, #2
 8009e80:	2201      	movgt	r2, #1
 8009e82:	4413      	add	r3, r2
 8009e84:	e7e0      	b.n	8009e48 <_printf_float+0x1a4>
 8009e86:	6823      	ldr	r3, [r4, #0]
 8009e88:	055a      	lsls	r2, r3, #21
 8009e8a:	d407      	bmi.n	8009e9c <_printf_float+0x1f8>
 8009e8c:	6923      	ldr	r3, [r4, #16]
 8009e8e:	4642      	mov	r2, r8
 8009e90:	4631      	mov	r1, r6
 8009e92:	4628      	mov	r0, r5
 8009e94:	47b8      	blx	r7
 8009e96:	3001      	adds	r0, #1
 8009e98:	d12c      	bne.n	8009ef4 <_printf_float+0x250>
 8009e9a:	e764      	b.n	8009d66 <_printf_float+0xc2>
 8009e9c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ea0:	f240 80e0 	bls.w	800a064 <_printf_float+0x3c0>
 8009ea4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	2300      	movs	r3, #0
 8009eac:	f7f6 fe44 	bl	8000b38 <__aeabi_dcmpeq>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d034      	beq.n	8009f1e <_printf_float+0x27a>
 8009eb4:	4a37      	ldr	r2, [pc, #220]	; (8009f94 <_printf_float+0x2f0>)
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	4631      	mov	r1, r6
 8009eba:	4628      	mov	r0, r5
 8009ebc:	47b8      	blx	r7
 8009ebe:	3001      	adds	r0, #1
 8009ec0:	f43f af51 	beq.w	8009d66 <_printf_float+0xc2>
 8009ec4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	db02      	blt.n	8009ed2 <_printf_float+0x22e>
 8009ecc:	6823      	ldr	r3, [r4, #0]
 8009ece:	07d8      	lsls	r0, r3, #31
 8009ed0:	d510      	bpl.n	8009ef4 <_printf_float+0x250>
 8009ed2:	ee18 3a10 	vmov	r3, s16
 8009ed6:	4652      	mov	r2, sl
 8009ed8:	4631      	mov	r1, r6
 8009eda:	4628      	mov	r0, r5
 8009edc:	47b8      	blx	r7
 8009ede:	3001      	adds	r0, #1
 8009ee0:	f43f af41 	beq.w	8009d66 <_printf_float+0xc2>
 8009ee4:	f04f 0800 	mov.w	r8, #0
 8009ee8:	f104 091a 	add.w	r9, r4, #26
 8009eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	4543      	cmp	r3, r8
 8009ef2:	dc09      	bgt.n	8009f08 <_printf_float+0x264>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	079b      	lsls	r3, r3, #30
 8009ef8:	f100 8105 	bmi.w	800a106 <_printf_float+0x462>
 8009efc:	68e0      	ldr	r0, [r4, #12]
 8009efe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f00:	4298      	cmp	r0, r3
 8009f02:	bfb8      	it	lt
 8009f04:	4618      	movlt	r0, r3
 8009f06:	e730      	b.n	8009d6a <_printf_float+0xc6>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	464a      	mov	r2, r9
 8009f0c:	4631      	mov	r1, r6
 8009f0e:	4628      	mov	r0, r5
 8009f10:	47b8      	blx	r7
 8009f12:	3001      	adds	r0, #1
 8009f14:	f43f af27 	beq.w	8009d66 <_printf_float+0xc2>
 8009f18:	f108 0801 	add.w	r8, r8, #1
 8009f1c:	e7e6      	b.n	8009eec <_printf_float+0x248>
 8009f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	dc39      	bgt.n	8009f98 <_printf_float+0x2f4>
 8009f24:	4a1b      	ldr	r2, [pc, #108]	; (8009f94 <_printf_float+0x2f0>)
 8009f26:	2301      	movs	r3, #1
 8009f28:	4631      	mov	r1, r6
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	47b8      	blx	r7
 8009f2e:	3001      	adds	r0, #1
 8009f30:	f43f af19 	beq.w	8009d66 <_printf_float+0xc2>
 8009f34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	d102      	bne.n	8009f42 <_printf_float+0x29e>
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	07d9      	lsls	r1, r3, #31
 8009f40:	d5d8      	bpl.n	8009ef4 <_printf_float+0x250>
 8009f42:	ee18 3a10 	vmov	r3, s16
 8009f46:	4652      	mov	r2, sl
 8009f48:	4631      	mov	r1, r6
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	47b8      	blx	r7
 8009f4e:	3001      	adds	r0, #1
 8009f50:	f43f af09 	beq.w	8009d66 <_printf_float+0xc2>
 8009f54:	f04f 0900 	mov.w	r9, #0
 8009f58:	f104 0a1a 	add.w	sl, r4, #26
 8009f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f5e:	425b      	negs	r3, r3
 8009f60:	454b      	cmp	r3, r9
 8009f62:	dc01      	bgt.n	8009f68 <_printf_float+0x2c4>
 8009f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f66:	e792      	b.n	8009e8e <_printf_float+0x1ea>
 8009f68:	2301      	movs	r3, #1
 8009f6a:	4652      	mov	r2, sl
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	4628      	mov	r0, r5
 8009f70:	47b8      	blx	r7
 8009f72:	3001      	adds	r0, #1
 8009f74:	f43f aef7 	beq.w	8009d66 <_printf_float+0xc2>
 8009f78:	f109 0901 	add.w	r9, r9, #1
 8009f7c:	e7ee      	b.n	8009f5c <_printf_float+0x2b8>
 8009f7e:	bf00      	nop
 8009f80:	7fefffff 	.word	0x7fefffff
 8009f84:	0800cdec 	.word	0x0800cdec
 8009f88:	0800cdf0 	.word	0x0800cdf0
 8009f8c:	0800cdf8 	.word	0x0800cdf8
 8009f90:	0800cdf4 	.word	0x0800cdf4
 8009f94:	0800cdfc 	.word	0x0800cdfc
 8009f98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	bfa8      	it	ge
 8009fa0:	461a      	movge	r2, r3
 8009fa2:	2a00      	cmp	r2, #0
 8009fa4:	4691      	mov	r9, r2
 8009fa6:	dc37      	bgt.n	800a018 <_printf_float+0x374>
 8009fa8:	f04f 0b00 	mov.w	fp, #0
 8009fac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fb0:	f104 021a 	add.w	r2, r4, #26
 8009fb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009fb6:	9305      	str	r3, [sp, #20]
 8009fb8:	eba3 0309 	sub.w	r3, r3, r9
 8009fbc:	455b      	cmp	r3, fp
 8009fbe:	dc33      	bgt.n	800a028 <_printf_float+0x384>
 8009fc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	db3b      	blt.n	800a040 <_printf_float+0x39c>
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	07da      	lsls	r2, r3, #31
 8009fcc:	d438      	bmi.n	800a040 <_printf_float+0x39c>
 8009fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fd0:	9a05      	ldr	r2, [sp, #20]
 8009fd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fd4:	1a9a      	subs	r2, r3, r2
 8009fd6:	eba3 0901 	sub.w	r9, r3, r1
 8009fda:	4591      	cmp	r9, r2
 8009fdc:	bfa8      	it	ge
 8009fde:	4691      	movge	r9, r2
 8009fe0:	f1b9 0f00 	cmp.w	r9, #0
 8009fe4:	dc35      	bgt.n	800a052 <_printf_float+0x3ae>
 8009fe6:	f04f 0800 	mov.w	r8, #0
 8009fea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fee:	f104 0a1a 	add.w	sl, r4, #26
 8009ff2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ff6:	1a9b      	subs	r3, r3, r2
 8009ff8:	eba3 0309 	sub.w	r3, r3, r9
 8009ffc:	4543      	cmp	r3, r8
 8009ffe:	f77f af79 	ble.w	8009ef4 <_printf_float+0x250>
 800a002:	2301      	movs	r3, #1
 800a004:	4652      	mov	r2, sl
 800a006:	4631      	mov	r1, r6
 800a008:	4628      	mov	r0, r5
 800a00a:	47b8      	blx	r7
 800a00c:	3001      	adds	r0, #1
 800a00e:	f43f aeaa 	beq.w	8009d66 <_printf_float+0xc2>
 800a012:	f108 0801 	add.w	r8, r8, #1
 800a016:	e7ec      	b.n	8009ff2 <_printf_float+0x34e>
 800a018:	4613      	mov	r3, r2
 800a01a:	4631      	mov	r1, r6
 800a01c:	4642      	mov	r2, r8
 800a01e:	4628      	mov	r0, r5
 800a020:	47b8      	blx	r7
 800a022:	3001      	adds	r0, #1
 800a024:	d1c0      	bne.n	8009fa8 <_printf_float+0x304>
 800a026:	e69e      	b.n	8009d66 <_printf_float+0xc2>
 800a028:	2301      	movs	r3, #1
 800a02a:	4631      	mov	r1, r6
 800a02c:	4628      	mov	r0, r5
 800a02e:	9205      	str	r2, [sp, #20]
 800a030:	47b8      	blx	r7
 800a032:	3001      	adds	r0, #1
 800a034:	f43f ae97 	beq.w	8009d66 <_printf_float+0xc2>
 800a038:	9a05      	ldr	r2, [sp, #20]
 800a03a:	f10b 0b01 	add.w	fp, fp, #1
 800a03e:	e7b9      	b.n	8009fb4 <_printf_float+0x310>
 800a040:	ee18 3a10 	vmov	r3, s16
 800a044:	4652      	mov	r2, sl
 800a046:	4631      	mov	r1, r6
 800a048:	4628      	mov	r0, r5
 800a04a:	47b8      	blx	r7
 800a04c:	3001      	adds	r0, #1
 800a04e:	d1be      	bne.n	8009fce <_printf_float+0x32a>
 800a050:	e689      	b.n	8009d66 <_printf_float+0xc2>
 800a052:	9a05      	ldr	r2, [sp, #20]
 800a054:	464b      	mov	r3, r9
 800a056:	4442      	add	r2, r8
 800a058:	4631      	mov	r1, r6
 800a05a:	4628      	mov	r0, r5
 800a05c:	47b8      	blx	r7
 800a05e:	3001      	adds	r0, #1
 800a060:	d1c1      	bne.n	8009fe6 <_printf_float+0x342>
 800a062:	e680      	b.n	8009d66 <_printf_float+0xc2>
 800a064:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a066:	2a01      	cmp	r2, #1
 800a068:	dc01      	bgt.n	800a06e <_printf_float+0x3ca>
 800a06a:	07db      	lsls	r3, r3, #31
 800a06c:	d538      	bpl.n	800a0e0 <_printf_float+0x43c>
 800a06e:	2301      	movs	r3, #1
 800a070:	4642      	mov	r2, r8
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	47b8      	blx	r7
 800a078:	3001      	adds	r0, #1
 800a07a:	f43f ae74 	beq.w	8009d66 <_printf_float+0xc2>
 800a07e:	ee18 3a10 	vmov	r3, s16
 800a082:	4652      	mov	r2, sl
 800a084:	4631      	mov	r1, r6
 800a086:	4628      	mov	r0, r5
 800a088:	47b8      	blx	r7
 800a08a:	3001      	adds	r0, #1
 800a08c:	f43f ae6b 	beq.w	8009d66 <_printf_float+0xc2>
 800a090:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a094:	2200      	movs	r2, #0
 800a096:	2300      	movs	r3, #0
 800a098:	f7f6 fd4e 	bl	8000b38 <__aeabi_dcmpeq>
 800a09c:	b9d8      	cbnz	r0, 800a0d6 <_printf_float+0x432>
 800a09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0a0:	f108 0201 	add.w	r2, r8, #1
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d10e      	bne.n	800a0ce <_printf_float+0x42a>
 800a0b0:	e659      	b.n	8009d66 <_printf_float+0xc2>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	4652      	mov	r2, sl
 800a0b6:	4631      	mov	r1, r6
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	47b8      	blx	r7
 800a0bc:	3001      	adds	r0, #1
 800a0be:	f43f ae52 	beq.w	8009d66 <_printf_float+0xc2>
 800a0c2:	f108 0801 	add.w	r8, r8, #1
 800a0c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0c8:	3b01      	subs	r3, #1
 800a0ca:	4543      	cmp	r3, r8
 800a0cc:	dcf1      	bgt.n	800a0b2 <_printf_float+0x40e>
 800a0ce:	464b      	mov	r3, r9
 800a0d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a0d4:	e6dc      	b.n	8009e90 <_printf_float+0x1ec>
 800a0d6:	f04f 0800 	mov.w	r8, #0
 800a0da:	f104 0a1a 	add.w	sl, r4, #26
 800a0de:	e7f2      	b.n	800a0c6 <_printf_float+0x422>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	4642      	mov	r2, r8
 800a0e4:	e7df      	b.n	800a0a6 <_printf_float+0x402>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	464a      	mov	r2, r9
 800a0ea:	4631      	mov	r1, r6
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b8      	blx	r7
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	f43f ae38 	beq.w	8009d66 <_printf_float+0xc2>
 800a0f6:	f108 0801 	add.w	r8, r8, #1
 800a0fa:	68e3      	ldr	r3, [r4, #12]
 800a0fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a0fe:	1a5b      	subs	r3, r3, r1
 800a100:	4543      	cmp	r3, r8
 800a102:	dcf0      	bgt.n	800a0e6 <_printf_float+0x442>
 800a104:	e6fa      	b.n	8009efc <_printf_float+0x258>
 800a106:	f04f 0800 	mov.w	r8, #0
 800a10a:	f104 0919 	add.w	r9, r4, #25
 800a10e:	e7f4      	b.n	800a0fa <_printf_float+0x456>

0800a110 <_printf_common>:
 800a110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a114:	4616      	mov	r6, r2
 800a116:	4699      	mov	r9, r3
 800a118:	688a      	ldr	r2, [r1, #8]
 800a11a:	690b      	ldr	r3, [r1, #16]
 800a11c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a120:	4293      	cmp	r3, r2
 800a122:	bfb8      	it	lt
 800a124:	4613      	movlt	r3, r2
 800a126:	6033      	str	r3, [r6, #0]
 800a128:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a12c:	4607      	mov	r7, r0
 800a12e:	460c      	mov	r4, r1
 800a130:	b10a      	cbz	r2, 800a136 <_printf_common+0x26>
 800a132:	3301      	adds	r3, #1
 800a134:	6033      	str	r3, [r6, #0]
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	0699      	lsls	r1, r3, #26
 800a13a:	bf42      	ittt	mi
 800a13c:	6833      	ldrmi	r3, [r6, #0]
 800a13e:	3302      	addmi	r3, #2
 800a140:	6033      	strmi	r3, [r6, #0]
 800a142:	6825      	ldr	r5, [r4, #0]
 800a144:	f015 0506 	ands.w	r5, r5, #6
 800a148:	d106      	bne.n	800a158 <_printf_common+0x48>
 800a14a:	f104 0a19 	add.w	sl, r4, #25
 800a14e:	68e3      	ldr	r3, [r4, #12]
 800a150:	6832      	ldr	r2, [r6, #0]
 800a152:	1a9b      	subs	r3, r3, r2
 800a154:	42ab      	cmp	r3, r5
 800a156:	dc26      	bgt.n	800a1a6 <_printf_common+0x96>
 800a158:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a15c:	1e13      	subs	r3, r2, #0
 800a15e:	6822      	ldr	r2, [r4, #0]
 800a160:	bf18      	it	ne
 800a162:	2301      	movne	r3, #1
 800a164:	0692      	lsls	r2, r2, #26
 800a166:	d42b      	bmi.n	800a1c0 <_printf_common+0xb0>
 800a168:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a16c:	4649      	mov	r1, r9
 800a16e:	4638      	mov	r0, r7
 800a170:	47c0      	blx	r8
 800a172:	3001      	adds	r0, #1
 800a174:	d01e      	beq.n	800a1b4 <_printf_common+0xa4>
 800a176:	6823      	ldr	r3, [r4, #0]
 800a178:	68e5      	ldr	r5, [r4, #12]
 800a17a:	6832      	ldr	r2, [r6, #0]
 800a17c:	f003 0306 	and.w	r3, r3, #6
 800a180:	2b04      	cmp	r3, #4
 800a182:	bf08      	it	eq
 800a184:	1aad      	subeq	r5, r5, r2
 800a186:	68a3      	ldr	r3, [r4, #8]
 800a188:	6922      	ldr	r2, [r4, #16]
 800a18a:	bf0c      	ite	eq
 800a18c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a190:	2500      	movne	r5, #0
 800a192:	4293      	cmp	r3, r2
 800a194:	bfc4      	itt	gt
 800a196:	1a9b      	subgt	r3, r3, r2
 800a198:	18ed      	addgt	r5, r5, r3
 800a19a:	2600      	movs	r6, #0
 800a19c:	341a      	adds	r4, #26
 800a19e:	42b5      	cmp	r5, r6
 800a1a0:	d11a      	bne.n	800a1d8 <_printf_common+0xc8>
 800a1a2:	2000      	movs	r0, #0
 800a1a4:	e008      	b.n	800a1b8 <_printf_common+0xa8>
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	4652      	mov	r2, sl
 800a1aa:	4649      	mov	r1, r9
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	47c0      	blx	r8
 800a1b0:	3001      	adds	r0, #1
 800a1b2:	d103      	bne.n	800a1bc <_printf_common+0xac>
 800a1b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a1b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1bc:	3501      	adds	r5, #1
 800a1be:	e7c6      	b.n	800a14e <_printf_common+0x3e>
 800a1c0:	18e1      	adds	r1, r4, r3
 800a1c2:	1c5a      	adds	r2, r3, #1
 800a1c4:	2030      	movs	r0, #48	; 0x30
 800a1c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1ca:	4422      	add	r2, r4
 800a1cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1d4:	3302      	adds	r3, #2
 800a1d6:	e7c7      	b.n	800a168 <_printf_common+0x58>
 800a1d8:	2301      	movs	r3, #1
 800a1da:	4622      	mov	r2, r4
 800a1dc:	4649      	mov	r1, r9
 800a1de:	4638      	mov	r0, r7
 800a1e0:	47c0      	blx	r8
 800a1e2:	3001      	adds	r0, #1
 800a1e4:	d0e6      	beq.n	800a1b4 <_printf_common+0xa4>
 800a1e6:	3601      	adds	r6, #1
 800a1e8:	e7d9      	b.n	800a19e <_printf_common+0x8e>
	...

0800a1ec <_printf_i>:
 800a1ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f0:	7e0f      	ldrb	r7, [r1, #24]
 800a1f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a1f4:	2f78      	cmp	r7, #120	; 0x78
 800a1f6:	4691      	mov	r9, r2
 800a1f8:	4680      	mov	r8, r0
 800a1fa:	460c      	mov	r4, r1
 800a1fc:	469a      	mov	sl, r3
 800a1fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a202:	d807      	bhi.n	800a214 <_printf_i+0x28>
 800a204:	2f62      	cmp	r7, #98	; 0x62
 800a206:	d80a      	bhi.n	800a21e <_printf_i+0x32>
 800a208:	2f00      	cmp	r7, #0
 800a20a:	f000 80d8 	beq.w	800a3be <_printf_i+0x1d2>
 800a20e:	2f58      	cmp	r7, #88	; 0x58
 800a210:	f000 80a3 	beq.w	800a35a <_printf_i+0x16e>
 800a214:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a218:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a21c:	e03a      	b.n	800a294 <_printf_i+0xa8>
 800a21e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a222:	2b15      	cmp	r3, #21
 800a224:	d8f6      	bhi.n	800a214 <_printf_i+0x28>
 800a226:	a101      	add	r1, pc, #4	; (adr r1, 800a22c <_printf_i+0x40>)
 800a228:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a22c:	0800a285 	.word	0x0800a285
 800a230:	0800a299 	.word	0x0800a299
 800a234:	0800a215 	.word	0x0800a215
 800a238:	0800a215 	.word	0x0800a215
 800a23c:	0800a215 	.word	0x0800a215
 800a240:	0800a215 	.word	0x0800a215
 800a244:	0800a299 	.word	0x0800a299
 800a248:	0800a215 	.word	0x0800a215
 800a24c:	0800a215 	.word	0x0800a215
 800a250:	0800a215 	.word	0x0800a215
 800a254:	0800a215 	.word	0x0800a215
 800a258:	0800a3a5 	.word	0x0800a3a5
 800a25c:	0800a2c9 	.word	0x0800a2c9
 800a260:	0800a387 	.word	0x0800a387
 800a264:	0800a215 	.word	0x0800a215
 800a268:	0800a215 	.word	0x0800a215
 800a26c:	0800a3c7 	.word	0x0800a3c7
 800a270:	0800a215 	.word	0x0800a215
 800a274:	0800a2c9 	.word	0x0800a2c9
 800a278:	0800a215 	.word	0x0800a215
 800a27c:	0800a215 	.word	0x0800a215
 800a280:	0800a38f 	.word	0x0800a38f
 800a284:	682b      	ldr	r3, [r5, #0]
 800a286:	1d1a      	adds	r2, r3, #4
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	602a      	str	r2, [r5, #0]
 800a28c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a290:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a294:	2301      	movs	r3, #1
 800a296:	e0a3      	b.n	800a3e0 <_printf_i+0x1f4>
 800a298:	6820      	ldr	r0, [r4, #0]
 800a29a:	6829      	ldr	r1, [r5, #0]
 800a29c:	0606      	lsls	r6, r0, #24
 800a29e:	f101 0304 	add.w	r3, r1, #4
 800a2a2:	d50a      	bpl.n	800a2ba <_printf_i+0xce>
 800a2a4:	680e      	ldr	r6, [r1, #0]
 800a2a6:	602b      	str	r3, [r5, #0]
 800a2a8:	2e00      	cmp	r6, #0
 800a2aa:	da03      	bge.n	800a2b4 <_printf_i+0xc8>
 800a2ac:	232d      	movs	r3, #45	; 0x2d
 800a2ae:	4276      	negs	r6, r6
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2b4:	485e      	ldr	r0, [pc, #376]	; (800a430 <_printf_i+0x244>)
 800a2b6:	230a      	movs	r3, #10
 800a2b8:	e019      	b.n	800a2ee <_printf_i+0x102>
 800a2ba:	680e      	ldr	r6, [r1, #0]
 800a2bc:	602b      	str	r3, [r5, #0]
 800a2be:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a2c2:	bf18      	it	ne
 800a2c4:	b236      	sxthne	r6, r6
 800a2c6:	e7ef      	b.n	800a2a8 <_printf_i+0xbc>
 800a2c8:	682b      	ldr	r3, [r5, #0]
 800a2ca:	6820      	ldr	r0, [r4, #0]
 800a2cc:	1d19      	adds	r1, r3, #4
 800a2ce:	6029      	str	r1, [r5, #0]
 800a2d0:	0601      	lsls	r1, r0, #24
 800a2d2:	d501      	bpl.n	800a2d8 <_printf_i+0xec>
 800a2d4:	681e      	ldr	r6, [r3, #0]
 800a2d6:	e002      	b.n	800a2de <_printf_i+0xf2>
 800a2d8:	0646      	lsls	r6, r0, #25
 800a2da:	d5fb      	bpl.n	800a2d4 <_printf_i+0xe8>
 800a2dc:	881e      	ldrh	r6, [r3, #0]
 800a2de:	4854      	ldr	r0, [pc, #336]	; (800a430 <_printf_i+0x244>)
 800a2e0:	2f6f      	cmp	r7, #111	; 0x6f
 800a2e2:	bf0c      	ite	eq
 800a2e4:	2308      	moveq	r3, #8
 800a2e6:	230a      	movne	r3, #10
 800a2e8:	2100      	movs	r1, #0
 800a2ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2ee:	6865      	ldr	r5, [r4, #4]
 800a2f0:	60a5      	str	r5, [r4, #8]
 800a2f2:	2d00      	cmp	r5, #0
 800a2f4:	bfa2      	ittt	ge
 800a2f6:	6821      	ldrge	r1, [r4, #0]
 800a2f8:	f021 0104 	bicge.w	r1, r1, #4
 800a2fc:	6021      	strge	r1, [r4, #0]
 800a2fe:	b90e      	cbnz	r6, 800a304 <_printf_i+0x118>
 800a300:	2d00      	cmp	r5, #0
 800a302:	d04d      	beq.n	800a3a0 <_printf_i+0x1b4>
 800a304:	4615      	mov	r5, r2
 800a306:	fbb6 f1f3 	udiv	r1, r6, r3
 800a30a:	fb03 6711 	mls	r7, r3, r1, r6
 800a30e:	5dc7      	ldrb	r7, [r0, r7]
 800a310:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a314:	4637      	mov	r7, r6
 800a316:	42bb      	cmp	r3, r7
 800a318:	460e      	mov	r6, r1
 800a31a:	d9f4      	bls.n	800a306 <_printf_i+0x11a>
 800a31c:	2b08      	cmp	r3, #8
 800a31e:	d10b      	bne.n	800a338 <_printf_i+0x14c>
 800a320:	6823      	ldr	r3, [r4, #0]
 800a322:	07de      	lsls	r6, r3, #31
 800a324:	d508      	bpl.n	800a338 <_printf_i+0x14c>
 800a326:	6923      	ldr	r3, [r4, #16]
 800a328:	6861      	ldr	r1, [r4, #4]
 800a32a:	4299      	cmp	r1, r3
 800a32c:	bfde      	ittt	le
 800a32e:	2330      	movle	r3, #48	; 0x30
 800a330:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a334:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a338:	1b52      	subs	r2, r2, r5
 800a33a:	6122      	str	r2, [r4, #16]
 800a33c:	f8cd a000 	str.w	sl, [sp]
 800a340:	464b      	mov	r3, r9
 800a342:	aa03      	add	r2, sp, #12
 800a344:	4621      	mov	r1, r4
 800a346:	4640      	mov	r0, r8
 800a348:	f7ff fee2 	bl	800a110 <_printf_common>
 800a34c:	3001      	adds	r0, #1
 800a34e:	d14c      	bne.n	800a3ea <_printf_i+0x1fe>
 800a350:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a354:	b004      	add	sp, #16
 800a356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a35a:	4835      	ldr	r0, [pc, #212]	; (800a430 <_printf_i+0x244>)
 800a35c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a360:	6829      	ldr	r1, [r5, #0]
 800a362:	6823      	ldr	r3, [r4, #0]
 800a364:	f851 6b04 	ldr.w	r6, [r1], #4
 800a368:	6029      	str	r1, [r5, #0]
 800a36a:	061d      	lsls	r5, r3, #24
 800a36c:	d514      	bpl.n	800a398 <_printf_i+0x1ac>
 800a36e:	07df      	lsls	r7, r3, #31
 800a370:	bf44      	itt	mi
 800a372:	f043 0320 	orrmi.w	r3, r3, #32
 800a376:	6023      	strmi	r3, [r4, #0]
 800a378:	b91e      	cbnz	r6, 800a382 <_printf_i+0x196>
 800a37a:	6823      	ldr	r3, [r4, #0]
 800a37c:	f023 0320 	bic.w	r3, r3, #32
 800a380:	6023      	str	r3, [r4, #0]
 800a382:	2310      	movs	r3, #16
 800a384:	e7b0      	b.n	800a2e8 <_printf_i+0xfc>
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	f043 0320 	orr.w	r3, r3, #32
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	2378      	movs	r3, #120	; 0x78
 800a390:	4828      	ldr	r0, [pc, #160]	; (800a434 <_printf_i+0x248>)
 800a392:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a396:	e7e3      	b.n	800a360 <_printf_i+0x174>
 800a398:	0659      	lsls	r1, r3, #25
 800a39a:	bf48      	it	mi
 800a39c:	b2b6      	uxthmi	r6, r6
 800a39e:	e7e6      	b.n	800a36e <_printf_i+0x182>
 800a3a0:	4615      	mov	r5, r2
 800a3a2:	e7bb      	b.n	800a31c <_printf_i+0x130>
 800a3a4:	682b      	ldr	r3, [r5, #0]
 800a3a6:	6826      	ldr	r6, [r4, #0]
 800a3a8:	6961      	ldr	r1, [r4, #20]
 800a3aa:	1d18      	adds	r0, r3, #4
 800a3ac:	6028      	str	r0, [r5, #0]
 800a3ae:	0635      	lsls	r5, r6, #24
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	d501      	bpl.n	800a3b8 <_printf_i+0x1cc>
 800a3b4:	6019      	str	r1, [r3, #0]
 800a3b6:	e002      	b.n	800a3be <_printf_i+0x1d2>
 800a3b8:	0670      	lsls	r0, r6, #25
 800a3ba:	d5fb      	bpl.n	800a3b4 <_printf_i+0x1c8>
 800a3bc:	8019      	strh	r1, [r3, #0]
 800a3be:	2300      	movs	r3, #0
 800a3c0:	6123      	str	r3, [r4, #16]
 800a3c2:	4615      	mov	r5, r2
 800a3c4:	e7ba      	b.n	800a33c <_printf_i+0x150>
 800a3c6:	682b      	ldr	r3, [r5, #0]
 800a3c8:	1d1a      	adds	r2, r3, #4
 800a3ca:	602a      	str	r2, [r5, #0]
 800a3cc:	681d      	ldr	r5, [r3, #0]
 800a3ce:	6862      	ldr	r2, [r4, #4]
 800a3d0:	2100      	movs	r1, #0
 800a3d2:	4628      	mov	r0, r5
 800a3d4:	f7f5 ff3c 	bl	8000250 <memchr>
 800a3d8:	b108      	cbz	r0, 800a3de <_printf_i+0x1f2>
 800a3da:	1b40      	subs	r0, r0, r5
 800a3dc:	6060      	str	r0, [r4, #4]
 800a3de:	6863      	ldr	r3, [r4, #4]
 800a3e0:	6123      	str	r3, [r4, #16]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3e8:	e7a8      	b.n	800a33c <_printf_i+0x150>
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	462a      	mov	r2, r5
 800a3ee:	4649      	mov	r1, r9
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	47d0      	blx	sl
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	d0ab      	beq.n	800a350 <_printf_i+0x164>
 800a3f8:	6823      	ldr	r3, [r4, #0]
 800a3fa:	079b      	lsls	r3, r3, #30
 800a3fc:	d413      	bmi.n	800a426 <_printf_i+0x23a>
 800a3fe:	68e0      	ldr	r0, [r4, #12]
 800a400:	9b03      	ldr	r3, [sp, #12]
 800a402:	4298      	cmp	r0, r3
 800a404:	bfb8      	it	lt
 800a406:	4618      	movlt	r0, r3
 800a408:	e7a4      	b.n	800a354 <_printf_i+0x168>
 800a40a:	2301      	movs	r3, #1
 800a40c:	4632      	mov	r2, r6
 800a40e:	4649      	mov	r1, r9
 800a410:	4640      	mov	r0, r8
 800a412:	47d0      	blx	sl
 800a414:	3001      	adds	r0, #1
 800a416:	d09b      	beq.n	800a350 <_printf_i+0x164>
 800a418:	3501      	adds	r5, #1
 800a41a:	68e3      	ldr	r3, [r4, #12]
 800a41c:	9903      	ldr	r1, [sp, #12]
 800a41e:	1a5b      	subs	r3, r3, r1
 800a420:	42ab      	cmp	r3, r5
 800a422:	dcf2      	bgt.n	800a40a <_printf_i+0x21e>
 800a424:	e7eb      	b.n	800a3fe <_printf_i+0x212>
 800a426:	2500      	movs	r5, #0
 800a428:	f104 0619 	add.w	r6, r4, #25
 800a42c:	e7f5      	b.n	800a41a <_printf_i+0x22e>
 800a42e:	bf00      	nop
 800a430:	0800cdfe 	.word	0x0800cdfe
 800a434:	0800ce0f 	.word	0x0800ce0f

0800a438 <_puts_r>:
 800a438:	b570      	push	{r4, r5, r6, lr}
 800a43a:	460e      	mov	r6, r1
 800a43c:	4605      	mov	r5, r0
 800a43e:	b118      	cbz	r0, 800a448 <_puts_r+0x10>
 800a440:	6983      	ldr	r3, [r0, #24]
 800a442:	b90b      	cbnz	r3, 800a448 <_puts_r+0x10>
 800a444:	f001 f9fc 	bl	800b840 <__sinit>
 800a448:	69ab      	ldr	r3, [r5, #24]
 800a44a:	68ac      	ldr	r4, [r5, #8]
 800a44c:	b913      	cbnz	r3, 800a454 <_puts_r+0x1c>
 800a44e:	4628      	mov	r0, r5
 800a450:	f001 f9f6 	bl	800b840 <__sinit>
 800a454:	4b2c      	ldr	r3, [pc, #176]	; (800a508 <_puts_r+0xd0>)
 800a456:	429c      	cmp	r4, r3
 800a458:	d120      	bne.n	800a49c <_puts_r+0x64>
 800a45a:	686c      	ldr	r4, [r5, #4]
 800a45c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a45e:	07db      	lsls	r3, r3, #31
 800a460:	d405      	bmi.n	800a46e <_puts_r+0x36>
 800a462:	89a3      	ldrh	r3, [r4, #12]
 800a464:	0598      	lsls	r0, r3, #22
 800a466:	d402      	bmi.n	800a46e <_puts_r+0x36>
 800a468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a46a:	f001 fa9e 	bl	800b9aa <__retarget_lock_acquire_recursive>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	0719      	lsls	r1, r3, #28
 800a472:	d51d      	bpl.n	800a4b0 <_puts_r+0x78>
 800a474:	6923      	ldr	r3, [r4, #16]
 800a476:	b1db      	cbz	r3, 800a4b0 <_puts_r+0x78>
 800a478:	3e01      	subs	r6, #1
 800a47a:	68a3      	ldr	r3, [r4, #8]
 800a47c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a480:	3b01      	subs	r3, #1
 800a482:	60a3      	str	r3, [r4, #8]
 800a484:	bb39      	cbnz	r1, 800a4d6 <_puts_r+0x9e>
 800a486:	2b00      	cmp	r3, #0
 800a488:	da38      	bge.n	800a4fc <_puts_r+0xc4>
 800a48a:	4622      	mov	r2, r4
 800a48c:	210a      	movs	r1, #10
 800a48e:	4628      	mov	r0, r5
 800a490:	f000 f964 	bl	800a75c <__swbuf_r>
 800a494:	3001      	adds	r0, #1
 800a496:	d011      	beq.n	800a4bc <_puts_r+0x84>
 800a498:	250a      	movs	r5, #10
 800a49a:	e011      	b.n	800a4c0 <_puts_r+0x88>
 800a49c:	4b1b      	ldr	r3, [pc, #108]	; (800a50c <_puts_r+0xd4>)
 800a49e:	429c      	cmp	r4, r3
 800a4a0:	d101      	bne.n	800a4a6 <_puts_r+0x6e>
 800a4a2:	68ac      	ldr	r4, [r5, #8]
 800a4a4:	e7da      	b.n	800a45c <_puts_r+0x24>
 800a4a6:	4b1a      	ldr	r3, [pc, #104]	; (800a510 <_puts_r+0xd8>)
 800a4a8:	429c      	cmp	r4, r3
 800a4aa:	bf08      	it	eq
 800a4ac:	68ec      	ldreq	r4, [r5, #12]
 800a4ae:	e7d5      	b.n	800a45c <_puts_r+0x24>
 800a4b0:	4621      	mov	r1, r4
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	f000 f9a4 	bl	800a800 <__swsetup_r>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d0dd      	beq.n	800a478 <_puts_r+0x40>
 800a4bc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800a4c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4c2:	07da      	lsls	r2, r3, #31
 800a4c4:	d405      	bmi.n	800a4d2 <_puts_r+0x9a>
 800a4c6:	89a3      	ldrh	r3, [r4, #12]
 800a4c8:	059b      	lsls	r3, r3, #22
 800a4ca:	d402      	bmi.n	800a4d2 <_puts_r+0x9a>
 800a4cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4ce:	f001 fa6d 	bl	800b9ac <__retarget_lock_release_recursive>
 800a4d2:	4628      	mov	r0, r5
 800a4d4:	bd70      	pop	{r4, r5, r6, pc}
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	da04      	bge.n	800a4e4 <_puts_r+0xac>
 800a4da:	69a2      	ldr	r2, [r4, #24]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	dc06      	bgt.n	800a4ee <_puts_r+0xb6>
 800a4e0:	290a      	cmp	r1, #10
 800a4e2:	d004      	beq.n	800a4ee <_puts_r+0xb6>
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	1c5a      	adds	r2, r3, #1
 800a4e8:	6022      	str	r2, [r4, #0]
 800a4ea:	7019      	strb	r1, [r3, #0]
 800a4ec:	e7c5      	b.n	800a47a <_puts_r+0x42>
 800a4ee:	4622      	mov	r2, r4
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	f000 f933 	bl	800a75c <__swbuf_r>
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	d1bf      	bne.n	800a47a <_puts_r+0x42>
 800a4fa:	e7df      	b.n	800a4bc <_puts_r+0x84>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	250a      	movs	r5, #10
 800a500:	1c5a      	adds	r2, r3, #1
 800a502:	6022      	str	r2, [r4, #0]
 800a504:	701d      	strb	r5, [r3, #0]
 800a506:	e7db      	b.n	800a4c0 <_puts_r+0x88>
 800a508:	0800d06c 	.word	0x0800d06c
 800a50c:	0800d08c 	.word	0x0800d08c
 800a510:	0800d04c 	.word	0x0800d04c

0800a514 <puts>:
 800a514:	4b02      	ldr	r3, [pc, #8]	; (800a520 <puts+0xc>)
 800a516:	4601      	mov	r1, r0
 800a518:	6818      	ldr	r0, [r3, #0]
 800a51a:	f7ff bf8d 	b.w	800a438 <_puts_r>
 800a51e:	bf00      	nop
 800a520:	2000015c 	.word	0x2000015c

0800a524 <sniprintf>:
 800a524:	b40c      	push	{r2, r3}
 800a526:	b530      	push	{r4, r5, lr}
 800a528:	4b17      	ldr	r3, [pc, #92]	; (800a588 <sniprintf+0x64>)
 800a52a:	1e0c      	subs	r4, r1, #0
 800a52c:	681d      	ldr	r5, [r3, #0]
 800a52e:	b09d      	sub	sp, #116	; 0x74
 800a530:	da08      	bge.n	800a544 <sniprintf+0x20>
 800a532:	238b      	movs	r3, #139	; 0x8b
 800a534:	602b      	str	r3, [r5, #0]
 800a536:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a53a:	b01d      	add	sp, #116	; 0x74
 800a53c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a540:	b002      	add	sp, #8
 800a542:	4770      	bx	lr
 800a544:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a548:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a54c:	bf14      	ite	ne
 800a54e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800a552:	4623      	moveq	r3, r4
 800a554:	9304      	str	r3, [sp, #16]
 800a556:	9307      	str	r3, [sp, #28]
 800a558:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a55c:	9002      	str	r0, [sp, #8]
 800a55e:	9006      	str	r0, [sp, #24]
 800a560:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a564:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a566:	ab21      	add	r3, sp, #132	; 0x84
 800a568:	a902      	add	r1, sp, #8
 800a56a:	4628      	mov	r0, r5
 800a56c:	9301      	str	r3, [sp, #4]
 800a56e:	f001 ff6f 	bl	800c450 <_svfiprintf_r>
 800a572:	1c43      	adds	r3, r0, #1
 800a574:	bfbc      	itt	lt
 800a576:	238b      	movlt	r3, #139	; 0x8b
 800a578:	602b      	strlt	r3, [r5, #0]
 800a57a:	2c00      	cmp	r4, #0
 800a57c:	d0dd      	beq.n	800a53a <sniprintf+0x16>
 800a57e:	9b02      	ldr	r3, [sp, #8]
 800a580:	2200      	movs	r2, #0
 800a582:	701a      	strb	r2, [r3, #0]
 800a584:	e7d9      	b.n	800a53a <sniprintf+0x16>
 800a586:	bf00      	nop
 800a588:	2000015c 	.word	0x2000015c

0800a58c <strtok>:
 800a58c:	4b16      	ldr	r3, [pc, #88]	; (800a5e8 <strtok+0x5c>)
 800a58e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a590:	681e      	ldr	r6, [r3, #0]
 800a592:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800a594:	4605      	mov	r5, r0
 800a596:	b9fc      	cbnz	r4, 800a5d8 <strtok+0x4c>
 800a598:	2050      	movs	r0, #80	; 0x50
 800a59a:	9101      	str	r1, [sp, #4]
 800a59c:	f001 fa6c 	bl	800ba78 <malloc>
 800a5a0:	9901      	ldr	r1, [sp, #4]
 800a5a2:	65b0      	str	r0, [r6, #88]	; 0x58
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	b920      	cbnz	r0, 800a5b2 <strtok+0x26>
 800a5a8:	4b10      	ldr	r3, [pc, #64]	; (800a5ec <strtok+0x60>)
 800a5aa:	4811      	ldr	r0, [pc, #68]	; (800a5f0 <strtok+0x64>)
 800a5ac:	2157      	movs	r1, #87	; 0x57
 800a5ae:	f000 f995 	bl	800a8dc <__assert_func>
 800a5b2:	e9c0 4400 	strd	r4, r4, [r0]
 800a5b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a5ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a5be:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a5c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a5c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a5ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a5ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a5d2:	6184      	str	r4, [r0, #24]
 800a5d4:	7704      	strb	r4, [r0, #28]
 800a5d6:	6244      	str	r4, [r0, #36]	; 0x24
 800a5d8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800a5da:	2301      	movs	r3, #1
 800a5dc:	4628      	mov	r0, r5
 800a5de:	b002      	add	sp, #8
 800a5e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a5e4:	f000 b806 	b.w	800a5f4 <__strtok_r>
 800a5e8:	2000015c 	.word	0x2000015c
 800a5ec:	0800ce20 	.word	0x0800ce20
 800a5f0:	0800ce37 	.word	0x0800ce37

0800a5f4 <__strtok_r>:
 800a5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5f6:	b908      	cbnz	r0, 800a5fc <__strtok_r+0x8>
 800a5f8:	6810      	ldr	r0, [r2, #0]
 800a5fa:	b188      	cbz	r0, 800a620 <__strtok_r+0x2c>
 800a5fc:	4604      	mov	r4, r0
 800a5fe:	4620      	mov	r0, r4
 800a600:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a604:	460f      	mov	r7, r1
 800a606:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a60a:	b91e      	cbnz	r6, 800a614 <__strtok_r+0x20>
 800a60c:	b965      	cbnz	r5, 800a628 <__strtok_r+0x34>
 800a60e:	6015      	str	r5, [r2, #0]
 800a610:	4628      	mov	r0, r5
 800a612:	e005      	b.n	800a620 <__strtok_r+0x2c>
 800a614:	42b5      	cmp	r5, r6
 800a616:	d1f6      	bne.n	800a606 <__strtok_r+0x12>
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1f0      	bne.n	800a5fe <__strtok_r+0xa>
 800a61c:	6014      	str	r4, [r2, #0]
 800a61e:	7003      	strb	r3, [r0, #0]
 800a620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a622:	461c      	mov	r4, r3
 800a624:	e00c      	b.n	800a640 <__strtok_r+0x4c>
 800a626:	b915      	cbnz	r5, 800a62e <__strtok_r+0x3a>
 800a628:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a62c:	460e      	mov	r6, r1
 800a62e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a632:	42ab      	cmp	r3, r5
 800a634:	d1f7      	bne.n	800a626 <__strtok_r+0x32>
 800a636:	2b00      	cmp	r3, #0
 800a638:	d0f3      	beq.n	800a622 <__strtok_r+0x2e>
 800a63a:	2300      	movs	r3, #0
 800a63c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a640:	6014      	str	r4, [r2, #0]
 800a642:	e7ed      	b.n	800a620 <__strtok_r+0x2c>

0800a644 <_strtol_l.constprop.0>:
 800a644:	2b01      	cmp	r3, #1
 800a646:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a64a:	d001      	beq.n	800a650 <_strtol_l.constprop.0+0xc>
 800a64c:	2b24      	cmp	r3, #36	; 0x24
 800a64e:	d906      	bls.n	800a65e <_strtol_l.constprop.0+0x1a>
 800a650:	f7ff fa56 	bl	8009b00 <__errno>
 800a654:	2316      	movs	r3, #22
 800a656:	6003      	str	r3, [r0, #0]
 800a658:	2000      	movs	r0, #0
 800a65a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a65e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a744 <_strtol_l.constprop.0+0x100>
 800a662:	460d      	mov	r5, r1
 800a664:	462e      	mov	r6, r5
 800a666:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a66a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a66e:	f017 0708 	ands.w	r7, r7, #8
 800a672:	d1f7      	bne.n	800a664 <_strtol_l.constprop.0+0x20>
 800a674:	2c2d      	cmp	r4, #45	; 0x2d
 800a676:	d132      	bne.n	800a6de <_strtol_l.constprop.0+0x9a>
 800a678:	782c      	ldrb	r4, [r5, #0]
 800a67a:	2701      	movs	r7, #1
 800a67c:	1cb5      	adds	r5, r6, #2
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d05b      	beq.n	800a73a <_strtol_l.constprop.0+0xf6>
 800a682:	2b10      	cmp	r3, #16
 800a684:	d109      	bne.n	800a69a <_strtol_l.constprop.0+0x56>
 800a686:	2c30      	cmp	r4, #48	; 0x30
 800a688:	d107      	bne.n	800a69a <_strtol_l.constprop.0+0x56>
 800a68a:	782c      	ldrb	r4, [r5, #0]
 800a68c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a690:	2c58      	cmp	r4, #88	; 0x58
 800a692:	d14d      	bne.n	800a730 <_strtol_l.constprop.0+0xec>
 800a694:	786c      	ldrb	r4, [r5, #1]
 800a696:	2310      	movs	r3, #16
 800a698:	3502      	adds	r5, #2
 800a69a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a69e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a6a2:	f04f 0c00 	mov.w	ip, #0
 800a6a6:	fbb8 f9f3 	udiv	r9, r8, r3
 800a6aa:	4666      	mov	r6, ip
 800a6ac:	fb03 8a19 	mls	sl, r3, r9, r8
 800a6b0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a6b4:	f1be 0f09 	cmp.w	lr, #9
 800a6b8:	d816      	bhi.n	800a6e8 <_strtol_l.constprop.0+0xa4>
 800a6ba:	4674      	mov	r4, lr
 800a6bc:	42a3      	cmp	r3, r4
 800a6be:	dd24      	ble.n	800a70a <_strtol_l.constprop.0+0xc6>
 800a6c0:	f1bc 0f00 	cmp.w	ip, #0
 800a6c4:	db1e      	blt.n	800a704 <_strtol_l.constprop.0+0xc0>
 800a6c6:	45b1      	cmp	r9, r6
 800a6c8:	d31c      	bcc.n	800a704 <_strtol_l.constprop.0+0xc0>
 800a6ca:	d101      	bne.n	800a6d0 <_strtol_l.constprop.0+0x8c>
 800a6cc:	45a2      	cmp	sl, r4
 800a6ce:	db19      	blt.n	800a704 <_strtol_l.constprop.0+0xc0>
 800a6d0:	fb06 4603 	mla	r6, r6, r3, r4
 800a6d4:	f04f 0c01 	mov.w	ip, #1
 800a6d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a6dc:	e7e8      	b.n	800a6b0 <_strtol_l.constprop.0+0x6c>
 800a6de:	2c2b      	cmp	r4, #43	; 0x2b
 800a6e0:	bf04      	itt	eq
 800a6e2:	782c      	ldrbeq	r4, [r5, #0]
 800a6e4:	1cb5      	addeq	r5, r6, #2
 800a6e6:	e7ca      	b.n	800a67e <_strtol_l.constprop.0+0x3a>
 800a6e8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a6ec:	f1be 0f19 	cmp.w	lr, #25
 800a6f0:	d801      	bhi.n	800a6f6 <_strtol_l.constprop.0+0xb2>
 800a6f2:	3c37      	subs	r4, #55	; 0x37
 800a6f4:	e7e2      	b.n	800a6bc <_strtol_l.constprop.0+0x78>
 800a6f6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a6fa:	f1be 0f19 	cmp.w	lr, #25
 800a6fe:	d804      	bhi.n	800a70a <_strtol_l.constprop.0+0xc6>
 800a700:	3c57      	subs	r4, #87	; 0x57
 800a702:	e7db      	b.n	800a6bc <_strtol_l.constprop.0+0x78>
 800a704:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a708:	e7e6      	b.n	800a6d8 <_strtol_l.constprop.0+0x94>
 800a70a:	f1bc 0f00 	cmp.w	ip, #0
 800a70e:	da05      	bge.n	800a71c <_strtol_l.constprop.0+0xd8>
 800a710:	2322      	movs	r3, #34	; 0x22
 800a712:	6003      	str	r3, [r0, #0]
 800a714:	4646      	mov	r6, r8
 800a716:	b942      	cbnz	r2, 800a72a <_strtol_l.constprop.0+0xe6>
 800a718:	4630      	mov	r0, r6
 800a71a:	e79e      	b.n	800a65a <_strtol_l.constprop.0+0x16>
 800a71c:	b107      	cbz	r7, 800a720 <_strtol_l.constprop.0+0xdc>
 800a71e:	4276      	negs	r6, r6
 800a720:	2a00      	cmp	r2, #0
 800a722:	d0f9      	beq.n	800a718 <_strtol_l.constprop.0+0xd4>
 800a724:	f1bc 0f00 	cmp.w	ip, #0
 800a728:	d000      	beq.n	800a72c <_strtol_l.constprop.0+0xe8>
 800a72a:	1e69      	subs	r1, r5, #1
 800a72c:	6011      	str	r1, [r2, #0]
 800a72e:	e7f3      	b.n	800a718 <_strtol_l.constprop.0+0xd4>
 800a730:	2430      	movs	r4, #48	; 0x30
 800a732:	2b00      	cmp	r3, #0
 800a734:	d1b1      	bne.n	800a69a <_strtol_l.constprop.0+0x56>
 800a736:	2308      	movs	r3, #8
 800a738:	e7af      	b.n	800a69a <_strtol_l.constprop.0+0x56>
 800a73a:	2c30      	cmp	r4, #48	; 0x30
 800a73c:	d0a5      	beq.n	800a68a <_strtol_l.constprop.0+0x46>
 800a73e:	230a      	movs	r3, #10
 800a740:	e7ab      	b.n	800a69a <_strtol_l.constprop.0+0x56>
 800a742:	bf00      	nop
 800a744:	0800ced1 	.word	0x0800ced1

0800a748 <strtol>:
 800a748:	4613      	mov	r3, r2
 800a74a:	460a      	mov	r2, r1
 800a74c:	4601      	mov	r1, r0
 800a74e:	4802      	ldr	r0, [pc, #8]	; (800a758 <strtol+0x10>)
 800a750:	6800      	ldr	r0, [r0, #0]
 800a752:	f7ff bf77 	b.w	800a644 <_strtol_l.constprop.0>
 800a756:	bf00      	nop
 800a758:	2000015c 	.word	0x2000015c

0800a75c <__swbuf_r>:
 800a75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75e:	460e      	mov	r6, r1
 800a760:	4614      	mov	r4, r2
 800a762:	4605      	mov	r5, r0
 800a764:	b118      	cbz	r0, 800a76e <__swbuf_r+0x12>
 800a766:	6983      	ldr	r3, [r0, #24]
 800a768:	b90b      	cbnz	r3, 800a76e <__swbuf_r+0x12>
 800a76a:	f001 f869 	bl	800b840 <__sinit>
 800a76e:	4b21      	ldr	r3, [pc, #132]	; (800a7f4 <__swbuf_r+0x98>)
 800a770:	429c      	cmp	r4, r3
 800a772:	d12b      	bne.n	800a7cc <__swbuf_r+0x70>
 800a774:	686c      	ldr	r4, [r5, #4]
 800a776:	69a3      	ldr	r3, [r4, #24]
 800a778:	60a3      	str	r3, [r4, #8]
 800a77a:	89a3      	ldrh	r3, [r4, #12]
 800a77c:	071a      	lsls	r2, r3, #28
 800a77e:	d52f      	bpl.n	800a7e0 <__swbuf_r+0x84>
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	b36b      	cbz	r3, 800a7e0 <__swbuf_r+0x84>
 800a784:	6923      	ldr	r3, [r4, #16]
 800a786:	6820      	ldr	r0, [r4, #0]
 800a788:	1ac0      	subs	r0, r0, r3
 800a78a:	6963      	ldr	r3, [r4, #20]
 800a78c:	b2f6      	uxtb	r6, r6
 800a78e:	4283      	cmp	r3, r0
 800a790:	4637      	mov	r7, r6
 800a792:	dc04      	bgt.n	800a79e <__swbuf_r+0x42>
 800a794:	4621      	mov	r1, r4
 800a796:	4628      	mov	r0, r5
 800a798:	f000 ffbe 	bl	800b718 <_fflush_r>
 800a79c:	bb30      	cbnz	r0, 800a7ec <__swbuf_r+0x90>
 800a79e:	68a3      	ldr	r3, [r4, #8]
 800a7a0:	3b01      	subs	r3, #1
 800a7a2:	60a3      	str	r3, [r4, #8]
 800a7a4:	6823      	ldr	r3, [r4, #0]
 800a7a6:	1c5a      	adds	r2, r3, #1
 800a7a8:	6022      	str	r2, [r4, #0]
 800a7aa:	701e      	strb	r6, [r3, #0]
 800a7ac:	6963      	ldr	r3, [r4, #20]
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	4283      	cmp	r3, r0
 800a7b2:	d004      	beq.n	800a7be <__swbuf_r+0x62>
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	07db      	lsls	r3, r3, #31
 800a7b8:	d506      	bpl.n	800a7c8 <__swbuf_r+0x6c>
 800a7ba:	2e0a      	cmp	r6, #10
 800a7bc:	d104      	bne.n	800a7c8 <__swbuf_r+0x6c>
 800a7be:	4621      	mov	r1, r4
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	f000 ffa9 	bl	800b718 <_fflush_r>
 800a7c6:	b988      	cbnz	r0, 800a7ec <__swbuf_r+0x90>
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7cc:	4b0a      	ldr	r3, [pc, #40]	; (800a7f8 <__swbuf_r+0x9c>)
 800a7ce:	429c      	cmp	r4, r3
 800a7d0:	d101      	bne.n	800a7d6 <__swbuf_r+0x7a>
 800a7d2:	68ac      	ldr	r4, [r5, #8]
 800a7d4:	e7cf      	b.n	800a776 <__swbuf_r+0x1a>
 800a7d6:	4b09      	ldr	r3, [pc, #36]	; (800a7fc <__swbuf_r+0xa0>)
 800a7d8:	429c      	cmp	r4, r3
 800a7da:	bf08      	it	eq
 800a7dc:	68ec      	ldreq	r4, [r5, #12]
 800a7de:	e7ca      	b.n	800a776 <__swbuf_r+0x1a>
 800a7e0:	4621      	mov	r1, r4
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	f000 f80c 	bl	800a800 <__swsetup_r>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d0cb      	beq.n	800a784 <__swbuf_r+0x28>
 800a7ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a7f0:	e7ea      	b.n	800a7c8 <__swbuf_r+0x6c>
 800a7f2:	bf00      	nop
 800a7f4:	0800d06c 	.word	0x0800d06c
 800a7f8:	0800d08c 	.word	0x0800d08c
 800a7fc:	0800d04c 	.word	0x0800d04c

0800a800 <__swsetup_r>:
 800a800:	4b32      	ldr	r3, [pc, #200]	; (800a8cc <__swsetup_r+0xcc>)
 800a802:	b570      	push	{r4, r5, r6, lr}
 800a804:	681d      	ldr	r5, [r3, #0]
 800a806:	4606      	mov	r6, r0
 800a808:	460c      	mov	r4, r1
 800a80a:	b125      	cbz	r5, 800a816 <__swsetup_r+0x16>
 800a80c:	69ab      	ldr	r3, [r5, #24]
 800a80e:	b913      	cbnz	r3, 800a816 <__swsetup_r+0x16>
 800a810:	4628      	mov	r0, r5
 800a812:	f001 f815 	bl	800b840 <__sinit>
 800a816:	4b2e      	ldr	r3, [pc, #184]	; (800a8d0 <__swsetup_r+0xd0>)
 800a818:	429c      	cmp	r4, r3
 800a81a:	d10f      	bne.n	800a83c <__swsetup_r+0x3c>
 800a81c:	686c      	ldr	r4, [r5, #4]
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a824:	0719      	lsls	r1, r3, #28
 800a826:	d42c      	bmi.n	800a882 <__swsetup_r+0x82>
 800a828:	06dd      	lsls	r5, r3, #27
 800a82a:	d411      	bmi.n	800a850 <__swsetup_r+0x50>
 800a82c:	2309      	movs	r3, #9
 800a82e:	6033      	str	r3, [r6, #0]
 800a830:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a834:	81a3      	strh	r3, [r4, #12]
 800a836:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a83a:	e03e      	b.n	800a8ba <__swsetup_r+0xba>
 800a83c:	4b25      	ldr	r3, [pc, #148]	; (800a8d4 <__swsetup_r+0xd4>)
 800a83e:	429c      	cmp	r4, r3
 800a840:	d101      	bne.n	800a846 <__swsetup_r+0x46>
 800a842:	68ac      	ldr	r4, [r5, #8]
 800a844:	e7eb      	b.n	800a81e <__swsetup_r+0x1e>
 800a846:	4b24      	ldr	r3, [pc, #144]	; (800a8d8 <__swsetup_r+0xd8>)
 800a848:	429c      	cmp	r4, r3
 800a84a:	bf08      	it	eq
 800a84c:	68ec      	ldreq	r4, [r5, #12]
 800a84e:	e7e6      	b.n	800a81e <__swsetup_r+0x1e>
 800a850:	0758      	lsls	r0, r3, #29
 800a852:	d512      	bpl.n	800a87a <__swsetup_r+0x7a>
 800a854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a856:	b141      	cbz	r1, 800a86a <__swsetup_r+0x6a>
 800a858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a85c:	4299      	cmp	r1, r3
 800a85e:	d002      	beq.n	800a866 <__swsetup_r+0x66>
 800a860:	4630      	mov	r0, r6
 800a862:	f001 fcb9 	bl	800c1d8 <_free_r>
 800a866:	2300      	movs	r3, #0
 800a868:	6363      	str	r3, [r4, #52]	; 0x34
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a870:	81a3      	strh	r3, [r4, #12]
 800a872:	2300      	movs	r3, #0
 800a874:	6063      	str	r3, [r4, #4]
 800a876:	6923      	ldr	r3, [r4, #16]
 800a878:	6023      	str	r3, [r4, #0]
 800a87a:	89a3      	ldrh	r3, [r4, #12]
 800a87c:	f043 0308 	orr.w	r3, r3, #8
 800a880:	81a3      	strh	r3, [r4, #12]
 800a882:	6923      	ldr	r3, [r4, #16]
 800a884:	b94b      	cbnz	r3, 800a89a <__swsetup_r+0x9a>
 800a886:	89a3      	ldrh	r3, [r4, #12]
 800a888:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a88c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a890:	d003      	beq.n	800a89a <__swsetup_r+0x9a>
 800a892:	4621      	mov	r1, r4
 800a894:	4630      	mov	r0, r6
 800a896:	f001 f8af 	bl	800b9f8 <__smakebuf_r>
 800a89a:	89a0      	ldrh	r0, [r4, #12]
 800a89c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8a0:	f010 0301 	ands.w	r3, r0, #1
 800a8a4:	d00a      	beq.n	800a8bc <__swsetup_r+0xbc>
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	60a3      	str	r3, [r4, #8]
 800a8aa:	6963      	ldr	r3, [r4, #20]
 800a8ac:	425b      	negs	r3, r3
 800a8ae:	61a3      	str	r3, [r4, #24]
 800a8b0:	6923      	ldr	r3, [r4, #16]
 800a8b2:	b943      	cbnz	r3, 800a8c6 <__swsetup_r+0xc6>
 800a8b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8b8:	d1ba      	bne.n	800a830 <__swsetup_r+0x30>
 800a8ba:	bd70      	pop	{r4, r5, r6, pc}
 800a8bc:	0781      	lsls	r1, r0, #30
 800a8be:	bf58      	it	pl
 800a8c0:	6963      	ldrpl	r3, [r4, #20]
 800a8c2:	60a3      	str	r3, [r4, #8]
 800a8c4:	e7f4      	b.n	800a8b0 <__swsetup_r+0xb0>
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	e7f7      	b.n	800a8ba <__swsetup_r+0xba>
 800a8ca:	bf00      	nop
 800a8cc:	2000015c 	.word	0x2000015c
 800a8d0:	0800d06c 	.word	0x0800d06c
 800a8d4:	0800d08c 	.word	0x0800d08c
 800a8d8:	0800d04c 	.word	0x0800d04c

0800a8dc <__assert_func>:
 800a8dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8de:	4614      	mov	r4, r2
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	4b09      	ldr	r3, [pc, #36]	; (800a908 <__assert_func+0x2c>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4605      	mov	r5, r0
 800a8e8:	68d8      	ldr	r0, [r3, #12]
 800a8ea:	b14c      	cbz	r4, 800a900 <__assert_func+0x24>
 800a8ec:	4b07      	ldr	r3, [pc, #28]	; (800a90c <__assert_func+0x30>)
 800a8ee:	9100      	str	r1, [sp, #0]
 800a8f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a8f4:	4906      	ldr	r1, [pc, #24]	; (800a910 <__assert_func+0x34>)
 800a8f6:	462b      	mov	r3, r5
 800a8f8:	f001 f820 	bl	800b93c <fiprintf>
 800a8fc:	f002 f868 	bl	800c9d0 <abort>
 800a900:	4b04      	ldr	r3, [pc, #16]	; (800a914 <__assert_func+0x38>)
 800a902:	461c      	mov	r4, r3
 800a904:	e7f3      	b.n	800a8ee <__assert_func+0x12>
 800a906:	bf00      	nop
 800a908:	2000015c 	.word	0x2000015c
 800a90c:	0800ce94 	.word	0x0800ce94
 800a910:	0800cea1 	.word	0x0800cea1
 800a914:	0800cecf 	.word	0x0800cecf

0800a918 <quorem>:
 800a918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91c:	6903      	ldr	r3, [r0, #16]
 800a91e:	690c      	ldr	r4, [r1, #16]
 800a920:	42a3      	cmp	r3, r4
 800a922:	4607      	mov	r7, r0
 800a924:	f2c0 8081 	blt.w	800aa2a <quorem+0x112>
 800a928:	3c01      	subs	r4, #1
 800a92a:	f101 0814 	add.w	r8, r1, #20
 800a92e:	f100 0514 	add.w	r5, r0, #20
 800a932:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a936:	9301      	str	r3, [sp, #4]
 800a938:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a93c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a940:	3301      	adds	r3, #1
 800a942:	429a      	cmp	r2, r3
 800a944:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a948:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a94c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a950:	d331      	bcc.n	800a9b6 <quorem+0x9e>
 800a952:	f04f 0e00 	mov.w	lr, #0
 800a956:	4640      	mov	r0, r8
 800a958:	46ac      	mov	ip, r5
 800a95a:	46f2      	mov	sl, lr
 800a95c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a960:	b293      	uxth	r3, r2
 800a962:	fb06 e303 	mla	r3, r6, r3, lr
 800a966:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	ebaa 0303 	sub.w	r3, sl, r3
 800a970:	f8dc a000 	ldr.w	sl, [ip]
 800a974:	0c12      	lsrs	r2, r2, #16
 800a976:	fa13 f38a 	uxtah	r3, r3, sl
 800a97a:	fb06 e202 	mla	r2, r6, r2, lr
 800a97e:	9300      	str	r3, [sp, #0]
 800a980:	9b00      	ldr	r3, [sp, #0]
 800a982:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a986:	b292      	uxth	r2, r2
 800a988:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a98c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a990:	f8bd 3000 	ldrh.w	r3, [sp]
 800a994:	4581      	cmp	r9, r0
 800a996:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a99a:	f84c 3b04 	str.w	r3, [ip], #4
 800a99e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a9a2:	d2db      	bcs.n	800a95c <quorem+0x44>
 800a9a4:	f855 300b 	ldr.w	r3, [r5, fp]
 800a9a8:	b92b      	cbnz	r3, 800a9b6 <quorem+0x9e>
 800a9aa:	9b01      	ldr	r3, [sp, #4]
 800a9ac:	3b04      	subs	r3, #4
 800a9ae:	429d      	cmp	r5, r3
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	d32e      	bcc.n	800aa12 <quorem+0xfa>
 800a9b4:	613c      	str	r4, [r7, #16]
 800a9b6:	4638      	mov	r0, r7
 800a9b8:	f001 faf6 	bl	800bfa8 <__mcmp>
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	db24      	blt.n	800aa0a <quorem+0xf2>
 800a9c0:	3601      	adds	r6, #1
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	f04f 0c00 	mov.w	ip, #0
 800a9c8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a9cc:	f8d0 e000 	ldr.w	lr, [r0]
 800a9d0:	b293      	uxth	r3, r2
 800a9d2:	ebac 0303 	sub.w	r3, ip, r3
 800a9d6:	0c12      	lsrs	r2, r2, #16
 800a9d8:	fa13 f38e 	uxtah	r3, r3, lr
 800a9dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a9e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9ea:	45c1      	cmp	r9, r8
 800a9ec:	f840 3b04 	str.w	r3, [r0], #4
 800a9f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a9f4:	d2e8      	bcs.n	800a9c8 <quorem+0xb0>
 800a9f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a9fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9fe:	b922      	cbnz	r2, 800aa0a <quorem+0xf2>
 800aa00:	3b04      	subs	r3, #4
 800aa02:	429d      	cmp	r5, r3
 800aa04:	461a      	mov	r2, r3
 800aa06:	d30a      	bcc.n	800aa1e <quorem+0x106>
 800aa08:	613c      	str	r4, [r7, #16]
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	b003      	add	sp, #12
 800aa0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa12:	6812      	ldr	r2, [r2, #0]
 800aa14:	3b04      	subs	r3, #4
 800aa16:	2a00      	cmp	r2, #0
 800aa18:	d1cc      	bne.n	800a9b4 <quorem+0x9c>
 800aa1a:	3c01      	subs	r4, #1
 800aa1c:	e7c7      	b.n	800a9ae <quorem+0x96>
 800aa1e:	6812      	ldr	r2, [r2, #0]
 800aa20:	3b04      	subs	r3, #4
 800aa22:	2a00      	cmp	r2, #0
 800aa24:	d1f0      	bne.n	800aa08 <quorem+0xf0>
 800aa26:	3c01      	subs	r4, #1
 800aa28:	e7eb      	b.n	800aa02 <quorem+0xea>
 800aa2a:	2000      	movs	r0, #0
 800aa2c:	e7ee      	b.n	800aa0c <quorem+0xf4>
	...

0800aa30 <_dtoa_r>:
 800aa30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa34:	ed2d 8b04 	vpush	{d8-d9}
 800aa38:	ec57 6b10 	vmov	r6, r7, d0
 800aa3c:	b093      	sub	sp, #76	; 0x4c
 800aa3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aa44:	9106      	str	r1, [sp, #24]
 800aa46:	ee10 aa10 	vmov	sl, s0
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	9209      	str	r2, [sp, #36]	; 0x24
 800aa4e:	930c      	str	r3, [sp, #48]	; 0x30
 800aa50:	46bb      	mov	fp, r7
 800aa52:	b975      	cbnz	r5, 800aa72 <_dtoa_r+0x42>
 800aa54:	2010      	movs	r0, #16
 800aa56:	f001 f80f 	bl	800ba78 <malloc>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	6260      	str	r0, [r4, #36]	; 0x24
 800aa5e:	b920      	cbnz	r0, 800aa6a <_dtoa_r+0x3a>
 800aa60:	4ba7      	ldr	r3, [pc, #668]	; (800ad00 <_dtoa_r+0x2d0>)
 800aa62:	21ea      	movs	r1, #234	; 0xea
 800aa64:	48a7      	ldr	r0, [pc, #668]	; (800ad04 <_dtoa_r+0x2d4>)
 800aa66:	f7ff ff39 	bl	800a8dc <__assert_func>
 800aa6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa6e:	6005      	str	r5, [r0, #0]
 800aa70:	60c5      	str	r5, [r0, #12]
 800aa72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa74:	6819      	ldr	r1, [r3, #0]
 800aa76:	b151      	cbz	r1, 800aa8e <_dtoa_r+0x5e>
 800aa78:	685a      	ldr	r2, [r3, #4]
 800aa7a:	604a      	str	r2, [r1, #4]
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	4093      	lsls	r3, r2
 800aa80:	608b      	str	r3, [r1, #8]
 800aa82:	4620      	mov	r0, r4
 800aa84:	f001 f84e 	bl	800bb24 <_Bfree>
 800aa88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	601a      	str	r2, [r3, #0]
 800aa8e:	1e3b      	subs	r3, r7, #0
 800aa90:	bfaa      	itet	ge
 800aa92:	2300      	movge	r3, #0
 800aa94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800aa98:	f8c8 3000 	strge.w	r3, [r8]
 800aa9c:	4b9a      	ldr	r3, [pc, #616]	; (800ad08 <_dtoa_r+0x2d8>)
 800aa9e:	bfbc      	itt	lt
 800aaa0:	2201      	movlt	r2, #1
 800aaa2:	f8c8 2000 	strlt.w	r2, [r8]
 800aaa6:	ea33 030b 	bics.w	r3, r3, fp
 800aaaa:	d11b      	bne.n	800aae4 <_dtoa_r+0xb4>
 800aaac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aaae:	f242 730f 	movw	r3, #9999	; 0x270f
 800aab2:	6013      	str	r3, [r2, #0]
 800aab4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aab8:	4333      	orrs	r3, r6
 800aaba:	f000 8592 	beq.w	800b5e2 <_dtoa_r+0xbb2>
 800aabe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aac0:	b963      	cbnz	r3, 800aadc <_dtoa_r+0xac>
 800aac2:	4b92      	ldr	r3, [pc, #584]	; (800ad0c <_dtoa_r+0x2dc>)
 800aac4:	e022      	b.n	800ab0c <_dtoa_r+0xdc>
 800aac6:	4b92      	ldr	r3, [pc, #584]	; (800ad10 <_dtoa_r+0x2e0>)
 800aac8:	9301      	str	r3, [sp, #4]
 800aaca:	3308      	adds	r3, #8
 800aacc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aace:	6013      	str	r3, [r2, #0]
 800aad0:	9801      	ldr	r0, [sp, #4]
 800aad2:	b013      	add	sp, #76	; 0x4c
 800aad4:	ecbd 8b04 	vpop	{d8-d9}
 800aad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aadc:	4b8b      	ldr	r3, [pc, #556]	; (800ad0c <_dtoa_r+0x2dc>)
 800aade:	9301      	str	r3, [sp, #4]
 800aae0:	3303      	adds	r3, #3
 800aae2:	e7f3      	b.n	800aacc <_dtoa_r+0x9c>
 800aae4:	2200      	movs	r2, #0
 800aae6:	2300      	movs	r3, #0
 800aae8:	4650      	mov	r0, sl
 800aaea:	4659      	mov	r1, fp
 800aaec:	f7f6 f824 	bl	8000b38 <__aeabi_dcmpeq>
 800aaf0:	ec4b ab19 	vmov	d9, sl, fp
 800aaf4:	4680      	mov	r8, r0
 800aaf6:	b158      	cbz	r0, 800ab10 <_dtoa_r+0xe0>
 800aaf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aafa:	2301      	movs	r3, #1
 800aafc:	6013      	str	r3, [r2, #0]
 800aafe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f000 856b 	beq.w	800b5dc <_dtoa_r+0xbac>
 800ab06:	4883      	ldr	r0, [pc, #524]	; (800ad14 <_dtoa_r+0x2e4>)
 800ab08:	6018      	str	r0, [r3, #0]
 800ab0a:	1e43      	subs	r3, r0, #1
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	e7df      	b.n	800aad0 <_dtoa_r+0xa0>
 800ab10:	ec4b ab10 	vmov	d0, sl, fp
 800ab14:	aa10      	add	r2, sp, #64	; 0x40
 800ab16:	a911      	add	r1, sp, #68	; 0x44
 800ab18:	4620      	mov	r0, r4
 800ab1a:	f001 faeb 	bl	800c0f4 <__d2b>
 800ab1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ab22:	ee08 0a10 	vmov	s16, r0
 800ab26:	2d00      	cmp	r5, #0
 800ab28:	f000 8084 	beq.w	800ac34 <_dtoa_r+0x204>
 800ab2c:	ee19 3a90 	vmov	r3, s19
 800ab30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ab38:	4656      	mov	r6, sl
 800ab3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ab3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ab42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ab46:	4b74      	ldr	r3, [pc, #464]	; (800ad18 <_dtoa_r+0x2e8>)
 800ab48:	2200      	movs	r2, #0
 800ab4a:	4630      	mov	r0, r6
 800ab4c:	4639      	mov	r1, r7
 800ab4e:	f7f5 fbd3 	bl	80002f8 <__aeabi_dsub>
 800ab52:	a365      	add	r3, pc, #404	; (adr r3, 800ace8 <_dtoa_r+0x2b8>)
 800ab54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab58:	f7f5 fd86 	bl	8000668 <__aeabi_dmul>
 800ab5c:	a364      	add	r3, pc, #400	; (adr r3, 800acf0 <_dtoa_r+0x2c0>)
 800ab5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab62:	f7f5 fbcb 	bl	80002fc <__adddf3>
 800ab66:	4606      	mov	r6, r0
 800ab68:	4628      	mov	r0, r5
 800ab6a:	460f      	mov	r7, r1
 800ab6c:	f7f5 fd12 	bl	8000594 <__aeabi_i2d>
 800ab70:	a361      	add	r3, pc, #388	; (adr r3, 800acf8 <_dtoa_r+0x2c8>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f7f5 fd77 	bl	8000668 <__aeabi_dmul>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4630      	mov	r0, r6
 800ab80:	4639      	mov	r1, r7
 800ab82:	f7f5 fbbb 	bl	80002fc <__adddf3>
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	f7f6 f81d 	bl	8000bc8 <__aeabi_d2iz>
 800ab8e:	2200      	movs	r2, #0
 800ab90:	9000      	str	r0, [sp, #0]
 800ab92:	2300      	movs	r3, #0
 800ab94:	4630      	mov	r0, r6
 800ab96:	4639      	mov	r1, r7
 800ab98:	f7f5 ffd8 	bl	8000b4c <__aeabi_dcmplt>
 800ab9c:	b150      	cbz	r0, 800abb4 <_dtoa_r+0x184>
 800ab9e:	9800      	ldr	r0, [sp, #0]
 800aba0:	f7f5 fcf8 	bl	8000594 <__aeabi_i2d>
 800aba4:	4632      	mov	r2, r6
 800aba6:	463b      	mov	r3, r7
 800aba8:	f7f5 ffc6 	bl	8000b38 <__aeabi_dcmpeq>
 800abac:	b910      	cbnz	r0, 800abb4 <_dtoa_r+0x184>
 800abae:	9b00      	ldr	r3, [sp, #0]
 800abb0:	3b01      	subs	r3, #1
 800abb2:	9300      	str	r3, [sp, #0]
 800abb4:	9b00      	ldr	r3, [sp, #0]
 800abb6:	2b16      	cmp	r3, #22
 800abb8:	d85a      	bhi.n	800ac70 <_dtoa_r+0x240>
 800abba:	9a00      	ldr	r2, [sp, #0]
 800abbc:	4b57      	ldr	r3, [pc, #348]	; (800ad1c <_dtoa_r+0x2ec>)
 800abbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc6:	ec51 0b19 	vmov	r0, r1, d9
 800abca:	f7f5 ffbf 	bl	8000b4c <__aeabi_dcmplt>
 800abce:	2800      	cmp	r0, #0
 800abd0:	d050      	beq.n	800ac74 <_dtoa_r+0x244>
 800abd2:	9b00      	ldr	r3, [sp, #0]
 800abd4:	3b01      	subs	r3, #1
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	2300      	movs	r3, #0
 800abda:	930b      	str	r3, [sp, #44]	; 0x2c
 800abdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abde:	1b5d      	subs	r5, r3, r5
 800abe0:	1e6b      	subs	r3, r5, #1
 800abe2:	9305      	str	r3, [sp, #20]
 800abe4:	bf45      	ittet	mi
 800abe6:	f1c5 0301 	rsbmi	r3, r5, #1
 800abea:	9304      	strmi	r3, [sp, #16]
 800abec:	2300      	movpl	r3, #0
 800abee:	2300      	movmi	r3, #0
 800abf0:	bf4c      	ite	mi
 800abf2:	9305      	strmi	r3, [sp, #20]
 800abf4:	9304      	strpl	r3, [sp, #16]
 800abf6:	9b00      	ldr	r3, [sp, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	db3d      	blt.n	800ac78 <_dtoa_r+0x248>
 800abfc:	9b05      	ldr	r3, [sp, #20]
 800abfe:	9a00      	ldr	r2, [sp, #0]
 800ac00:	920a      	str	r2, [sp, #40]	; 0x28
 800ac02:	4413      	add	r3, r2
 800ac04:	9305      	str	r3, [sp, #20]
 800ac06:	2300      	movs	r3, #0
 800ac08:	9307      	str	r3, [sp, #28]
 800ac0a:	9b06      	ldr	r3, [sp, #24]
 800ac0c:	2b09      	cmp	r3, #9
 800ac0e:	f200 8089 	bhi.w	800ad24 <_dtoa_r+0x2f4>
 800ac12:	2b05      	cmp	r3, #5
 800ac14:	bfc4      	itt	gt
 800ac16:	3b04      	subgt	r3, #4
 800ac18:	9306      	strgt	r3, [sp, #24]
 800ac1a:	9b06      	ldr	r3, [sp, #24]
 800ac1c:	f1a3 0302 	sub.w	r3, r3, #2
 800ac20:	bfcc      	ite	gt
 800ac22:	2500      	movgt	r5, #0
 800ac24:	2501      	movle	r5, #1
 800ac26:	2b03      	cmp	r3, #3
 800ac28:	f200 8087 	bhi.w	800ad3a <_dtoa_r+0x30a>
 800ac2c:	e8df f003 	tbb	[pc, r3]
 800ac30:	59383a2d 	.word	0x59383a2d
 800ac34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ac38:	441d      	add	r5, r3
 800ac3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ac3e:	2b20      	cmp	r3, #32
 800ac40:	bfc1      	itttt	gt
 800ac42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ac46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ac4a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ac4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ac52:	bfda      	itte	le
 800ac54:	f1c3 0320 	rsble	r3, r3, #32
 800ac58:	fa06 f003 	lslle.w	r0, r6, r3
 800ac5c:	4318      	orrgt	r0, r3
 800ac5e:	f7f5 fc89 	bl	8000574 <__aeabi_ui2d>
 800ac62:	2301      	movs	r3, #1
 800ac64:	4606      	mov	r6, r0
 800ac66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ac6a:	3d01      	subs	r5, #1
 800ac6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ac6e:	e76a      	b.n	800ab46 <_dtoa_r+0x116>
 800ac70:	2301      	movs	r3, #1
 800ac72:	e7b2      	b.n	800abda <_dtoa_r+0x1aa>
 800ac74:	900b      	str	r0, [sp, #44]	; 0x2c
 800ac76:	e7b1      	b.n	800abdc <_dtoa_r+0x1ac>
 800ac78:	9b04      	ldr	r3, [sp, #16]
 800ac7a:	9a00      	ldr	r2, [sp, #0]
 800ac7c:	1a9b      	subs	r3, r3, r2
 800ac7e:	9304      	str	r3, [sp, #16]
 800ac80:	4253      	negs	r3, r2
 800ac82:	9307      	str	r3, [sp, #28]
 800ac84:	2300      	movs	r3, #0
 800ac86:	930a      	str	r3, [sp, #40]	; 0x28
 800ac88:	e7bf      	b.n	800ac0a <_dtoa_r+0x1da>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	9308      	str	r3, [sp, #32]
 800ac8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	dc55      	bgt.n	800ad40 <_dtoa_r+0x310>
 800ac94:	2301      	movs	r3, #1
 800ac96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ac9e:	e00c      	b.n	800acba <_dtoa_r+0x28a>
 800aca0:	2301      	movs	r3, #1
 800aca2:	e7f3      	b.n	800ac8c <_dtoa_r+0x25c>
 800aca4:	2300      	movs	r3, #0
 800aca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aca8:	9308      	str	r3, [sp, #32]
 800acaa:	9b00      	ldr	r3, [sp, #0]
 800acac:	4413      	add	r3, r2
 800acae:	9302      	str	r3, [sp, #8]
 800acb0:	3301      	adds	r3, #1
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	9303      	str	r3, [sp, #12]
 800acb6:	bfb8      	it	lt
 800acb8:	2301      	movlt	r3, #1
 800acba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800acbc:	2200      	movs	r2, #0
 800acbe:	6042      	str	r2, [r0, #4]
 800acc0:	2204      	movs	r2, #4
 800acc2:	f102 0614 	add.w	r6, r2, #20
 800acc6:	429e      	cmp	r6, r3
 800acc8:	6841      	ldr	r1, [r0, #4]
 800acca:	d93d      	bls.n	800ad48 <_dtoa_r+0x318>
 800accc:	4620      	mov	r0, r4
 800acce:	f000 fee9 	bl	800baa4 <_Balloc>
 800acd2:	9001      	str	r0, [sp, #4]
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d13b      	bne.n	800ad50 <_dtoa_r+0x320>
 800acd8:	4b11      	ldr	r3, [pc, #68]	; (800ad20 <_dtoa_r+0x2f0>)
 800acda:	4602      	mov	r2, r0
 800acdc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ace0:	e6c0      	b.n	800aa64 <_dtoa_r+0x34>
 800ace2:	2301      	movs	r3, #1
 800ace4:	e7df      	b.n	800aca6 <_dtoa_r+0x276>
 800ace6:	bf00      	nop
 800ace8:	636f4361 	.word	0x636f4361
 800acec:	3fd287a7 	.word	0x3fd287a7
 800acf0:	8b60c8b3 	.word	0x8b60c8b3
 800acf4:	3fc68a28 	.word	0x3fc68a28
 800acf8:	509f79fb 	.word	0x509f79fb
 800acfc:	3fd34413 	.word	0x3fd34413
 800ad00:	0800ce20 	.word	0x0800ce20
 800ad04:	0800cfde 	.word	0x0800cfde
 800ad08:	7ff00000 	.word	0x7ff00000
 800ad0c:	0800cfda 	.word	0x0800cfda
 800ad10:	0800cfd1 	.word	0x0800cfd1
 800ad14:	0800cdfd 	.word	0x0800cdfd
 800ad18:	3ff80000 	.word	0x3ff80000
 800ad1c:	0800d130 	.word	0x0800d130
 800ad20:	0800d039 	.word	0x0800d039
 800ad24:	2501      	movs	r5, #1
 800ad26:	2300      	movs	r3, #0
 800ad28:	9306      	str	r3, [sp, #24]
 800ad2a:	9508      	str	r5, [sp, #32]
 800ad2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad34:	2200      	movs	r2, #0
 800ad36:	2312      	movs	r3, #18
 800ad38:	e7b0      	b.n	800ac9c <_dtoa_r+0x26c>
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	9308      	str	r3, [sp, #32]
 800ad3e:	e7f5      	b.n	800ad2c <_dtoa_r+0x2fc>
 800ad40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad46:	e7b8      	b.n	800acba <_dtoa_r+0x28a>
 800ad48:	3101      	adds	r1, #1
 800ad4a:	6041      	str	r1, [r0, #4]
 800ad4c:	0052      	lsls	r2, r2, #1
 800ad4e:	e7b8      	b.n	800acc2 <_dtoa_r+0x292>
 800ad50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad52:	9a01      	ldr	r2, [sp, #4]
 800ad54:	601a      	str	r2, [r3, #0]
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	2b0e      	cmp	r3, #14
 800ad5a:	f200 809d 	bhi.w	800ae98 <_dtoa_r+0x468>
 800ad5e:	2d00      	cmp	r5, #0
 800ad60:	f000 809a 	beq.w	800ae98 <_dtoa_r+0x468>
 800ad64:	9b00      	ldr	r3, [sp, #0]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	dd32      	ble.n	800add0 <_dtoa_r+0x3a0>
 800ad6a:	4ab7      	ldr	r2, [pc, #732]	; (800b048 <_dtoa_r+0x618>)
 800ad6c:	f003 030f 	and.w	r3, r3, #15
 800ad70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ad74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad78:	9b00      	ldr	r3, [sp, #0]
 800ad7a:	05d8      	lsls	r0, r3, #23
 800ad7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ad80:	d516      	bpl.n	800adb0 <_dtoa_r+0x380>
 800ad82:	4bb2      	ldr	r3, [pc, #712]	; (800b04c <_dtoa_r+0x61c>)
 800ad84:	ec51 0b19 	vmov	r0, r1, d9
 800ad88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ad8c:	f7f5 fd96 	bl	80008bc <__aeabi_ddiv>
 800ad90:	f007 070f 	and.w	r7, r7, #15
 800ad94:	4682      	mov	sl, r0
 800ad96:	468b      	mov	fp, r1
 800ad98:	2503      	movs	r5, #3
 800ad9a:	4eac      	ldr	r6, [pc, #688]	; (800b04c <_dtoa_r+0x61c>)
 800ad9c:	b957      	cbnz	r7, 800adb4 <_dtoa_r+0x384>
 800ad9e:	4642      	mov	r2, r8
 800ada0:	464b      	mov	r3, r9
 800ada2:	4650      	mov	r0, sl
 800ada4:	4659      	mov	r1, fp
 800ada6:	f7f5 fd89 	bl	80008bc <__aeabi_ddiv>
 800adaa:	4682      	mov	sl, r0
 800adac:	468b      	mov	fp, r1
 800adae:	e028      	b.n	800ae02 <_dtoa_r+0x3d2>
 800adb0:	2502      	movs	r5, #2
 800adb2:	e7f2      	b.n	800ad9a <_dtoa_r+0x36a>
 800adb4:	07f9      	lsls	r1, r7, #31
 800adb6:	d508      	bpl.n	800adca <_dtoa_r+0x39a>
 800adb8:	4640      	mov	r0, r8
 800adba:	4649      	mov	r1, r9
 800adbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800adc0:	f7f5 fc52 	bl	8000668 <__aeabi_dmul>
 800adc4:	3501      	adds	r5, #1
 800adc6:	4680      	mov	r8, r0
 800adc8:	4689      	mov	r9, r1
 800adca:	107f      	asrs	r7, r7, #1
 800adcc:	3608      	adds	r6, #8
 800adce:	e7e5      	b.n	800ad9c <_dtoa_r+0x36c>
 800add0:	f000 809b 	beq.w	800af0a <_dtoa_r+0x4da>
 800add4:	9b00      	ldr	r3, [sp, #0]
 800add6:	4f9d      	ldr	r7, [pc, #628]	; (800b04c <_dtoa_r+0x61c>)
 800add8:	425e      	negs	r6, r3
 800adda:	4b9b      	ldr	r3, [pc, #620]	; (800b048 <_dtoa_r+0x618>)
 800addc:	f006 020f 	and.w	r2, r6, #15
 800ade0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ade4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade8:	ec51 0b19 	vmov	r0, r1, d9
 800adec:	f7f5 fc3c 	bl	8000668 <__aeabi_dmul>
 800adf0:	1136      	asrs	r6, r6, #4
 800adf2:	4682      	mov	sl, r0
 800adf4:	468b      	mov	fp, r1
 800adf6:	2300      	movs	r3, #0
 800adf8:	2502      	movs	r5, #2
 800adfa:	2e00      	cmp	r6, #0
 800adfc:	d17a      	bne.n	800aef4 <_dtoa_r+0x4c4>
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1d3      	bne.n	800adaa <_dtoa_r+0x37a>
 800ae02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	f000 8082 	beq.w	800af0e <_dtoa_r+0x4de>
 800ae0a:	4b91      	ldr	r3, [pc, #580]	; (800b050 <_dtoa_r+0x620>)
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	4650      	mov	r0, sl
 800ae10:	4659      	mov	r1, fp
 800ae12:	f7f5 fe9b 	bl	8000b4c <__aeabi_dcmplt>
 800ae16:	2800      	cmp	r0, #0
 800ae18:	d079      	beq.n	800af0e <_dtoa_r+0x4de>
 800ae1a:	9b03      	ldr	r3, [sp, #12]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d076      	beq.n	800af0e <_dtoa_r+0x4de>
 800ae20:	9b02      	ldr	r3, [sp, #8]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	dd36      	ble.n	800ae94 <_dtoa_r+0x464>
 800ae26:	9b00      	ldr	r3, [sp, #0]
 800ae28:	4650      	mov	r0, sl
 800ae2a:	4659      	mov	r1, fp
 800ae2c:	1e5f      	subs	r7, r3, #1
 800ae2e:	2200      	movs	r2, #0
 800ae30:	4b88      	ldr	r3, [pc, #544]	; (800b054 <_dtoa_r+0x624>)
 800ae32:	f7f5 fc19 	bl	8000668 <__aeabi_dmul>
 800ae36:	9e02      	ldr	r6, [sp, #8]
 800ae38:	4682      	mov	sl, r0
 800ae3a:	468b      	mov	fp, r1
 800ae3c:	3501      	adds	r5, #1
 800ae3e:	4628      	mov	r0, r5
 800ae40:	f7f5 fba8 	bl	8000594 <__aeabi_i2d>
 800ae44:	4652      	mov	r2, sl
 800ae46:	465b      	mov	r3, fp
 800ae48:	f7f5 fc0e 	bl	8000668 <__aeabi_dmul>
 800ae4c:	4b82      	ldr	r3, [pc, #520]	; (800b058 <_dtoa_r+0x628>)
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f7f5 fa54 	bl	80002fc <__adddf3>
 800ae54:	46d0      	mov	r8, sl
 800ae56:	46d9      	mov	r9, fp
 800ae58:	4682      	mov	sl, r0
 800ae5a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ae5e:	2e00      	cmp	r6, #0
 800ae60:	d158      	bne.n	800af14 <_dtoa_r+0x4e4>
 800ae62:	4b7e      	ldr	r3, [pc, #504]	; (800b05c <_dtoa_r+0x62c>)
 800ae64:	2200      	movs	r2, #0
 800ae66:	4640      	mov	r0, r8
 800ae68:	4649      	mov	r1, r9
 800ae6a:	f7f5 fa45 	bl	80002f8 <__aeabi_dsub>
 800ae6e:	4652      	mov	r2, sl
 800ae70:	465b      	mov	r3, fp
 800ae72:	4680      	mov	r8, r0
 800ae74:	4689      	mov	r9, r1
 800ae76:	f7f5 fe87 	bl	8000b88 <__aeabi_dcmpgt>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	f040 8295 	bne.w	800b3aa <_dtoa_r+0x97a>
 800ae80:	4652      	mov	r2, sl
 800ae82:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ae86:	4640      	mov	r0, r8
 800ae88:	4649      	mov	r1, r9
 800ae8a:	f7f5 fe5f 	bl	8000b4c <__aeabi_dcmplt>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	f040 8289 	bne.w	800b3a6 <_dtoa_r+0x976>
 800ae94:	ec5b ab19 	vmov	sl, fp, d9
 800ae98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	f2c0 8148 	blt.w	800b130 <_dtoa_r+0x700>
 800aea0:	9a00      	ldr	r2, [sp, #0]
 800aea2:	2a0e      	cmp	r2, #14
 800aea4:	f300 8144 	bgt.w	800b130 <_dtoa_r+0x700>
 800aea8:	4b67      	ldr	r3, [pc, #412]	; (800b048 <_dtoa_r+0x618>)
 800aeaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aeae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aeb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f280 80d5 	bge.w	800b064 <_dtoa_r+0x634>
 800aeba:	9b03      	ldr	r3, [sp, #12]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f300 80d1 	bgt.w	800b064 <_dtoa_r+0x634>
 800aec2:	f040 826f 	bne.w	800b3a4 <_dtoa_r+0x974>
 800aec6:	4b65      	ldr	r3, [pc, #404]	; (800b05c <_dtoa_r+0x62c>)
 800aec8:	2200      	movs	r2, #0
 800aeca:	4640      	mov	r0, r8
 800aecc:	4649      	mov	r1, r9
 800aece:	f7f5 fbcb 	bl	8000668 <__aeabi_dmul>
 800aed2:	4652      	mov	r2, sl
 800aed4:	465b      	mov	r3, fp
 800aed6:	f7f5 fe4d 	bl	8000b74 <__aeabi_dcmpge>
 800aeda:	9e03      	ldr	r6, [sp, #12]
 800aedc:	4637      	mov	r7, r6
 800aede:	2800      	cmp	r0, #0
 800aee0:	f040 8245 	bne.w	800b36e <_dtoa_r+0x93e>
 800aee4:	9d01      	ldr	r5, [sp, #4]
 800aee6:	2331      	movs	r3, #49	; 0x31
 800aee8:	f805 3b01 	strb.w	r3, [r5], #1
 800aeec:	9b00      	ldr	r3, [sp, #0]
 800aeee:	3301      	adds	r3, #1
 800aef0:	9300      	str	r3, [sp, #0]
 800aef2:	e240      	b.n	800b376 <_dtoa_r+0x946>
 800aef4:	07f2      	lsls	r2, r6, #31
 800aef6:	d505      	bpl.n	800af04 <_dtoa_r+0x4d4>
 800aef8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aefc:	f7f5 fbb4 	bl	8000668 <__aeabi_dmul>
 800af00:	3501      	adds	r5, #1
 800af02:	2301      	movs	r3, #1
 800af04:	1076      	asrs	r6, r6, #1
 800af06:	3708      	adds	r7, #8
 800af08:	e777      	b.n	800adfa <_dtoa_r+0x3ca>
 800af0a:	2502      	movs	r5, #2
 800af0c:	e779      	b.n	800ae02 <_dtoa_r+0x3d2>
 800af0e:	9f00      	ldr	r7, [sp, #0]
 800af10:	9e03      	ldr	r6, [sp, #12]
 800af12:	e794      	b.n	800ae3e <_dtoa_r+0x40e>
 800af14:	9901      	ldr	r1, [sp, #4]
 800af16:	4b4c      	ldr	r3, [pc, #304]	; (800b048 <_dtoa_r+0x618>)
 800af18:	4431      	add	r1, r6
 800af1a:	910d      	str	r1, [sp, #52]	; 0x34
 800af1c:	9908      	ldr	r1, [sp, #32]
 800af1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800af22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af26:	2900      	cmp	r1, #0
 800af28:	d043      	beq.n	800afb2 <_dtoa_r+0x582>
 800af2a:	494d      	ldr	r1, [pc, #308]	; (800b060 <_dtoa_r+0x630>)
 800af2c:	2000      	movs	r0, #0
 800af2e:	f7f5 fcc5 	bl	80008bc <__aeabi_ddiv>
 800af32:	4652      	mov	r2, sl
 800af34:	465b      	mov	r3, fp
 800af36:	f7f5 f9df 	bl	80002f8 <__aeabi_dsub>
 800af3a:	9d01      	ldr	r5, [sp, #4]
 800af3c:	4682      	mov	sl, r0
 800af3e:	468b      	mov	fp, r1
 800af40:	4649      	mov	r1, r9
 800af42:	4640      	mov	r0, r8
 800af44:	f7f5 fe40 	bl	8000bc8 <__aeabi_d2iz>
 800af48:	4606      	mov	r6, r0
 800af4a:	f7f5 fb23 	bl	8000594 <__aeabi_i2d>
 800af4e:	4602      	mov	r2, r0
 800af50:	460b      	mov	r3, r1
 800af52:	4640      	mov	r0, r8
 800af54:	4649      	mov	r1, r9
 800af56:	f7f5 f9cf 	bl	80002f8 <__aeabi_dsub>
 800af5a:	3630      	adds	r6, #48	; 0x30
 800af5c:	f805 6b01 	strb.w	r6, [r5], #1
 800af60:	4652      	mov	r2, sl
 800af62:	465b      	mov	r3, fp
 800af64:	4680      	mov	r8, r0
 800af66:	4689      	mov	r9, r1
 800af68:	f7f5 fdf0 	bl	8000b4c <__aeabi_dcmplt>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d163      	bne.n	800b038 <_dtoa_r+0x608>
 800af70:	4642      	mov	r2, r8
 800af72:	464b      	mov	r3, r9
 800af74:	4936      	ldr	r1, [pc, #216]	; (800b050 <_dtoa_r+0x620>)
 800af76:	2000      	movs	r0, #0
 800af78:	f7f5 f9be 	bl	80002f8 <__aeabi_dsub>
 800af7c:	4652      	mov	r2, sl
 800af7e:	465b      	mov	r3, fp
 800af80:	f7f5 fde4 	bl	8000b4c <__aeabi_dcmplt>
 800af84:	2800      	cmp	r0, #0
 800af86:	f040 80b5 	bne.w	800b0f4 <_dtoa_r+0x6c4>
 800af8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af8c:	429d      	cmp	r5, r3
 800af8e:	d081      	beq.n	800ae94 <_dtoa_r+0x464>
 800af90:	4b30      	ldr	r3, [pc, #192]	; (800b054 <_dtoa_r+0x624>)
 800af92:	2200      	movs	r2, #0
 800af94:	4650      	mov	r0, sl
 800af96:	4659      	mov	r1, fp
 800af98:	f7f5 fb66 	bl	8000668 <__aeabi_dmul>
 800af9c:	4b2d      	ldr	r3, [pc, #180]	; (800b054 <_dtoa_r+0x624>)
 800af9e:	4682      	mov	sl, r0
 800afa0:	468b      	mov	fp, r1
 800afa2:	4640      	mov	r0, r8
 800afa4:	4649      	mov	r1, r9
 800afa6:	2200      	movs	r2, #0
 800afa8:	f7f5 fb5e 	bl	8000668 <__aeabi_dmul>
 800afac:	4680      	mov	r8, r0
 800afae:	4689      	mov	r9, r1
 800afb0:	e7c6      	b.n	800af40 <_dtoa_r+0x510>
 800afb2:	4650      	mov	r0, sl
 800afb4:	4659      	mov	r1, fp
 800afb6:	f7f5 fb57 	bl	8000668 <__aeabi_dmul>
 800afba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afbc:	9d01      	ldr	r5, [sp, #4]
 800afbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800afc0:	4682      	mov	sl, r0
 800afc2:	468b      	mov	fp, r1
 800afc4:	4649      	mov	r1, r9
 800afc6:	4640      	mov	r0, r8
 800afc8:	f7f5 fdfe 	bl	8000bc8 <__aeabi_d2iz>
 800afcc:	4606      	mov	r6, r0
 800afce:	f7f5 fae1 	bl	8000594 <__aeabi_i2d>
 800afd2:	3630      	adds	r6, #48	; 0x30
 800afd4:	4602      	mov	r2, r0
 800afd6:	460b      	mov	r3, r1
 800afd8:	4640      	mov	r0, r8
 800afda:	4649      	mov	r1, r9
 800afdc:	f7f5 f98c 	bl	80002f8 <__aeabi_dsub>
 800afe0:	f805 6b01 	strb.w	r6, [r5], #1
 800afe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afe6:	429d      	cmp	r5, r3
 800afe8:	4680      	mov	r8, r0
 800afea:	4689      	mov	r9, r1
 800afec:	f04f 0200 	mov.w	r2, #0
 800aff0:	d124      	bne.n	800b03c <_dtoa_r+0x60c>
 800aff2:	4b1b      	ldr	r3, [pc, #108]	; (800b060 <_dtoa_r+0x630>)
 800aff4:	4650      	mov	r0, sl
 800aff6:	4659      	mov	r1, fp
 800aff8:	f7f5 f980 	bl	80002fc <__adddf3>
 800affc:	4602      	mov	r2, r0
 800affe:	460b      	mov	r3, r1
 800b000:	4640      	mov	r0, r8
 800b002:	4649      	mov	r1, r9
 800b004:	f7f5 fdc0 	bl	8000b88 <__aeabi_dcmpgt>
 800b008:	2800      	cmp	r0, #0
 800b00a:	d173      	bne.n	800b0f4 <_dtoa_r+0x6c4>
 800b00c:	4652      	mov	r2, sl
 800b00e:	465b      	mov	r3, fp
 800b010:	4913      	ldr	r1, [pc, #76]	; (800b060 <_dtoa_r+0x630>)
 800b012:	2000      	movs	r0, #0
 800b014:	f7f5 f970 	bl	80002f8 <__aeabi_dsub>
 800b018:	4602      	mov	r2, r0
 800b01a:	460b      	mov	r3, r1
 800b01c:	4640      	mov	r0, r8
 800b01e:	4649      	mov	r1, r9
 800b020:	f7f5 fd94 	bl	8000b4c <__aeabi_dcmplt>
 800b024:	2800      	cmp	r0, #0
 800b026:	f43f af35 	beq.w	800ae94 <_dtoa_r+0x464>
 800b02a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b02c:	1e6b      	subs	r3, r5, #1
 800b02e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b030:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b034:	2b30      	cmp	r3, #48	; 0x30
 800b036:	d0f8      	beq.n	800b02a <_dtoa_r+0x5fa>
 800b038:	9700      	str	r7, [sp, #0]
 800b03a:	e049      	b.n	800b0d0 <_dtoa_r+0x6a0>
 800b03c:	4b05      	ldr	r3, [pc, #20]	; (800b054 <_dtoa_r+0x624>)
 800b03e:	f7f5 fb13 	bl	8000668 <__aeabi_dmul>
 800b042:	4680      	mov	r8, r0
 800b044:	4689      	mov	r9, r1
 800b046:	e7bd      	b.n	800afc4 <_dtoa_r+0x594>
 800b048:	0800d130 	.word	0x0800d130
 800b04c:	0800d108 	.word	0x0800d108
 800b050:	3ff00000 	.word	0x3ff00000
 800b054:	40240000 	.word	0x40240000
 800b058:	401c0000 	.word	0x401c0000
 800b05c:	40140000 	.word	0x40140000
 800b060:	3fe00000 	.word	0x3fe00000
 800b064:	9d01      	ldr	r5, [sp, #4]
 800b066:	4656      	mov	r6, sl
 800b068:	465f      	mov	r7, fp
 800b06a:	4642      	mov	r2, r8
 800b06c:	464b      	mov	r3, r9
 800b06e:	4630      	mov	r0, r6
 800b070:	4639      	mov	r1, r7
 800b072:	f7f5 fc23 	bl	80008bc <__aeabi_ddiv>
 800b076:	f7f5 fda7 	bl	8000bc8 <__aeabi_d2iz>
 800b07a:	4682      	mov	sl, r0
 800b07c:	f7f5 fa8a 	bl	8000594 <__aeabi_i2d>
 800b080:	4642      	mov	r2, r8
 800b082:	464b      	mov	r3, r9
 800b084:	f7f5 faf0 	bl	8000668 <__aeabi_dmul>
 800b088:	4602      	mov	r2, r0
 800b08a:	460b      	mov	r3, r1
 800b08c:	4630      	mov	r0, r6
 800b08e:	4639      	mov	r1, r7
 800b090:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b094:	f7f5 f930 	bl	80002f8 <__aeabi_dsub>
 800b098:	f805 6b01 	strb.w	r6, [r5], #1
 800b09c:	9e01      	ldr	r6, [sp, #4]
 800b09e:	9f03      	ldr	r7, [sp, #12]
 800b0a0:	1bae      	subs	r6, r5, r6
 800b0a2:	42b7      	cmp	r7, r6
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	d135      	bne.n	800b116 <_dtoa_r+0x6e6>
 800b0aa:	f7f5 f927 	bl	80002fc <__adddf3>
 800b0ae:	4642      	mov	r2, r8
 800b0b0:	464b      	mov	r3, r9
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	460f      	mov	r7, r1
 800b0b6:	f7f5 fd67 	bl	8000b88 <__aeabi_dcmpgt>
 800b0ba:	b9d0      	cbnz	r0, 800b0f2 <_dtoa_r+0x6c2>
 800b0bc:	4642      	mov	r2, r8
 800b0be:	464b      	mov	r3, r9
 800b0c0:	4630      	mov	r0, r6
 800b0c2:	4639      	mov	r1, r7
 800b0c4:	f7f5 fd38 	bl	8000b38 <__aeabi_dcmpeq>
 800b0c8:	b110      	cbz	r0, 800b0d0 <_dtoa_r+0x6a0>
 800b0ca:	f01a 0f01 	tst.w	sl, #1
 800b0ce:	d110      	bne.n	800b0f2 <_dtoa_r+0x6c2>
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	ee18 1a10 	vmov	r1, s16
 800b0d6:	f000 fd25 	bl	800bb24 <_Bfree>
 800b0da:	2300      	movs	r3, #0
 800b0dc:	9800      	ldr	r0, [sp, #0]
 800b0de:	702b      	strb	r3, [r5, #0]
 800b0e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0e2:	3001      	adds	r0, #1
 800b0e4:	6018      	str	r0, [r3, #0]
 800b0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	f43f acf1 	beq.w	800aad0 <_dtoa_r+0xa0>
 800b0ee:	601d      	str	r5, [r3, #0]
 800b0f0:	e4ee      	b.n	800aad0 <_dtoa_r+0xa0>
 800b0f2:	9f00      	ldr	r7, [sp, #0]
 800b0f4:	462b      	mov	r3, r5
 800b0f6:	461d      	mov	r5, r3
 800b0f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0fc:	2a39      	cmp	r2, #57	; 0x39
 800b0fe:	d106      	bne.n	800b10e <_dtoa_r+0x6de>
 800b100:	9a01      	ldr	r2, [sp, #4]
 800b102:	429a      	cmp	r2, r3
 800b104:	d1f7      	bne.n	800b0f6 <_dtoa_r+0x6c6>
 800b106:	9901      	ldr	r1, [sp, #4]
 800b108:	2230      	movs	r2, #48	; 0x30
 800b10a:	3701      	adds	r7, #1
 800b10c:	700a      	strb	r2, [r1, #0]
 800b10e:	781a      	ldrb	r2, [r3, #0]
 800b110:	3201      	adds	r2, #1
 800b112:	701a      	strb	r2, [r3, #0]
 800b114:	e790      	b.n	800b038 <_dtoa_r+0x608>
 800b116:	4ba6      	ldr	r3, [pc, #664]	; (800b3b0 <_dtoa_r+0x980>)
 800b118:	2200      	movs	r2, #0
 800b11a:	f7f5 faa5 	bl	8000668 <__aeabi_dmul>
 800b11e:	2200      	movs	r2, #0
 800b120:	2300      	movs	r3, #0
 800b122:	4606      	mov	r6, r0
 800b124:	460f      	mov	r7, r1
 800b126:	f7f5 fd07 	bl	8000b38 <__aeabi_dcmpeq>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d09d      	beq.n	800b06a <_dtoa_r+0x63a>
 800b12e:	e7cf      	b.n	800b0d0 <_dtoa_r+0x6a0>
 800b130:	9a08      	ldr	r2, [sp, #32]
 800b132:	2a00      	cmp	r2, #0
 800b134:	f000 80d7 	beq.w	800b2e6 <_dtoa_r+0x8b6>
 800b138:	9a06      	ldr	r2, [sp, #24]
 800b13a:	2a01      	cmp	r2, #1
 800b13c:	f300 80ba 	bgt.w	800b2b4 <_dtoa_r+0x884>
 800b140:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b142:	2a00      	cmp	r2, #0
 800b144:	f000 80b2 	beq.w	800b2ac <_dtoa_r+0x87c>
 800b148:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b14c:	9e07      	ldr	r6, [sp, #28]
 800b14e:	9d04      	ldr	r5, [sp, #16]
 800b150:	9a04      	ldr	r2, [sp, #16]
 800b152:	441a      	add	r2, r3
 800b154:	9204      	str	r2, [sp, #16]
 800b156:	9a05      	ldr	r2, [sp, #20]
 800b158:	2101      	movs	r1, #1
 800b15a:	441a      	add	r2, r3
 800b15c:	4620      	mov	r0, r4
 800b15e:	9205      	str	r2, [sp, #20]
 800b160:	f000 fd98 	bl	800bc94 <__i2b>
 800b164:	4607      	mov	r7, r0
 800b166:	2d00      	cmp	r5, #0
 800b168:	dd0c      	ble.n	800b184 <_dtoa_r+0x754>
 800b16a:	9b05      	ldr	r3, [sp, #20]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	dd09      	ble.n	800b184 <_dtoa_r+0x754>
 800b170:	42ab      	cmp	r3, r5
 800b172:	9a04      	ldr	r2, [sp, #16]
 800b174:	bfa8      	it	ge
 800b176:	462b      	movge	r3, r5
 800b178:	1ad2      	subs	r2, r2, r3
 800b17a:	9204      	str	r2, [sp, #16]
 800b17c:	9a05      	ldr	r2, [sp, #20]
 800b17e:	1aed      	subs	r5, r5, r3
 800b180:	1ad3      	subs	r3, r2, r3
 800b182:	9305      	str	r3, [sp, #20]
 800b184:	9b07      	ldr	r3, [sp, #28]
 800b186:	b31b      	cbz	r3, 800b1d0 <_dtoa_r+0x7a0>
 800b188:	9b08      	ldr	r3, [sp, #32]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	f000 80af 	beq.w	800b2ee <_dtoa_r+0x8be>
 800b190:	2e00      	cmp	r6, #0
 800b192:	dd13      	ble.n	800b1bc <_dtoa_r+0x78c>
 800b194:	4639      	mov	r1, r7
 800b196:	4632      	mov	r2, r6
 800b198:	4620      	mov	r0, r4
 800b19a:	f000 fe3b 	bl	800be14 <__pow5mult>
 800b19e:	ee18 2a10 	vmov	r2, s16
 800b1a2:	4601      	mov	r1, r0
 800b1a4:	4607      	mov	r7, r0
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f000 fd8a 	bl	800bcc0 <__multiply>
 800b1ac:	ee18 1a10 	vmov	r1, s16
 800b1b0:	4680      	mov	r8, r0
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f000 fcb6 	bl	800bb24 <_Bfree>
 800b1b8:	ee08 8a10 	vmov	s16, r8
 800b1bc:	9b07      	ldr	r3, [sp, #28]
 800b1be:	1b9a      	subs	r2, r3, r6
 800b1c0:	d006      	beq.n	800b1d0 <_dtoa_r+0x7a0>
 800b1c2:	ee18 1a10 	vmov	r1, s16
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	f000 fe24 	bl	800be14 <__pow5mult>
 800b1cc:	ee08 0a10 	vmov	s16, r0
 800b1d0:	2101      	movs	r1, #1
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 fd5e 	bl	800bc94 <__i2b>
 800b1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	4606      	mov	r6, r0
 800b1de:	f340 8088 	ble.w	800b2f2 <_dtoa_r+0x8c2>
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	4601      	mov	r1, r0
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f000 fe14 	bl	800be14 <__pow5mult>
 800b1ec:	9b06      	ldr	r3, [sp, #24]
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	4606      	mov	r6, r0
 800b1f2:	f340 8081 	ble.w	800b2f8 <_dtoa_r+0x8c8>
 800b1f6:	f04f 0800 	mov.w	r8, #0
 800b1fa:	6933      	ldr	r3, [r6, #16]
 800b1fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b200:	6918      	ldr	r0, [r3, #16]
 800b202:	f000 fcf7 	bl	800bbf4 <__hi0bits>
 800b206:	f1c0 0020 	rsb	r0, r0, #32
 800b20a:	9b05      	ldr	r3, [sp, #20]
 800b20c:	4418      	add	r0, r3
 800b20e:	f010 001f 	ands.w	r0, r0, #31
 800b212:	f000 8092 	beq.w	800b33a <_dtoa_r+0x90a>
 800b216:	f1c0 0320 	rsb	r3, r0, #32
 800b21a:	2b04      	cmp	r3, #4
 800b21c:	f340 808a 	ble.w	800b334 <_dtoa_r+0x904>
 800b220:	f1c0 001c 	rsb	r0, r0, #28
 800b224:	9b04      	ldr	r3, [sp, #16]
 800b226:	4403      	add	r3, r0
 800b228:	9304      	str	r3, [sp, #16]
 800b22a:	9b05      	ldr	r3, [sp, #20]
 800b22c:	4403      	add	r3, r0
 800b22e:	4405      	add	r5, r0
 800b230:	9305      	str	r3, [sp, #20]
 800b232:	9b04      	ldr	r3, [sp, #16]
 800b234:	2b00      	cmp	r3, #0
 800b236:	dd07      	ble.n	800b248 <_dtoa_r+0x818>
 800b238:	ee18 1a10 	vmov	r1, s16
 800b23c:	461a      	mov	r2, r3
 800b23e:	4620      	mov	r0, r4
 800b240:	f000 fe42 	bl	800bec8 <__lshift>
 800b244:	ee08 0a10 	vmov	s16, r0
 800b248:	9b05      	ldr	r3, [sp, #20]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	dd05      	ble.n	800b25a <_dtoa_r+0x82a>
 800b24e:	4631      	mov	r1, r6
 800b250:	461a      	mov	r2, r3
 800b252:	4620      	mov	r0, r4
 800b254:	f000 fe38 	bl	800bec8 <__lshift>
 800b258:	4606      	mov	r6, r0
 800b25a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d06e      	beq.n	800b33e <_dtoa_r+0x90e>
 800b260:	ee18 0a10 	vmov	r0, s16
 800b264:	4631      	mov	r1, r6
 800b266:	f000 fe9f 	bl	800bfa8 <__mcmp>
 800b26a:	2800      	cmp	r0, #0
 800b26c:	da67      	bge.n	800b33e <_dtoa_r+0x90e>
 800b26e:	9b00      	ldr	r3, [sp, #0]
 800b270:	3b01      	subs	r3, #1
 800b272:	ee18 1a10 	vmov	r1, s16
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	220a      	movs	r2, #10
 800b27a:	2300      	movs	r3, #0
 800b27c:	4620      	mov	r0, r4
 800b27e:	f000 fc73 	bl	800bb68 <__multadd>
 800b282:	9b08      	ldr	r3, [sp, #32]
 800b284:	ee08 0a10 	vmov	s16, r0
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 81b1 	beq.w	800b5f0 <_dtoa_r+0xbc0>
 800b28e:	2300      	movs	r3, #0
 800b290:	4639      	mov	r1, r7
 800b292:	220a      	movs	r2, #10
 800b294:	4620      	mov	r0, r4
 800b296:	f000 fc67 	bl	800bb68 <__multadd>
 800b29a:	9b02      	ldr	r3, [sp, #8]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	4607      	mov	r7, r0
 800b2a0:	f300 808e 	bgt.w	800b3c0 <_dtoa_r+0x990>
 800b2a4:	9b06      	ldr	r3, [sp, #24]
 800b2a6:	2b02      	cmp	r3, #2
 800b2a8:	dc51      	bgt.n	800b34e <_dtoa_r+0x91e>
 800b2aa:	e089      	b.n	800b3c0 <_dtoa_r+0x990>
 800b2ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b2b2:	e74b      	b.n	800b14c <_dtoa_r+0x71c>
 800b2b4:	9b03      	ldr	r3, [sp, #12]
 800b2b6:	1e5e      	subs	r6, r3, #1
 800b2b8:	9b07      	ldr	r3, [sp, #28]
 800b2ba:	42b3      	cmp	r3, r6
 800b2bc:	bfbf      	itttt	lt
 800b2be:	9b07      	ldrlt	r3, [sp, #28]
 800b2c0:	9607      	strlt	r6, [sp, #28]
 800b2c2:	1af2      	sublt	r2, r6, r3
 800b2c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b2c6:	bfb6      	itet	lt
 800b2c8:	189b      	addlt	r3, r3, r2
 800b2ca:	1b9e      	subge	r6, r3, r6
 800b2cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b2ce:	9b03      	ldr	r3, [sp, #12]
 800b2d0:	bfb8      	it	lt
 800b2d2:	2600      	movlt	r6, #0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	bfb7      	itett	lt
 800b2d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b2dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b2e0:	1a9d      	sublt	r5, r3, r2
 800b2e2:	2300      	movlt	r3, #0
 800b2e4:	e734      	b.n	800b150 <_dtoa_r+0x720>
 800b2e6:	9e07      	ldr	r6, [sp, #28]
 800b2e8:	9d04      	ldr	r5, [sp, #16]
 800b2ea:	9f08      	ldr	r7, [sp, #32]
 800b2ec:	e73b      	b.n	800b166 <_dtoa_r+0x736>
 800b2ee:	9a07      	ldr	r2, [sp, #28]
 800b2f0:	e767      	b.n	800b1c2 <_dtoa_r+0x792>
 800b2f2:	9b06      	ldr	r3, [sp, #24]
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	dc18      	bgt.n	800b32a <_dtoa_r+0x8fa>
 800b2f8:	f1ba 0f00 	cmp.w	sl, #0
 800b2fc:	d115      	bne.n	800b32a <_dtoa_r+0x8fa>
 800b2fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b302:	b993      	cbnz	r3, 800b32a <_dtoa_r+0x8fa>
 800b304:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b308:	0d1b      	lsrs	r3, r3, #20
 800b30a:	051b      	lsls	r3, r3, #20
 800b30c:	b183      	cbz	r3, 800b330 <_dtoa_r+0x900>
 800b30e:	9b04      	ldr	r3, [sp, #16]
 800b310:	3301      	adds	r3, #1
 800b312:	9304      	str	r3, [sp, #16]
 800b314:	9b05      	ldr	r3, [sp, #20]
 800b316:	3301      	adds	r3, #1
 800b318:	9305      	str	r3, [sp, #20]
 800b31a:	f04f 0801 	mov.w	r8, #1
 800b31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b320:	2b00      	cmp	r3, #0
 800b322:	f47f af6a 	bne.w	800b1fa <_dtoa_r+0x7ca>
 800b326:	2001      	movs	r0, #1
 800b328:	e76f      	b.n	800b20a <_dtoa_r+0x7da>
 800b32a:	f04f 0800 	mov.w	r8, #0
 800b32e:	e7f6      	b.n	800b31e <_dtoa_r+0x8ee>
 800b330:	4698      	mov	r8, r3
 800b332:	e7f4      	b.n	800b31e <_dtoa_r+0x8ee>
 800b334:	f43f af7d 	beq.w	800b232 <_dtoa_r+0x802>
 800b338:	4618      	mov	r0, r3
 800b33a:	301c      	adds	r0, #28
 800b33c:	e772      	b.n	800b224 <_dtoa_r+0x7f4>
 800b33e:	9b03      	ldr	r3, [sp, #12]
 800b340:	2b00      	cmp	r3, #0
 800b342:	dc37      	bgt.n	800b3b4 <_dtoa_r+0x984>
 800b344:	9b06      	ldr	r3, [sp, #24]
 800b346:	2b02      	cmp	r3, #2
 800b348:	dd34      	ble.n	800b3b4 <_dtoa_r+0x984>
 800b34a:	9b03      	ldr	r3, [sp, #12]
 800b34c:	9302      	str	r3, [sp, #8]
 800b34e:	9b02      	ldr	r3, [sp, #8]
 800b350:	b96b      	cbnz	r3, 800b36e <_dtoa_r+0x93e>
 800b352:	4631      	mov	r1, r6
 800b354:	2205      	movs	r2, #5
 800b356:	4620      	mov	r0, r4
 800b358:	f000 fc06 	bl	800bb68 <__multadd>
 800b35c:	4601      	mov	r1, r0
 800b35e:	4606      	mov	r6, r0
 800b360:	ee18 0a10 	vmov	r0, s16
 800b364:	f000 fe20 	bl	800bfa8 <__mcmp>
 800b368:	2800      	cmp	r0, #0
 800b36a:	f73f adbb 	bgt.w	800aee4 <_dtoa_r+0x4b4>
 800b36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b370:	9d01      	ldr	r5, [sp, #4]
 800b372:	43db      	mvns	r3, r3
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	f04f 0800 	mov.w	r8, #0
 800b37a:	4631      	mov	r1, r6
 800b37c:	4620      	mov	r0, r4
 800b37e:	f000 fbd1 	bl	800bb24 <_Bfree>
 800b382:	2f00      	cmp	r7, #0
 800b384:	f43f aea4 	beq.w	800b0d0 <_dtoa_r+0x6a0>
 800b388:	f1b8 0f00 	cmp.w	r8, #0
 800b38c:	d005      	beq.n	800b39a <_dtoa_r+0x96a>
 800b38e:	45b8      	cmp	r8, r7
 800b390:	d003      	beq.n	800b39a <_dtoa_r+0x96a>
 800b392:	4641      	mov	r1, r8
 800b394:	4620      	mov	r0, r4
 800b396:	f000 fbc5 	bl	800bb24 <_Bfree>
 800b39a:	4639      	mov	r1, r7
 800b39c:	4620      	mov	r0, r4
 800b39e:	f000 fbc1 	bl	800bb24 <_Bfree>
 800b3a2:	e695      	b.n	800b0d0 <_dtoa_r+0x6a0>
 800b3a4:	2600      	movs	r6, #0
 800b3a6:	4637      	mov	r7, r6
 800b3a8:	e7e1      	b.n	800b36e <_dtoa_r+0x93e>
 800b3aa:	9700      	str	r7, [sp, #0]
 800b3ac:	4637      	mov	r7, r6
 800b3ae:	e599      	b.n	800aee4 <_dtoa_r+0x4b4>
 800b3b0:	40240000 	.word	0x40240000
 800b3b4:	9b08      	ldr	r3, [sp, #32]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	f000 80ca 	beq.w	800b550 <_dtoa_r+0xb20>
 800b3bc:	9b03      	ldr	r3, [sp, #12]
 800b3be:	9302      	str	r3, [sp, #8]
 800b3c0:	2d00      	cmp	r5, #0
 800b3c2:	dd05      	ble.n	800b3d0 <_dtoa_r+0x9a0>
 800b3c4:	4639      	mov	r1, r7
 800b3c6:	462a      	mov	r2, r5
 800b3c8:	4620      	mov	r0, r4
 800b3ca:	f000 fd7d 	bl	800bec8 <__lshift>
 800b3ce:	4607      	mov	r7, r0
 800b3d0:	f1b8 0f00 	cmp.w	r8, #0
 800b3d4:	d05b      	beq.n	800b48e <_dtoa_r+0xa5e>
 800b3d6:	6879      	ldr	r1, [r7, #4]
 800b3d8:	4620      	mov	r0, r4
 800b3da:	f000 fb63 	bl	800baa4 <_Balloc>
 800b3de:	4605      	mov	r5, r0
 800b3e0:	b928      	cbnz	r0, 800b3ee <_dtoa_r+0x9be>
 800b3e2:	4b87      	ldr	r3, [pc, #540]	; (800b600 <_dtoa_r+0xbd0>)
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b3ea:	f7ff bb3b 	b.w	800aa64 <_dtoa_r+0x34>
 800b3ee:	693a      	ldr	r2, [r7, #16]
 800b3f0:	3202      	adds	r2, #2
 800b3f2:	0092      	lsls	r2, r2, #2
 800b3f4:	f107 010c 	add.w	r1, r7, #12
 800b3f8:	300c      	adds	r0, #12
 800b3fa:	f000 fb45 	bl	800ba88 <memcpy>
 800b3fe:	2201      	movs	r2, #1
 800b400:	4629      	mov	r1, r5
 800b402:	4620      	mov	r0, r4
 800b404:	f000 fd60 	bl	800bec8 <__lshift>
 800b408:	9b01      	ldr	r3, [sp, #4]
 800b40a:	f103 0901 	add.w	r9, r3, #1
 800b40e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b412:	4413      	add	r3, r2
 800b414:	9305      	str	r3, [sp, #20]
 800b416:	f00a 0301 	and.w	r3, sl, #1
 800b41a:	46b8      	mov	r8, r7
 800b41c:	9304      	str	r3, [sp, #16]
 800b41e:	4607      	mov	r7, r0
 800b420:	4631      	mov	r1, r6
 800b422:	ee18 0a10 	vmov	r0, s16
 800b426:	f7ff fa77 	bl	800a918 <quorem>
 800b42a:	4641      	mov	r1, r8
 800b42c:	9002      	str	r0, [sp, #8]
 800b42e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b432:	ee18 0a10 	vmov	r0, s16
 800b436:	f000 fdb7 	bl	800bfa8 <__mcmp>
 800b43a:	463a      	mov	r2, r7
 800b43c:	9003      	str	r0, [sp, #12]
 800b43e:	4631      	mov	r1, r6
 800b440:	4620      	mov	r0, r4
 800b442:	f000 fdcd 	bl	800bfe0 <__mdiff>
 800b446:	68c2      	ldr	r2, [r0, #12]
 800b448:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800b44c:	4605      	mov	r5, r0
 800b44e:	bb02      	cbnz	r2, 800b492 <_dtoa_r+0xa62>
 800b450:	4601      	mov	r1, r0
 800b452:	ee18 0a10 	vmov	r0, s16
 800b456:	f000 fda7 	bl	800bfa8 <__mcmp>
 800b45a:	4602      	mov	r2, r0
 800b45c:	4629      	mov	r1, r5
 800b45e:	4620      	mov	r0, r4
 800b460:	9207      	str	r2, [sp, #28]
 800b462:	f000 fb5f 	bl	800bb24 <_Bfree>
 800b466:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b46a:	ea43 0102 	orr.w	r1, r3, r2
 800b46e:	9b04      	ldr	r3, [sp, #16]
 800b470:	430b      	orrs	r3, r1
 800b472:	464d      	mov	r5, r9
 800b474:	d10f      	bne.n	800b496 <_dtoa_r+0xa66>
 800b476:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b47a:	d02a      	beq.n	800b4d2 <_dtoa_r+0xaa2>
 800b47c:	9b03      	ldr	r3, [sp, #12]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	dd02      	ble.n	800b488 <_dtoa_r+0xa58>
 800b482:	9b02      	ldr	r3, [sp, #8]
 800b484:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b488:	f88b a000 	strb.w	sl, [fp]
 800b48c:	e775      	b.n	800b37a <_dtoa_r+0x94a>
 800b48e:	4638      	mov	r0, r7
 800b490:	e7ba      	b.n	800b408 <_dtoa_r+0x9d8>
 800b492:	2201      	movs	r2, #1
 800b494:	e7e2      	b.n	800b45c <_dtoa_r+0xa2c>
 800b496:	9b03      	ldr	r3, [sp, #12]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	db04      	blt.n	800b4a6 <_dtoa_r+0xa76>
 800b49c:	9906      	ldr	r1, [sp, #24]
 800b49e:	430b      	orrs	r3, r1
 800b4a0:	9904      	ldr	r1, [sp, #16]
 800b4a2:	430b      	orrs	r3, r1
 800b4a4:	d122      	bne.n	800b4ec <_dtoa_r+0xabc>
 800b4a6:	2a00      	cmp	r2, #0
 800b4a8:	ddee      	ble.n	800b488 <_dtoa_r+0xa58>
 800b4aa:	ee18 1a10 	vmov	r1, s16
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	f000 fd09 	bl	800bec8 <__lshift>
 800b4b6:	4631      	mov	r1, r6
 800b4b8:	ee08 0a10 	vmov	s16, r0
 800b4bc:	f000 fd74 	bl	800bfa8 <__mcmp>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	dc03      	bgt.n	800b4cc <_dtoa_r+0xa9c>
 800b4c4:	d1e0      	bne.n	800b488 <_dtoa_r+0xa58>
 800b4c6:	f01a 0f01 	tst.w	sl, #1
 800b4ca:	d0dd      	beq.n	800b488 <_dtoa_r+0xa58>
 800b4cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b4d0:	d1d7      	bne.n	800b482 <_dtoa_r+0xa52>
 800b4d2:	2339      	movs	r3, #57	; 0x39
 800b4d4:	f88b 3000 	strb.w	r3, [fp]
 800b4d8:	462b      	mov	r3, r5
 800b4da:	461d      	mov	r5, r3
 800b4dc:	3b01      	subs	r3, #1
 800b4de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b4e2:	2a39      	cmp	r2, #57	; 0x39
 800b4e4:	d071      	beq.n	800b5ca <_dtoa_r+0xb9a>
 800b4e6:	3201      	adds	r2, #1
 800b4e8:	701a      	strb	r2, [r3, #0]
 800b4ea:	e746      	b.n	800b37a <_dtoa_r+0x94a>
 800b4ec:	2a00      	cmp	r2, #0
 800b4ee:	dd07      	ble.n	800b500 <_dtoa_r+0xad0>
 800b4f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b4f4:	d0ed      	beq.n	800b4d2 <_dtoa_r+0xaa2>
 800b4f6:	f10a 0301 	add.w	r3, sl, #1
 800b4fa:	f88b 3000 	strb.w	r3, [fp]
 800b4fe:	e73c      	b.n	800b37a <_dtoa_r+0x94a>
 800b500:	9b05      	ldr	r3, [sp, #20]
 800b502:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b506:	4599      	cmp	r9, r3
 800b508:	d047      	beq.n	800b59a <_dtoa_r+0xb6a>
 800b50a:	ee18 1a10 	vmov	r1, s16
 800b50e:	2300      	movs	r3, #0
 800b510:	220a      	movs	r2, #10
 800b512:	4620      	mov	r0, r4
 800b514:	f000 fb28 	bl	800bb68 <__multadd>
 800b518:	45b8      	cmp	r8, r7
 800b51a:	ee08 0a10 	vmov	s16, r0
 800b51e:	f04f 0300 	mov.w	r3, #0
 800b522:	f04f 020a 	mov.w	r2, #10
 800b526:	4641      	mov	r1, r8
 800b528:	4620      	mov	r0, r4
 800b52a:	d106      	bne.n	800b53a <_dtoa_r+0xb0a>
 800b52c:	f000 fb1c 	bl	800bb68 <__multadd>
 800b530:	4680      	mov	r8, r0
 800b532:	4607      	mov	r7, r0
 800b534:	f109 0901 	add.w	r9, r9, #1
 800b538:	e772      	b.n	800b420 <_dtoa_r+0x9f0>
 800b53a:	f000 fb15 	bl	800bb68 <__multadd>
 800b53e:	4639      	mov	r1, r7
 800b540:	4680      	mov	r8, r0
 800b542:	2300      	movs	r3, #0
 800b544:	220a      	movs	r2, #10
 800b546:	4620      	mov	r0, r4
 800b548:	f000 fb0e 	bl	800bb68 <__multadd>
 800b54c:	4607      	mov	r7, r0
 800b54e:	e7f1      	b.n	800b534 <_dtoa_r+0xb04>
 800b550:	9b03      	ldr	r3, [sp, #12]
 800b552:	9302      	str	r3, [sp, #8]
 800b554:	9d01      	ldr	r5, [sp, #4]
 800b556:	ee18 0a10 	vmov	r0, s16
 800b55a:	4631      	mov	r1, r6
 800b55c:	f7ff f9dc 	bl	800a918 <quorem>
 800b560:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b564:	9b01      	ldr	r3, [sp, #4]
 800b566:	f805 ab01 	strb.w	sl, [r5], #1
 800b56a:	1aea      	subs	r2, r5, r3
 800b56c:	9b02      	ldr	r3, [sp, #8]
 800b56e:	4293      	cmp	r3, r2
 800b570:	dd09      	ble.n	800b586 <_dtoa_r+0xb56>
 800b572:	ee18 1a10 	vmov	r1, s16
 800b576:	2300      	movs	r3, #0
 800b578:	220a      	movs	r2, #10
 800b57a:	4620      	mov	r0, r4
 800b57c:	f000 faf4 	bl	800bb68 <__multadd>
 800b580:	ee08 0a10 	vmov	s16, r0
 800b584:	e7e7      	b.n	800b556 <_dtoa_r+0xb26>
 800b586:	9b02      	ldr	r3, [sp, #8]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	bfc8      	it	gt
 800b58c:	461d      	movgt	r5, r3
 800b58e:	9b01      	ldr	r3, [sp, #4]
 800b590:	bfd8      	it	le
 800b592:	2501      	movle	r5, #1
 800b594:	441d      	add	r5, r3
 800b596:	f04f 0800 	mov.w	r8, #0
 800b59a:	ee18 1a10 	vmov	r1, s16
 800b59e:	2201      	movs	r2, #1
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f000 fc91 	bl	800bec8 <__lshift>
 800b5a6:	4631      	mov	r1, r6
 800b5a8:	ee08 0a10 	vmov	s16, r0
 800b5ac:	f000 fcfc 	bl	800bfa8 <__mcmp>
 800b5b0:	2800      	cmp	r0, #0
 800b5b2:	dc91      	bgt.n	800b4d8 <_dtoa_r+0xaa8>
 800b5b4:	d102      	bne.n	800b5bc <_dtoa_r+0xb8c>
 800b5b6:	f01a 0f01 	tst.w	sl, #1
 800b5ba:	d18d      	bne.n	800b4d8 <_dtoa_r+0xaa8>
 800b5bc:	462b      	mov	r3, r5
 800b5be:	461d      	mov	r5, r3
 800b5c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5c4:	2a30      	cmp	r2, #48	; 0x30
 800b5c6:	d0fa      	beq.n	800b5be <_dtoa_r+0xb8e>
 800b5c8:	e6d7      	b.n	800b37a <_dtoa_r+0x94a>
 800b5ca:	9a01      	ldr	r2, [sp, #4]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d184      	bne.n	800b4da <_dtoa_r+0xaaa>
 800b5d0:	9b00      	ldr	r3, [sp, #0]
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	9300      	str	r3, [sp, #0]
 800b5d6:	2331      	movs	r3, #49	; 0x31
 800b5d8:	7013      	strb	r3, [r2, #0]
 800b5da:	e6ce      	b.n	800b37a <_dtoa_r+0x94a>
 800b5dc:	4b09      	ldr	r3, [pc, #36]	; (800b604 <_dtoa_r+0xbd4>)
 800b5de:	f7ff ba95 	b.w	800ab0c <_dtoa_r+0xdc>
 800b5e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f47f aa6e 	bne.w	800aac6 <_dtoa_r+0x96>
 800b5ea:	4b07      	ldr	r3, [pc, #28]	; (800b608 <_dtoa_r+0xbd8>)
 800b5ec:	f7ff ba8e 	b.w	800ab0c <_dtoa_r+0xdc>
 800b5f0:	9b02      	ldr	r3, [sp, #8]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	dcae      	bgt.n	800b554 <_dtoa_r+0xb24>
 800b5f6:	9b06      	ldr	r3, [sp, #24]
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	f73f aea8 	bgt.w	800b34e <_dtoa_r+0x91e>
 800b5fe:	e7a9      	b.n	800b554 <_dtoa_r+0xb24>
 800b600:	0800d039 	.word	0x0800d039
 800b604:	0800cdfc 	.word	0x0800cdfc
 800b608:	0800cfd1 	.word	0x0800cfd1

0800b60c <__sflush_r>:
 800b60c:	898a      	ldrh	r2, [r1, #12]
 800b60e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b612:	4605      	mov	r5, r0
 800b614:	0710      	lsls	r0, r2, #28
 800b616:	460c      	mov	r4, r1
 800b618:	d458      	bmi.n	800b6cc <__sflush_r+0xc0>
 800b61a:	684b      	ldr	r3, [r1, #4]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dc05      	bgt.n	800b62c <__sflush_r+0x20>
 800b620:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b622:	2b00      	cmp	r3, #0
 800b624:	dc02      	bgt.n	800b62c <__sflush_r+0x20>
 800b626:	2000      	movs	r0, #0
 800b628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b62c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b62e:	2e00      	cmp	r6, #0
 800b630:	d0f9      	beq.n	800b626 <__sflush_r+0x1a>
 800b632:	2300      	movs	r3, #0
 800b634:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b638:	682f      	ldr	r7, [r5, #0]
 800b63a:	602b      	str	r3, [r5, #0]
 800b63c:	d032      	beq.n	800b6a4 <__sflush_r+0x98>
 800b63e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	075a      	lsls	r2, r3, #29
 800b644:	d505      	bpl.n	800b652 <__sflush_r+0x46>
 800b646:	6863      	ldr	r3, [r4, #4]
 800b648:	1ac0      	subs	r0, r0, r3
 800b64a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b64c:	b10b      	cbz	r3, 800b652 <__sflush_r+0x46>
 800b64e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b650:	1ac0      	subs	r0, r0, r3
 800b652:	2300      	movs	r3, #0
 800b654:	4602      	mov	r2, r0
 800b656:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b658:	6a21      	ldr	r1, [r4, #32]
 800b65a:	4628      	mov	r0, r5
 800b65c:	47b0      	blx	r6
 800b65e:	1c43      	adds	r3, r0, #1
 800b660:	89a3      	ldrh	r3, [r4, #12]
 800b662:	d106      	bne.n	800b672 <__sflush_r+0x66>
 800b664:	6829      	ldr	r1, [r5, #0]
 800b666:	291d      	cmp	r1, #29
 800b668:	d82c      	bhi.n	800b6c4 <__sflush_r+0xb8>
 800b66a:	4a2a      	ldr	r2, [pc, #168]	; (800b714 <__sflush_r+0x108>)
 800b66c:	40ca      	lsrs	r2, r1
 800b66e:	07d6      	lsls	r6, r2, #31
 800b670:	d528      	bpl.n	800b6c4 <__sflush_r+0xb8>
 800b672:	2200      	movs	r2, #0
 800b674:	6062      	str	r2, [r4, #4]
 800b676:	04d9      	lsls	r1, r3, #19
 800b678:	6922      	ldr	r2, [r4, #16]
 800b67a:	6022      	str	r2, [r4, #0]
 800b67c:	d504      	bpl.n	800b688 <__sflush_r+0x7c>
 800b67e:	1c42      	adds	r2, r0, #1
 800b680:	d101      	bne.n	800b686 <__sflush_r+0x7a>
 800b682:	682b      	ldr	r3, [r5, #0]
 800b684:	b903      	cbnz	r3, 800b688 <__sflush_r+0x7c>
 800b686:	6560      	str	r0, [r4, #84]	; 0x54
 800b688:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b68a:	602f      	str	r7, [r5, #0]
 800b68c:	2900      	cmp	r1, #0
 800b68e:	d0ca      	beq.n	800b626 <__sflush_r+0x1a>
 800b690:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b694:	4299      	cmp	r1, r3
 800b696:	d002      	beq.n	800b69e <__sflush_r+0x92>
 800b698:	4628      	mov	r0, r5
 800b69a:	f000 fd9d 	bl	800c1d8 <_free_r>
 800b69e:	2000      	movs	r0, #0
 800b6a0:	6360      	str	r0, [r4, #52]	; 0x34
 800b6a2:	e7c1      	b.n	800b628 <__sflush_r+0x1c>
 800b6a4:	6a21      	ldr	r1, [r4, #32]
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	47b0      	blx	r6
 800b6ac:	1c41      	adds	r1, r0, #1
 800b6ae:	d1c7      	bne.n	800b640 <__sflush_r+0x34>
 800b6b0:	682b      	ldr	r3, [r5, #0]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d0c4      	beq.n	800b640 <__sflush_r+0x34>
 800b6b6:	2b1d      	cmp	r3, #29
 800b6b8:	d001      	beq.n	800b6be <__sflush_r+0xb2>
 800b6ba:	2b16      	cmp	r3, #22
 800b6bc:	d101      	bne.n	800b6c2 <__sflush_r+0xb6>
 800b6be:	602f      	str	r7, [r5, #0]
 800b6c0:	e7b1      	b.n	800b626 <__sflush_r+0x1a>
 800b6c2:	89a3      	ldrh	r3, [r4, #12]
 800b6c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6c8:	81a3      	strh	r3, [r4, #12]
 800b6ca:	e7ad      	b.n	800b628 <__sflush_r+0x1c>
 800b6cc:	690f      	ldr	r7, [r1, #16]
 800b6ce:	2f00      	cmp	r7, #0
 800b6d0:	d0a9      	beq.n	800b626 <__sflush_r+0x1a>
 800b6d2:	0793      	lsls	r3, r2, #30
 800b6d4:	680e      	ldr	r6, [r1, #0]
 800b6d6:	bf08      	it	eq
 800b6d8:	694b      	ldreq	r3, [r1, #20]
 800b6da:	600f      	str	r7, [r1, #0]
 800b6dc:	bf18      	it	ne
 800b6de:	2300      	movne	r3, #0
 800b6e0:	eba6 0807 	sub.w	r8, r6, r7
 800b6e4:	608b      	str	r3, [r1, #8]
 800b6e6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ea:	dd9c      	ble.n	800b626 <__sflush_r+0x1a>
 800b6ec:	6a21      	ldr	r1, [r4, #32]
 800b6ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6f0:	4643      	mov	r3, r8
 800b6f2:	463a      	mov	r2, r7
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	47b0      	blx	r6
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	dc06      	bgt.n	800b70a <__sflush_r+0xfe>
 800b6fc:	89a3      	ldrh	r3, [r4, #12]
 800b6fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b702:	81a3      	strh	r3, [r4, #12]
 800b704:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b708:	e78e      	b.n	800b628 <__sflush_r+0x1c>
 800b70a:	4407      	add	r7, r0
 800b70c:	eba8 0800 	sub.w	r8, r8, r0
 800b710:	e7e9      	b.n	800b6e6 <__sflush_r+0xda>
 800b712:	bf00      	nop
 800b714:	20400001 	.word	0x20400001

0800b718 <_fflush_r>:
 800b718:	b538      	push	{r3, r4, r5, lr}
 800b71a:	690b      	ldr	r3, [r1, #16]
 800b71c:	4605      	mov	r5, r0
 800b71e:	460c      	mov	r4, r1
 800b720:	b913      	cbnz	r3, 800b728 <_fflush_r+0x10>
 800b722:	2500      	movs	r5, #0
 800b724:	4628      	mov	r0, r5
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	b118      	cbz	r0, 800b732 <_fflush_r+0x1a>
 800b72a:	6983      	ldr	r3, [r0, #24]
 800b72c:	b90b      	cbnz	r3, 800b732 <_fflush_r+0x1a>
 800b72e:	f000 f887 	bl	800b840 <__sinit>
 800b732:	4b14      	ldr	r3, [pc, #80]	; (800b784 <_fflush_r+0x6c>)
 800b734:	429c      	cmp	r4, r3
 800b736:	d11b      	bne.n	800b770 <_fflush_r+0x58>
 800b738:	686c      	ldr	r4, [r5, #4]
 800b73a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d0ef      	beq.n	800b722 <_fflush_r+0xa>
 800b742:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b744:	07d0      	lsls	r0, r2, #31
 800b746:	d404      	bmi.n	800b752 <_fflush_r+0x3a>
 800b748:	0599      	lsls	r1, r3, #22
 800b74a:	d402      	bmi.n	800b752 <_fflush_r+0x3a>
 800b74c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b74e:	f000 f92c 	bl	800b9aa <__retarget_lock_acquire_recursive>
 800b752:	4628      	mov	r0, r5
 800b754:	4621      	mov	r1, r4
 800b756:	f7ff ff59 	bl	800b60c <__sflush_r>
 800b75a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b75c:	07da      	lsls	r2, r3, #31
 800b75e:	4605      	mov	r5, r0
 800b760:	d4e0      	bmi.n	800b724 <_fflush_r+0xc>
 800b762:	89a3      	ldrh	r3, [r4, #12]
 800b764:	059b      	lsls	r3, r3, #22
 800b766:	d4dd      	bmi.n	800b724 <_fflush_r+0xc>
 800b768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b76a:	f000 f91f 	bl	800b9ac <__retarget_lock_release_recursive>
 800b76e:	e7d9      	b.n	800b724 <_fflush_r+0xc>
 800b770:	4b05      	ldr	r3, [pc, #20]	; (800b788 <_fflush_r+0x70>)
 800b772:	429c      	cmp	r4, r3
 800b774:	d101      	bne.n	800b77a <_fflush_r+0x62>
 800b776:	68ac      	ldr	r4, [r5, #8]
 800b778:	e7df      	b.n	800b73a <_fflush_r+0x22>
 800b77a:	4b04      	ldr	r3, [pc, #16]	; (800b78c <_fflush_r+0x74>)
 800b77c:	429c      	cmp	r4, r3
 800b77e:	bf08      	it	eq
 800b780:	68ec      	ldreq	r4, [r5, #12]
 800b782:	e7da      	b.n	800b73a <_fflush_r+0x22>
 800b784:	0800d06c 	.word	0x0800d06c
 800b788:	0800d08c 	.word	0x0800d08c
 800b78c:	0800d04c 	.word	0x0800d04c

0800b790 <std>:
 800b790:	2300      	movs	r3, #0
 800b792:	b510      	push	{r4, lr}
 800b794:	4604      	mov	r4, r0
 800b796:	e9c0 3300 	strd	r3, r3, [r0]
 800b79a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b79e:	6083      	str	r3, [r0, #8]
 800b7a0:	8181      	strh	r1, [r0, #12]
 800b7a2:	6643      	str	r3, [r0, #100]	; 0x64
 800b7a4:	81c2      	strh	r2, [r0, #14]
 800b7a6:	6183      	str	r3, [r0, #24]
 800b7a8:	4619      	mov	r1, r3
 800b7aa:	2208      	movs	r2, #8
 800b7ac:	305c      	adds	r0, #92	; 0x5c
 800b7ae:	f7fe f9d1 	bl	8009b54 <memset>
 800b7b2:	4b05      	ldr	r3, [pc, #20]	; (800b7c8 <std+0x38>)
 800b7b4:	6263      	str	r3, [r4, #36]	; 0x24
 800b7b6:	4b05      	ldr	r3, [pc, #20]	; (800b7cc <std+0x3c>)
 800b7b8:	62a3      	str	r3, [r4, #40]	; 0x28
 800b7ba:	4b05      	ldr	r3, [pc, #20]	; (800b7d0 <std+0x40>)
 800b7bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b7be:	4b05      	ldr	r3, [pc, #20]	; (800b7d4 <std+0x44>)
 800b7c0:	6224      	str	r4, [r4, #32]
 800b7c2:	6323      	str	r3, [r4, #48]	; 0x30
 800b7c4:	bd10      	pop	{r4, pc}
 800b7c6:	bf00      	nop
 800b7c8:	0800c925 	.word	0x0800c925
 800b7cc:	0800c947 	.word	0x0800c947
 800b7d0:	0800c97f 	.word	0x0800c97f
 800b7d4:	0800c9a3 	.word	0x0800c9a3

0800b7d8 <_cleanup_r>:
 800b7d8:	4901      	ldr	r1, [pc, #4]	; (800b7e0 <_cleanup_r+0x8>)
 800b7da:	f000 b8c1 	b.w	800b960 <_fwalk_reent>
 800b7de:	bf00      	nop
 800b7e0:	0800b719 	.word	0x0800b719

0800b7e4 <__sfmoreglue>:
 800b7e4:	b570      	push	{r4, r5, r6, lr}
 800b7e6:	2268      	movs	r2, #104	; 0x68
 800b7e8:	1e4d      	subs	r5, r1, #1
 800b7ea:	4355      	muls	r5, r2
 800b7ec:	460e      	mov	r6, r1
 800b7ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7f2:	f000 fd5d 	bl	800c2b0 <_malloc_r>
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	b140      	cbz	r0, 800b80c <__sfmoreglue+0x28>
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	e9c0 1600 	strd	r1, r6, [r0]
 800b800:	300c      	adds	r0, #12
 800b802:	60a0      	str	r0, [r4, #8]
 800b804:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b808:	f7fe f9a4 	bl	8009b54 <memset>
 800b80c:	4620      	mov	r0, r4
 800b80e:	bd70      	pop	{r4, r5, r6, pc}

0800b810 <__sfp_lock_acquire>:
 800b810:	4801      	ldr	r0, [pc, #4]	; (800b818 <__sfp_lock_acquire+0x8>)
 800b812:	f000 b8ca 	b.w	800b9aa <__retarget_lock_acquire_recursive>
 800b816:	bf00      	nop
 800b818:	200006a5 	.word	0x200006a5

0800b81c <__sfp_lock_release>:
 800b81c:	4801      	ldr	r0, [pc, #4]	; (800b824 <__sfp_lock_release+0x8>)
 800b81e:	f000 b8c5 	b.w	800b9ac <__retarget_lock_release_recursive>
 800b822:	bf00      	nop
 800b824:	200006a5 	.word	0x200006a5

0800b828 <__sinit_lock_acquire>:
 800b828:	4801      	ldr	r0, [pc, #4]	; (800b830 <__sinit_lock_acquire+0x8>)
 800b82a:	f000 b8be 	b.w	800b9aa <__retarget_lock_acquire_recursive>
 800b82e:	bf00      	nop
 800b830:	200006a6 	.word	0x200006a6

0800b834 <__sinit_lock_release>:
 800b834:	4801      	ldr	r0, [pc, #4]	; (800b83c <__sinit_lock_release+0x8>)
 800b836:	f000 b8b9 	b.w	800b9ac <__retarget_lock_release_recursive>
 800b83a:	bf00      	nop
 800b83c:	200006a6 	.word	0x200006a6

0800b840 <__sinit>:
 800b840:	b510      	push	{r4, lr}
 800b842:	4604      	mov	r4, r0
 800b844:	f7ff fff0 	bl	800b828 <__sinit_lock_acquire>
 800b848:	69a3      	ldr	r3, [r4, #24]
 800b84a:	b11b      	cbz	r3, 800b854 <__sinit+0x14>
 800b84c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b850:	f7ff bff0 	b.w	800b834 <__sinit_lock_release>
 800b854:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b858:	6523      	str	r3, [r4, #80]	; 0x50
 800b85a:	4b13      	ldr	r3, [pc, #76]	; (800b8a8 <__sinit+0x68>)
 800b85c:	4a13      	ldr	r2, [pc, #76]	; (800b8ac <__sinit+0x6c>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	62a2      	str	r2, [r4, #40]	; 0x28
 800b862:	42a3      	cmp	r3, r4
 800b864:	bf04      	itt	eq
 800b866:	2301      	moveq	r3, #1
 800b868:	61a3      	streq	r3, [r4, #24]
 800b86a:	4620      	mov	r0, r4
 800b86c:	f000 f820 	bl	800b8b0 <__sfp>
 800b870:	6060      	str	r0, [r4, #4]
 800b872:	4620      	mov	r0, r4
 800b874:	f000 f81c 	bl	800b8b0 <__sfp>
 800b878:	60a0      	str	r0, [r4, #8]
 800b87a:	4620      	mov	r0, r4
 800b87c:	f000 f818 	bl	800b8b0 <__sfp>
 800b880:	2200      	movs	r2, #0
 800b882:	60e0      	str	r0, [r4, #12]
 800b884:	2104      	movs	r1, #4
 800b886:	6860      	ldr	r0, [r4, #4]
 800b888:	f7ff ff82 	bl	800b790 <std>
 800b88c:	68a0      	ldr	r0, [r4, #8]
 800b88e:	2201      	movs	r2, #1
 800b890:	2109      	movs	r1, #9
 800b892:	f7ff ff7d 	bl	800b790 <std>
 800b896:	68e0      	ldr	r0, [r4, #12]
 800b898:	2202      	movs	r2, #2
 800b89a:	2112      	movs	r1, #18
 800b89c:	f7ff ff78 	bl	800b790 <std>
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	61a3      	str	r3, [r4, #24]
 800b8a4:	e7d2      	b.n	800b84c <__sinit+0xc>
 800b8a6:	bf00      	nop
 800b8a8:	0800cde8 	.word	0x0800cde8
 800b8ac:	0800b7d9 	.word	0x0800b7d9

0800b8b0 <__sfp>:
 800b8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b2:	4607      	mov	r7, r0
 800b8b4:	f7ff ffac 	bl	800b810 <__sfp_lock_acquire>
 800b8b8:	4b1e      	ldr	r3, [pc, #120]	; (800b934 <__sfp+0x84>)
 800b8ba:	681e      	ldr	r6, [r3, #0]
 800b8bc:	69b3      	ldr	r3, [r6, #24]
 800b8be:	b913      	cbnz	r3, 800b8c6 <__sfp+0x16>
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	f7ff ffbd 	bl	800b840 <__sinit>
 800b8c6:	3648      	adds	r6, #72	; 0x48
 800b8c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b8cc:	3b01      	subs	r3, #1
 800b8ce:	d503      	bpl.n	800b8d8 <__sfp+0x28>
 800b8d0:	6833      	ldr	r3, [r6, #0]
 800b8d2:	b30b      	cbz	r3, 800b918 <__sfp+0x68>
 800b8d4:	6836      	ldr	r6, [r6, #0]
 800b8d6:	e7f7      	b.n	800b8c8 <__sfp+0x18>
 800b8d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b8dc:	b9d5      	cbnz	r5, 800b914 <__sfp+0x64>
 800b8de:	4b16      	ldr	r3, [pc, #88]	; (800b938 <__sfp+0x88>)
 800b8e0:	60e3      	str	r3, [r4, #12]
 800b8e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8e6:	6665      	str	r5, [r4, #100]	; 0x64
 800b8e8:	f000 f85e 	bl	800b9a8 <__retarget_lock_init_recursive>
 800b8ec:	f7ff ff96 	bl	800b81c <__sfp_lock_release>
 800b8f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b8f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8f8:	6025      	str	r5, [r4, #0]
 800b8fa:	61a5      	str	r5, [r4, #24]
 800b8fc:	2208      	movs	r2, #8
 800b8fe:	4629      	mov	r1, r5
 800b900:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b904:	f7fe f926 	bl	8009b54 <memset>
 800b908:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b90c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b910:	4620      	mov	r0, r4
 800b912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b914:	3468      	adds	r4, #104	; 0x68
 800b916:	e7d9      	b.n	800b8cc <__sfp+0x1c>
 800b918:	2104      	movs	r1, #4
 800b91a:	4638      	mov	r0, r7
 800b91c:	f7ff ff62 	bl	800b7e4 <__sfmoreglue>
 800b920:	4604      	mov	r4, r0
 800b922:	6030      	str	r0, [r6, #0]
 800b924:	2800      	cmp	r0, #0
 800b926:	d1d5      	bne.n	800b8d4 <__sfp+0x24>
 800b928:	f7ff ff78 	bl	800b81c <__sfp_lock_release>
 800b92c:	230c      	movs	r3, #12
 800b92e:	603b      	str	r3, [r7, #0]
 800b930:	e7ee      	b.n	800b910 <__sfp+0x60>
 800b932:	bf00      	nop
 800b934:	0800cde8 	.word	0x0800cde8
 800b938:	ffff0001 	.word	0xffff0001

0800b93c <fiprintf>:
 800b93c:	b40e      	push	{r1, r2, r3}
 800b93e:	b503      	push	{r0, r1, lr}
 800b940:	4601      	mov	r1, r0
 800b942:	ab03      	add	r3, sp, #12
 800b944:	4805      	ldr	r0, [pc, #20]	; (800b95c <fiprintf+0x20>)
 800b946:	f853 2b04 	ldr.w	r2, [r3], #4
 800b94a:	6800      	ldr	r0, [r0, #0]
 800b94c:	9301      	str	r3, [sp, #4]
 800b94e:	f000 fea9 	bl	800c6a4 <_vfiprintf_r>
 800b952:	b002      	add	sp, #8
 800b954:	f85d eb04 	ldr.w	lr, [sp], #4
 800b958:	b003      	add	sp, #12
 800b95a:	4770      	bx	lr
 800b95c:	2000015c 	.word	0x2000015c

0800b960 <_fwalk_reent>:
 800b960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b964:	4606      	mov	r6, r0
 800b966:	4688      	mov	r8, r1
 800b968:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b96c:	2700      	movs	r7, #0
 800b96e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b972:	f1b9 0901 	subs.w	r9, r9, #1
 800b976:	d505      	bpl.n	800b984 <_fwalk_reent+0x24>
 800b978:	6824      	ldr	r4, [r4, #0]
 800b97a:	2c00      	cmp	r4, #0
 800b97c:	d1f7      	bne.n	800b96e <_fwalk_reent+0xe>
 800b97e:	4638      	mov	r0, r7
 800b980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b984:	89ab      	ldrh	r3, [r5, #12]
 800b986:	2b01      	cmp	r3, #1
 800b988:	d907      	bls.n	800b99a <_fwalk_reent+0x3a>
 800b98a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b98e:	3301      	adds	r3, #1
 800b990:	d003      	beq.n	800b99a <_fwalk_reent+0x3a>
 800b992:	4629      	mov	r1, r5
 800b994:	4630      	mov	r0, r6
 800b996:	47c0      	blx	r8
 800b998:	4307      	orrs	r7, r0
 800b99a:	3568      	adds	r5, #104	; 0x68
 800b99c:	e7e9      	b.n	800b972 <_fwalk_reent+0x12>
	...

0800b9a0 <_localeconv_r>:
 800b9a0:	4800      	ldr	r0, [pc, #0]	; (800b9a4 <_localeconv_r+0x4>)
 800b9a2:	4770      	bx	lr
 800b9a4:	200002b0 	.word	0x200002b0

0800b9a8 <__retarget_lock_init_recursive>:
 800b9a8:	4770      	bx	lr

0800b9aa <__retarget_lock_acquire_recursive>:
 800b9aa:	4770      	bx	lr

0800b9ac <__retarget_lock_release_recursive>:
 800b9ac:	4770      	bx	lr

0800b9ae <__swhatbuf_r>:
 800b9ae:	b570      	push	{r4, r5, r6, lr}
 800b9b0:	460e      	mov	r6, r1
 800b9b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	b096      	sub	sp, #88	; 0x58
 800b9ba:	4614      	mov	r4, r2
 800b9bc:	461d      	mov	r5, r3
 800b9be:	da08      	bge.n	800b9d2 <__swhatbuf_r+0x24>
 800b9c0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	602a      	str	r2, [r5, #0]
 800b9c8:	061a      	lsls	r2, r3, #24
 800b9ca:	d410      	bmi.n	800b9ee <__swhatbuf_r+0x40>
 800b9cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9d0:	e00e      	b.n	800b9f0 <__swhatbuf_r+0x42>
 800b9d2:	466a      	mov	r2, sp
 800b9d4:	f001 f814 	bl	800ca00 <_fstat_r>
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	dbf1      	blt.n	800b9c0 <__swhatbuf_r+0x12>
 800b9dc:	9a01      	ldr	r2, [sp, #4]
 800b9de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b9e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b9e6:	425a      	negs	r2, r3
 800b9e8:	415a      	adcs	r2, r3
 800b9ea:	602a      	str	r2, [r5, #0]
 800b9ec:	e7ee      	b.n	800b9cc <__swhatbuf_r+0x1e>
 800b9ee:	2340      	movs	r3, #64	; 0x40
 800b9f0:	2000      	movs	r0, #0
 800b9f2:	6023      	str	r3, [r4, #0]
 800b9f4:	b016      	add	sp, #88	; 0x58
 800b9f6:	bd70      	pop	{r4, r5, r6, pc}

0800b9f8 <__smakebuf_r>:
 800b9f8:	898b      	ldrh	r3, [r1, #12]
 800b9fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b9fc:	079d      	lsls	r5, r3, #30
 800b9fe:	4606      	mov	r6, r0
 800ba00:	460c      	mov	r4, r1
 800ba02:	d507      	bpl.n	800ba14 <__smakebuf_r+0x1c>
 800ba04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba08:	6023      	str	r3, [r4, #0]
 800ba0a:	6123      	str	r3, [r4, #16]
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	6163      	str	r3, [r4, #20]
 800ba10:	b002      	add	sp, #8
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	ab01      	add	r3, sp, #4
 800ba16:	466a      	mov	r2, sp
 800ba18:	f7ff ffc9 	bl	800b9ae <__swhatbuf_r>
 800ba1c:	9900      	ldr	r1, [sp, #0]
 800ba1e:	4605      	mov	r5, r0
 800ba20:	4630      	mov	r0, r6
 800ba22:	f000 fc45 	bl	800c2b0 <_malloc_r>
 800ba26:	b948      	cbnz	r0, 800ba3c <__smakebuf_r+0x44>
 800ba28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba2c:	059a      	lsls	r2, r3, #22
 800ba2e:	d4ef      	bmi.n	800ba10 <__smakebuf_r+0x18>
 800ba30:	f023 0303 	bic.w	r3, r3, #3
 800ba34:	f043 0302 	orr.w	r3, r3, #2
 800ba38:	81a3      	strh	r3, [r4, #12]
 800ba3a:	e7e3      	b.n	800ba04 <__smakebuf_r+0xc>
 800ba3c:	4b0d      	ldr	r3, [pc, #52]	; (800ba74 <__smakebuf_r+0x7c>)
 800ba3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ba40:	89a3      	ldrh	r3, [r4, #12]
 800ba42:	6020      	str	r0, [r4, #0]
 800ba44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba48:	81a3      	strh	r3, [r4, #12]
 800ba4a:	9b00      	ldr	r3, [sp, #0]
 800ba4c:	6163      	str	r3, [r4, #20]
 800ba4e:	9b01      	ldr	r3, [sp, #4]
 800ba50:	6120      	str	r0, [r4, #16]
 800ba52:	b15b      	cbz	r3, 800ba6c <__smakebuf_r+0x74>
 800ba54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f000 ffe3 	bl	800ca24 <_isatty_r>
 800ba5e:	b128      	cbz	r0, 800ba6c <__smakebuf_r+0x74>
 800ba60:	89a3      	ldrh	r3, [r4, #12]
 800ba62:	f023 0303 	bic.w	r3, r3, #3
 800ba66:	f043 0301 	orr.w	r3, r3, #1
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	89a0      	ldrh	r0, [r4, #12]
 800ba6e:	4305      	orrs	r5, r0
 800ba70:	81a5      	strh	r5, [r4, #12]
 800ba72:	e7cd      	b.n	800ba10 <__smakebuf_r+0x18>
 800ba74:	0800b7d9 	.word	0x0800b7d9

0800ba78 <malloc>:
 800ba78:	4b02      	ldr	r3, [pc, #8]	; (800ba84 <malloc+0xc>)
 800ba7a:	4601      	mov	r1, r0
 800ba7c:	6818      	ldr	r0, [r3, #0]
 800ba7e:	f000 bc17 	b.w	800c2b0 <_malloc_r>
 800ba82:	bf00      	nop
 800ba84:	2000015c 	.word	0x2000015c

0800ba88 <memcpy>:
 800ba88:	440a      	add	r2, r1
 800ba8a:	4291      	cmp	r1, r2
 800ba8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ba90:	d100      	bne.n	800ba94 <memcpy+0xc>
 800ba92:	4770      	bx	lr
 800ba94:	b510      	push	{r4, lr}
 800ba96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba9e:	4291      	cmp	r1, r2
 800baa0:	d1f9      	bne.n	800ba96 <memcpy+0xe>
 800baa2:	bd10      	pop	{r4, pc}

0800baa4 <_Balloc>:
 800baa4:	b570      	push	{r4, r5, r6, lr}
 800baa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800baa8:	4604      	mov	r4, r0
 800baaa:	460d      	mov	r5, r1
 800baac:	b976      	cbnz	r6, 800bacc <_Balloc+0x28>
 800baae:	2010      	movs	r0, #16
 800bab0:	f7ff ffe2 	bl	800ba78 <malloc>
 800bab4:	4602      	mov	r2, r0
 800bab6:	6260      	str	r0, [r4, #36]	; 0x24
 800bab8:	b920      	cbnz	r0, 800bac4 <_Balloc+0x20>
 800baba:	4b18      	ldr	r3, [pc, #96]	; (800bb1c <_Balloc+0x78>)
 800babc:	4818      	ldr	r0, [pc, #96]	; (800bb20 <_Balloc+0x7c>)
 800babe:	2166      	movs	r1, #102	; 0x66
 800bac0:	f7fe ff0c 	bl	800a8dc <__assert_func>
 800bac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bac8:	6006      	str	r6, [r0, #0]
 800baca:	60c6      	str	r6, [r0, #12]
 800bacc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bace:	68f3      	ldr	r3, [r6, #12]
 800bad0:	b183      	cbz	r3, 800baf4 <_Balloc+0x50>
 800bad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bada:	b9b8      	cbnz	r0, 800bb0c <_Balloc+0x68>
 800badc:	2101      	movs	r1, #1
 800bade:	fa01 f605 	lsl.w	r6, r1, r5
 800bae2:	1d72      	adds	r2, r6, #5
 800bae4:	0092      	lsls	r2, r2, #2
 800bae6:	4620      	mov	r0, r4
 800bae8:	f000 fb60 	bl	800c1ac <_calloc_r>
 800baec:	b160      	cbz	r0, 800bb08 <_Balloc+0x64>
 800baee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800baf2:	e00e      	b.n	800bb12 <_Balloc+0x6e>
 800baf4:	2221      	movs	r2, #33	; 0x21
 800baf6:	2104      	movs	r1, #4
 800baf8:	4620      	mov	r0, r4
 800bafa:	f000 fb57 	bl	800c1ac <_calloc_r>
 800bafe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb00:	60f0      	str	r0, [r6, #12]
 800bb02:	68db      	ldr	r3, [r3, #12]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d1e4      	bne.n	800bad2 <_Balloc+0x2e>
 800bb08:	2000      	movs	r0, #0
 800bb0a:	bd70      	pop	{r4, r5, r6, pc}
 800bb0c:	6802      	ldr	r2, [r0, #0]
 800bb0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bb12:	2300      	movs	r3, #0
 800bb14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb18:	e7f7      	b.n	800bb0a <_Balloc+0x66>
 800bb1a:	bf00      	nop
 800bb1c:	0800ce20 	.word	0x0800ce20
 800bb20:	0800d0ac 	.word	0x0800d0ac

0800bb24 <_Bfree>:
 800bb24:	b570      	push	{r4, r5, r6, lr}
 800bb26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bb28:	4605      	mov	r5, r0
 800bb2a:	460c      	mov	r4, r1
 800bb2c:	b976      	cbnz	r6, 800bb4c <_Bfree+0x28>
 800bb2e:	2010      	movs	r0, #16
 800bb30:	f7ff ffa2 	bl	800ba78 <malloc>
 800bb34:	4602      	mov	r2, r0
 800bb36:	6268      	str	r0, [r5, #36]	; 0x24
 800bb38:	b920      	cbnz	r0, 800bb44 <_Bfree+0x20>
 800bb3a:	4b09      	ldr	r3, [pc, #36]	; (800bb60 <_Bfree+0x3c>)
 800bb3c:	4809      	ldr	r0, [pc, #36]	; (800bb64 <_Bfree+0x40>)
 800bb3e:	218a      	movs	r1, #138	; 0x8a
 800bb40:	f7fe fecc 	bl	800a8dc <__assert_func>
 800bb44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb48:	6006      	str	r6, [r0, #0]
 800bb4a:	60c6      	str	r6, [r0, #12]
 800bb4c:	b13c      	cbz	r4, 800bb5e <_Bfree+0x3a>
 800bb4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bb50:	6862      	ldr	r2, [r4, #4]
 800bb52:	68db      	ldr	r3, [r3, #12]
 800bb54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb58:	6021      	str	r1, [r4, #0]
 800bb5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb5e:	bd70      	pop	{r4, r5, r6, pc}
 800bb60:	0800ce20 	.word	0x0800ce20
 800bb64:	0800d0ac 	.word	0x0800d0ac

0800bb68 <__multadd>:
 800bb68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb6c:	690d      	ldr	r5, [r1, #16]
 800bb6e:	4607      	mov	r7, r0
 800bb70:	460c      	mov	r4, r1
 800bb72:	461e      	mov	r6, r3
 800bb74:	f101 0c14 	add.w	ip, r1, #20
 800bb78:	2000      	movs	r0, #0
 800bb7a:	f8dc 3000 	ldr.w	r3, [ip]
 800bb7e:	b299      	uxth	r1, r3
 800bb80:	fb02 6101 	mla	r1, r2, r1, r6
 800bb84:	0c1e      	lsrs	r6, r3, #16
 800bb86:	0c0b      	lsrs	r3, r1, #16
 800bb88:	fb02 3306 	mla	r3, r2, r6, r3
 800bb8c:	b289      	uxth	r1, r1
 800bb8e:	3001      	adds	r0, #1
 800bb90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bb94:	4285      	cmp	r5, r0
 800bb96:	f84c 1b04 	str.w	r1, [ip], #4
 800bb9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bb9e:	dcec      	bgt.n	800bb7a <__multadd+0x12>
 800bba0:	b30e      	cbz	r6, 800bbe6 <__multadd+0x7e>
 800bba2:	68a3      	ldr	r3, [r4, #8]
 800bba4:	42ab      	cmp	r3, r5
 800bba6:	dc19      	bgt.n	800bbdc <__multadd+0x74>
 800bba8:	6861      	ldr	r1, [r4, #4]
 800bbaa:	4638      	mov	r0, r7
 800bbac:	3101      	adds	r1, #1
 800bbae:	f7ff ff79 	bl	800baa4 <_Balloc>
 800bbb2:	4680      	mov	r8, r0
 800bbb4:	b928      	cbnz	r0, 800bbc2 <__multadd+0x5a>
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	4b0c      	ldr	r3, [pc, #48]	; (800bbec <__multadd+0x84>)
 800bbba:	480d      	ldr	r0, [pc, #52]	; (800bbf0 <__multadd+0x88>)
 800bbbc:	21b5      	movs	r1, #181	; 0xb5
 800bbbe:	f7fe fe8d 	bl	800a8dc <__assert_func>
 800bbc2:	6922      	ldr	r2, [r4, #16]
 800bbc4:	3202      	adds	r2, #2
 800bbc6:	f104 010c 	add.w	r1, r4, #12
 800bbca:	0092      	lsls	r2, r2, #2
 800bbcc:	300c      	adds	r0, #12
 800bbce:	f7ff ff5b 	bl	800ba88 <memcpy>
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	4638      	mov	r0, r7
 800bbd6:	f7ff ffa5 	bl	800bb24 <_Bfree>
 800bbda:	4644      	mov	r4, r8
 800bbdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bbe0:	3501      	adds	r5, #1
 800bbe2:	615e      	str	r6, [r3, #20]
 800bbe4:	6125      	str	r5, [r4, #16]
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbec:	0800d039 	.word	0x0800d039
 800bbf0:	0800d0ac 	.word	0x0800d0ac

0800bbf4 <__hi0bits>:
 800bbf4:	0c03      	lsrs	r3, r0, #16
 800bbf6:	041b      	lsls	r3, r3, #16
 800bbf8:	b9d3      	cbnz	r3, 800bc30 <__hi0bits+0x3c>
 800bbfa:	0400      	lsls	r0, r0, #16
 800bbfc:	2310      	movs	r3, #16
 800bbfe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bc02:	bf04      	itt	eq
 800bc04:	0200      	lsleq	r0, r0, #8
 800bc06:	3308      	addeq	r3, #8
 800bc08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bc0c:	bf04      	itt	eq
 800bc0e:	0100      	lsleq	r0, r0, #4
 800bc10:	3304      	addeq	r3, #4
 800bc12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bc16:	bf04      	itt	eq
 800bc18:	0080      	lsleq	r0, r0, #2
 800bc1a:	3302      	addeq	r3, #2
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	db05      	blt.n	800bc2c <__hi0bits+0x38>
 800bc20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bc24:	f103 0301 	add.w	r3, r3, #1
 800bc28:	bf08      	it	eq
 800bc2a:	2320      	moveq	r3, #32
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	4770      	bx	lr
 800bc30:	2300      	movs	r3, #0
 800bc32:	e7e4      	b.n	800bbfe <__hi0bits+0xa>

0800bc34 <__lo0bits>:
 800bc34:	6803      	ldr	r3, [r0, #0]
 800bc36:	f013 0207 	ands.w	r2, r3, #7
 800bc3a:	4601      	mov	r1, r0
 800bc3c:	d00b      	beq.n	800bc56 <__lo0bits+0x22>
 800bc3e:	07da      	lsls	r2, r3, #31
 800bc40:	d423      	bmi.n	800bc8a <__lo0bits+0x56>
 800bc42:	0798      	lsls	r0, r3, #30
 800bc44:	bf49      	itett	mi
 800bc46:	085b      	lsrmi	r3, r3, #1
 800bc48:	089b      	lsrpl	r3, r3, #2
 800bc4a:	2001      	movmi	r0, #1
 800bc4c:	600b      	strmi	r3, [r1, #0]
 800bc4e:	bf5c      	itt	pl
 800bc50:	600b      	strpl	r3, [r1, #0]
 800bc52:	2002      	movpl	r0, #2
 800bc54:	4770      	bx	lr
 800bc56:	b298      	uxth	r0, r3
 800bc58:	b9a8      	cbnz	r0, 800bc86 <__lo0bits+0x52>
 800bc5a:	0c1b      	lsrs	r3, r3, #16
 800bc5c:	2010      	movs	r0, #16
 800bc5e:	b2da      	uxtb	r2, r3
 800bc60:	b90a      	cbnz	r2, 800bc66 <__lo0bits+0x32>
 800bc62:	3008      	adds	r0, #8
 800bc64:	0a1b      	lsrs	r3, r3, #8
 800bc66:	071a      	lsls	r2, r3, #28
 800bc68:	bf04      	itt	eq
 800bc6a:	091b      	lsreq	r3, r3, #4
 800bc6c:	3004      	addeq	r0, #4
 800bc6e:	079a      	lsls	r2, r3, #30
 800bc70:	bf04      	itt	eq
 800bc72:	089b      	lsreq	r3, r3, #2
 800bc74:	3002      	addeq	r0, #2
 800bc76:	07da      	lsls	r2, r3, #31
 800bc78:	d403      	bmi.n	800bc82 <__lo0bits+0x4e>
 800bc7a:	085b      	lsrs	r3, r3, #1
 800bc7c:	f100 0001 	add.w	r0, r0, #1
 800bc80:	d005      	beq.n	800bc8e <__lo0bits+0x5a>
 800bc82:	600b      	str	r3, [r1, #0]
 800bc84:	4770      	bx	lr
 800bc86:	4610      	mov	r0, r2
 800bc88:	e7e9      	b.n	800bc5e <__lo0bits+0x2a>
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	4770      	bx	lr
 800bc8e:	2020      	movs	r0, #32
 800bc90:	4770      	bx	lr
	...

0800bc94 <__i2b>:
 800bc94:	b510      	push	{r4, lr}
 800bc96:	460c      	mov	r4, r1
 800bc98:	2101      	movs	r1, #1
 800bc9a:	f7ff ff03 	bl	800baa4 <_Balloc>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	b928      	cbnz	r0, 800bcae <__i2b+0x1a>
 800bca2:	4b05      	ldr	r3, [pc, #20]	; (800bcb8 <__i2b+0x24>)
 800bca4:	4805      	ldr	r0, [pc, #20]	; (800bcbc <__i2b+0x28>)
 800bca6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bcaa:	f7fe fe17 	bl	800a8dc <__assert_func>
 800bcae:	2301      	movs	r3, #1
 800bcb0:	6144      	str	r4, [r0, #20]
 800bcb2:	6103      	str	r3, [r0, #16]
 800bcb4:	bd10      	pop	{r4, pc}
 800bcb6:	bf00      	nop
 800bcb8:	0800d039 	.word	0x0800d039
 800bcbc:	0800d0ac 	.word	0x0800d0ac

0800bcc0 <__multiply>:
 800bcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc4:	4691      	mov	r9, r2
 800bcc6:	690a      	ldr	r2, [r1, #16]
 800bcc8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bccc:	429a      	cmp	r2, r3
 800bcce:	bfb8      	it	lt
 800bcd0:	460b      	movlt	r3, r1
 800bcd2:	460c      	mov	r4, r1
 800bcd4:	bfbc      	itt	lt
 800bcd6:	464c      	movlt	r4, r9
 800bcd8:	4699      	movlt	r9, r3
 800bcda:	6927      	ldr	r7, [r4, #16]
 800bcdc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bce0:	68a3      	ldr	r3, [r4, #8]
 800bce2:	6861      	ldr	r1, [r4, #4]
 800bce4:	eb07 060a 	add.w	r6, r7, sl
 800bce8:	42b3      	cmp	r3, r6
 800bcea:	b085      	sub	sp, #20
 800bcec:	bfb8      	it	lt
 800bcee:	3101      	addlt	r1, #1
 800bcf0:	f7ff fed8 	bl	800baa4 <_Balloc>
 800bcf4:	b930      	cbnz	r0, 800bd04 <__multiply+0x44>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	4b44      	ldr	r3, [pc, #272]	; (800be0c <__multiply+0x14c>)
 800bcfa:	4845      	ldr	r0, [pc, #276]	; (800be10 <__multiply+0x150>)
 800bcfc:	f240 115d 	movw	r1, #349	; 0x15d
 800bd00:	f7fe fdec 	bl	800a8dc <__assert_func>
 800bd04:	f100 0514 	add.w	r5, r0, #20
 800bd08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bd0c:	462b      	mov	r3, r5
 800bd0e:	2200      	movs	r2, #0
 800bd10:	4543      	cmp	r3, r8
 800bd12:	d321      	bcc.n	800bd58 <__multiply+0x98>
 800bd14:	f104 0314 	add.w	r3, r4, #20
 800bd18:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bd1c:	f109 0314 	add.w	r3, r9, #20
 800bd20:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bd24:	9202      	str	r2, [sp, #8]
 800bd26:	1b3a      	subs	r2, r7, r4
 800bd28:	3a15      	subs	r2, #21
 800bd2a:	f022 0203 	bic.w	r2, r2, #3
 800bd2e:	3204      	adds	r2, #4
 800bd30:	f104 0115 	add.w	r1, r4, #21
 800bd34:	428f      	cmp	r7, r1
 800bd36:	bf38      	it	cc
 800bd38:	2204      	movcc	r2, #4
 800bd3a:	9201      	str	r2, [sp, #4]
 800bd3c:	9a02      	ldr	r2, [sp, #8]
 800bd3e:	9303      	str	r3, [sp, #12]
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d80c      	bhi.n	800bd5e <__multiply+0x9e>
 800bd44:	2e00      	cmp	r6, #0
 800bd46:	dd03      	ble.n	800bd50 <__multiply+0x90>
 800bd48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d05a      	beq.n	800be06 <__multiply+0x146>
 800bd50:	6106      	str	r6, [r0, #16]
 800bd52:	b005      	add	sp, #20
 800bd54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd58:	f843 2b04 	str.w	r2, [r3], #4
 800bd5c:	e7d8      	b.n	800bd10 <__multiply+0x50>
 800bd5e:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd62:	f1ba 0f00 	cmp.w	sl, #0
 800bd66:	d024      	beq.n	800bdb2 <__multiply+0xf2>
 800bd68:	f104 0e14 	add.w	lr, r4, #20
 800bd6c:	46a9      	mov	r9, r5
 800bd6e:	f04f 0c00 	mov.w	ip, #0
 800bd72:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bd76:	f8d9 1000 	ldr.w	r1, [r9]
 800bd7a:	fa1f fb82 	uxth.w	fp, r2
 800bd7e:	b289      	uxth	r1, r1
 800bd80:	fb0a 110b 	mla	r1, sl, fp, r1
 800bd84:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bd88:	f8d9 2000 	ldr.w	r2, [r9]
 800bd8c:	4461      	add	r1, ip
 800bd8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd92:	fb0a c20b 	mla	r2, sl, fp, ip
 800bd96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd9a:	b289      	uxth	r1, r1
 800bd9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bda0:	4577      	cmp	r7, lr
 800bda2:	f849 1b04 	str.w	r1, [r9], #4
 800bda6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bdaa:	d8e2      	bhi.n	800bd72 <__multiply+0xb2>
 800bdac:	9a01      	ldr	r2, [sp, #4]
 800bdae:	f845 c002 	str.w	ip, [r5, r2]
 800bdb2:	9a03      	ldr	r2, [sp, #12]
 800bdb4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bdb8:	3304      	adds	r3, #4
 800bdba:	f1b9 0f00 	cmp.w	r9, #0
 800bdbe:	d020      	beq.n	800be02 <__multiply+0x142>
 800bdc0:	6829      	ldr	r1, [r5, #0]
 800bdc2:	f104 0c14 	add.w	ip, r4, #20
 800bdc6:	46ae      	mov	lr, r5
 800bdc8:	f04f 0a00 	mov.w	sl, #0
 800bdcc:	f8bc b000 	ldrh.w	fp, [ip]
 800bdd0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bdd4:	fb09 220b 	mla	r2, r9, fp, r2
 800bdd8:	4492      	add	sl, r2
 800bdda:	b289      	uxth	r1, r1
 800bddc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bde0:	f84e 1b04 	str.w	r1, [lr], #4
 800bde4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bde8:	f8be 1000 	ldrh.w	r1, [lr]
 800bdec:	0c12      	lsrs	r2, r2, #16
 800bdee:	fb09 1102 	mla	r1, r9, r2, r1
 800bdf2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bdf6:	4567      	cmp	r7, ip
 800bdf8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bdfc:	d8e6      	bhi.n	800bdcc <__multiply+0x10c>
 800bdfe:	9a01      	ldr	r2, [sp, #4]
 800be00:	50a9      	str	r1, [r5, r2]
 800be02:	3504      	adds	r5, #4
 800be04:	e79a      	b.n	800bd3c <__multiply+0x7c>
 800be06:	3e01      	subs	r6, #1
 800be08:	e79c      	b.n	800bd44 <__multiply+0x84>
 800be0a:	bf00      	nop
 800be0c:	0800d039 	.word	0x0800d039
 800be10:	0800d0ac 	.word	0x0800d0ac

0800be14 <__pow5mult>:
 800be14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be18:	4615      	mov	r5, r2
 800be1a:	f012 0203 	ands.w	r2, r2, #3
 800be1e:	4606      	mov	r6, r0
 800be20:	460f      	mov	r7, r1
 800be22:	d007      	beq.n	800be34 <__pow5mult+0x20>
 800be24:	4c25      	ldr	r4, [pc, #148]	; (800bebc <__pow5mult+0xa8>)
 800be26:	3a01      	subs	r2, #1
 800be28:	2300      	movs	r3, #0
 800be2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be2e:	f7ff fe9b 	bl	800bb68 <__multadd>
 800be32:	4607      	mov	r7, r0
 800be34:	10ad      	asrs	r5, r5, #2
 800be36:	d03d      	beq.n	800beb4 <__pow5mult+0xa0>
 800be38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800be3a:	b97c      	cbnz	r4, 800be5c <__pow5mult+0x48>
 800be3c:	2010      	movs	r0, #16
 800be3e:	f7ff fe1b 	bl	800ba78 <malloc>
 800be42:	4602      	mov	r2, r0
 800be44:	6270      	str	r0, [r6, #36]	; 0x24
 800be46:	b928      	cbnz	r0, 800be54 <__pow5mult+0x40>
 800be48:	4b1d      	ldr	r3, [pc, #116]	; (800bec0 <__pow5mult+0xac>)
 800be4a:	481e      	ldr	r0, [pc, #120]	; (800bec4 <__pow5mult+0xb0>)
 800be4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800be50:	f7fe fd44 	bl	800a8dc <__assert_func>
 800be54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be58:	6004      	str	r4, [r0, #0]
 800be5a:	60c4      	str	r4, [r0, #12]
 800be5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800be60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be64:	b94c      	cbnz	r4, 800be7a <__pow5mult+0x66>
 800be66:	f240 2171 	movw	r1, #625	; 0x271
 800be6a:	4630      	mov	r0, r6
 800be6c:	f7ff ff12 	bl	800bc94 <__i2b>
 800be70:	2300      	movs	r3, #0
 800be72:	f8c8 0008 	str.w	r0, [r8, #8]
 800be76:	4604      	mov	r4, r0
 800be78:	6003      	str	r3, [r0, #0]
 800be7a:	f04f 0900 	mov.w	r9, #0
 800be7e:	07eb      	lsls	r3, r5, #31
 800be80:	d50a      	bpl.n	800be98 <__pow5mult+0x84>
 800be82:	4639      	mov	r1, r7
 800be84:	4622      	mov	r2, r4
 800be86:	4630      	mov	r0, r6
 800be88:	f7ff ff1a 	bl	800bcc0 <__multiply>
 800be8c:	4639      	mov	r1, r7
 800be8e:	4680      	mov	r8, r0
 800be90:	4630      	mov	r0, r6
 800be92:	f7ff fe47 	bl	800bb24 <_Bfree>
 800be96:	4647      	mov	r7, r8
 800be98:	106d      	asrs	r5, r5, #1
 800be9a:	d00b      	beq.n	800beb4 <__pow5mult+0xa0>
 800be9c:	6820      	ldr	r0, [r4, #0]
 800be9e:	b938      	cbnz	r0, 800beb0 <__pow5mult+0x9c>
 800bea0:	4622      	mov	r2, r4
 800bea2:	4621      	mov	r1, r4
 800bea4:	4630      	mov	r0, r6
 800bea6:	f7ff ff0b 	bl	800bcc0 <__multiply>
 800beaa:	6020      	str	r0, [r4, #0]
 800beac:	f8c0 9000 	str.w	r9, [r0]
 800beb0:	4604      	mov	r4, r0
 800beb2:	e7e4      	b.n	800be7e <__pow5mult+0x6a>
 800beb4:	4638      	mov	r0, r7
 800beb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beba:	bf00      	nop
 800bebc:	0800d1f8 	.word	0x0800d1f8
 800bec0:	0800ce20 	.word	0x0800ce20
 800bec4:	0800d0ac 	.word	0x0800d0ac

0800bec8 <__lshift>:
 800bec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800becc:	460c      	mov	r4, r1
 800bece:	6849      	ldr	r1, [r1, #4]
 800bed0:	6923      	ldr	r3, [r4, #16]
 800bed2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bed6:	68a3      	ldr	r3, [r4, #8]
 800bed8:	4607      	mov	r7, r0
 800beda:	4691      	mov	r9, r2
 800bedc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bee0:	f108 0601 	add.w	r6, r8, #1
 800bee4:	42b3      	cmp	r3, r6
 800bee6:	db0b      	blt.n	800bf00 <__lshift+0x38>
 800bee8:	4638      	mov	r0, r7
 800beea:	f7ff fddb 	bl	800baa4 <_Balloc>
 800beee:	4605      	mov	r5, r0
 800bef0:	b948      	cbnz	r0, 800bf06 <__lshift+0x3e>
 800bef2:	4602      	mov	r2, r0
 800bef4:	4b2a      	ldr	r3, [pc, #168]	; (800bfa0 <__lshift+0xd8>)
 800bef6:	482b      	ldr	r0, [pc, #172]	; (800bfa4 <__lshift+0xdc>)
 800bef8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800befc:	f7fe fcee 	bl	800a8dc <__assert_func>
 800bf00:	3101      	adds	r1, #1
 800bf02:	005b      	lsls	r3, r3, #1
 800bf04:	e7ee      	b.n	800bee4 <__lshift+0x1c>
 800bf06:	2300      	movs	r3, #0
 800bf08:	f100 0114 	add.w	r1, r0, #20
 800bf0c:	f100 0210 	add.w	r2, r0, #16
 800bf10:	4618      	mov	r0, r3
 800bf12:	4553      	cmp	r3, sl
 800bf14:	db37      	blt.n	800bf86 <__lshift+0xbe>
 800bf16:	6920      	ldr	r0, [r4, #16]
 800bf18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf1c:	f104 0314 	add.w	r3, r4, #20
 800bf20:	f019 091f 	ands.w	r9, r9, #31
 800bf24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf28:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bf2c:	d02f      	beq.n	800bf8e <__lshift+0xc6>
 800bf2e:	f1c9 0e20 	rsb	lr, r9, #32
 800bf32:	468a      	mov	sl, r1
 800bf34:	f04f 0c00 	mov.w	ip, #0
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	fa02 f209 	lsl.w	r2, r2, r9
 800bf3e:	ea42 020c 	orr.w	r2, r2, ip
 800bf42:	f84a 2b04 	str.w	r2, [sl], #4
 800bf46:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf4a:	4298      	cmp	r0, r3
 800bf4c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bf50:	d8f2      	bhi.n	800bf38 <__lshift+0x70>
 800bf52:	1b03      	subs	r3, r0, r4
 800bf54:	3b15      	subs	r3, #21
 800bf56:	f023 0303 	bic.w	r3, r3, #3
 800bf5a:	3304      	adds	r3, #4
 800bf5c:	f104 0215 	add.w	r2, r4, #21
 800bf60:	4290      	cmp	r0, r2
 800bf62:	bf38      	it	cc
 800bf64:	2304      	movcc	r3, #4
 800bf66:	f841 c003 	str.w	ip, [r1, r3]
 800bf6a:	f1bc 0f00 	cmp.w	ip, #0
 800bf6e:	d001      	beq.n	800bf74 <__lshift+0xac>
 800bf70:	f108 0602 	add.w	r6, r8, #2
 800bf74:	3e01      	subs	r6, #1
 800bf76:	4638      	mov	r0, r7
 800bf78:	612e      	str	r6, [r5, #16]
 800bf7a:	4621      	mov	r1, r4
 800bf7c:	f7ff fdd2 	bl	800bb24 <_Bfree>
 800bf80:	4628      	mov	r0, r5
 800bf82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf86:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	e7c1      	b.n	800bf12 <__lshift+0x4a>
 800bf8e:	3904      	subs	r1, #4
 800bf90:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf94:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf98:	4298      	cmp	r0, r3
 800bf9a:	d8f9      	bhi.n	800bf90 <__lshift+0xc8>
 800bf9c:	e7ea      	b.n	800bf74 <__lshift+0xac>
 800bf9e:	bf00      	nop
 800bfa0:	0800d039 	.word	0x0800d039
 800bfa4:	0800d0ac 	.word	0x0800d0ac

0800bfa8 <__mcmp>:
 800bfa8:	b530      	push	{r4, r5, lr}
 800bfaa:	6902      	ldr	r2, [r0, #16]
 800bfac:	690c      	ldr	r4, [r1, #16]
 800bfae:	1b12      	subs	r2, r2, r4
 800bfb0:	d10e      	bne.n	800bfd0 <__mcmp+0x28>
 800bfb2:	f100 0314 	add.w	r3, r0, #20
 800bfb6:	3114      	adds	r1, #20
 800bfb8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bfbc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bfc0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bfc4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bfc8:	42a5      	cmp	r5, r4
 800bfca:	d003      	beq.n	800bfd4 <__mcmp+0x2c>
 800bfcc:	d305      	bcc.n	800bfda <__mcmp+0x32>
 800bfce:	2201      	movs	r2, #1
 800bfd0:	4610      	mov	r0, r2
 800bfd2:	bd30      	pop	{r4, r5, pc}
 800bfd4:	4283      	cmp	r3, r0
 800bfd6:	d3f3      	bcc.n	800bfc0 <__mcmp+0x18>
 800bfd8:	e7fa      	b.n	800bfd0 <__mcmp+0x28>
 800bfda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bfde:	e7f7      	b.n	800bfd0 <__mcmp+0x28>

0800bfe0 <__mdiff>:
 800bfe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfe4:	460c      	mov	r4, r1
 800bfe6:	4606      	mov	r6, r0
 800bfe8:	4611      	mov	r1, r2
 800bfea:	4620      	mov	r0, r4
 800bfec:	4690      	mov	r8, r2
 800bfee:	f7ff ffdb 	bl	800bfa8 <__mcmp>
 800bff2:	1e05      	subs	r5, r0, #0
 800bff4:	d110      	bne.n	800c018 <__mdiff+0x38>
 800bff6:	4629      	mov	r1, r5
 800bff8:	4630      	mov	r0, r6
 800bffa:	f7ff fd53 	bl	800baa4 <_Balloc>
 800bffe:	b930      	cbnz	r0, 800c00e <__mdiff+0x2e>
 800c000:	4b3a      	ldr	r3, [pc, #232]	; (800c0ec <__mdiff+0x10c>)
 800c002:	4602      	mov	r2, r0
 800c004:	f240 2132 	movw	r1, #562	; 0x232
 800c008:	4839      	ldr	r0, [pc, #228]	; (800c0f0 <__mdiff+0x110>)
 800c00a:	f7fe fc67 	bl	800a8dc <__assert_func>
 800c00e:	2301      	movs	r3, #1
 800c010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c014:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c018:	bfa4      	itt	ge
 800c01a:	4643      	movge	r3, r8
 800c01c:	46a0      	movge	r8, r4
 800c01e:	4630      	mov	r0, r6
 800c020:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c024:	bfa6      	itte	ge
 800c026:	461c      	movge	r4, r3
 800c028:	2500      	movge	r5, #0
 800c02a:	2501      	movlt	r5, #1
 800c02c:	f7ff fd3a 	bl	800baa4 <_Balloc>
 800c030:	b920      	cbnz	r0, 800c03c <__mdiff+0x5c>
 800c032:	4b2e      	ldr	r3, [pc, #184]	; (800c0ec <__mdiff+0x10c>)
 800c034:	4602      	mov	r2, r0
 800c036:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c03a:	e7e5      	b.n	800c008 <__mdiff+0x28>
 800c03c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c040:	6926      	ldr	r6, [r4, #16]
 800c042:	60c5      	str	r5, [r0, #12]
 800c044:	f104 0914 	add.w	r9, r4, #20
 800c048:	f108 0514 	add.w	r5, r8, #20
 800c04c:	f100 0e14 	add.w	lr, r0, #20
 800c050:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c054:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c058:	f108 0210 	add.w	r2, r8, #16
 800c05c:	46f2      	mov	sl, lr
 800c05e:	2100      	movs	r1, #0
 800c060:	f859 3b04 	ldr.w	r3, [r9], #4
 800c064:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c068:	fa1f f883 	uxth.w	r8, r3
 800c06c:	fa11 f18b 	uxtah	r1, r1, fp
 800c070:	0c1b      	lsrs	r3, r3, #16
 800c072:	eba1 0808 	sub.w	r8, r1, r8
 800c076:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c07a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c07e:	fa1f f888 	uxth.w	r8, r8
 800c082:	1419      	asrs	r1, r3, #16
 800c084:	454e      	cmp	r6, r9
 800c086:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c08a:	f84a 3b04 	str.w	r3, [sl], #4
 800c08e:	d8e7      	bhi.n	800c060 <__mdiff+0x80>
 800c090:	1b33      	subs	r3, r6, r4
 800c092:	3b15      	subs	r3, #21
 800c094:	f023 0303 	bic.w	r3, r3, #3
 800c098:	3304      	adds	r3, #4
 800c09a:	3415      	adds	r4, #21
 800c09c:	42a6      	cmp	r6, r4
 800c09e:	bf38      	it	cc
 800c0a0:	2304      	movcc	r3, #4
 800c0a2:	441d      	add	r5, r3
 800c0a4:	4473      	add	r3, lr
 800c0a6:	469e      	mov	lr, r3
 800c0a8:	462e      	mov	r6, r5
 800c0aa:	4566      	cmp	r6, ip
 800c0ac:	d30e      	bcc.n	800c0cc <__mdiff+0xec>
 800c0ae:	f10c 0203 	add.w	r2, ip, #3
 800c0b2:	1b52      	subs	r2, r2, r5
 800c0b4:	f022 0203 	bic.w	r2, r2, #3
 800c0b8:	3d03      	subs	r5, #3
 800c0ba:	45ac      	cmp	ip, r5
 800c0bc:	bf38      	it	cc
 800c0be:	2200      	movcc	r2, #0
 800c0c0:	441a      	add	r2, r3
 800c0c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c0c6:	b17b      	cbz	r3, 800c0e8 <__mdiff+0x108>
 800c0c8:	6107      	str	r7, [r0, #16]
 800c0ca:	e7a3      	b.n	800c014 <__mdiff+0x34>
 800c0cc:	f856 8b04 	ldr.w	r8, [r6], #4
 800c0d0:	fa11 f288 	uxtah	r2, r1, r8
 800c0d4:	1414      	asrs	r4, r2, #16
 800c0d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c0da:	b292      	uxth	r2, r2
 800c0dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c0e0:	f84e 2b04 	str.w	r2, [lr], #4
 800c0e4:	1421      	asrs	r1, r4, #16
 800c0e6:	e7e0      	b.n	800c0aa <__mdiff+0xca>
 800c0e8:	3f01      	subs	r7, #1
 800c0ea:	e7ea      	b.n	800c0c2 <__mdiff+0xe2>
 800c0ec:	0800d039 	.word	0x0800d039
 800c0f0:	0800d0ac 	.word	0x0800d0ac

0800c0f4 <__d2b>:
 800c0f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0f8:	4689      	mov	r9, r1
 800c0fa:	2101      	movs	r1, #1
 800c0fc:	ec57 6b10 	vmov	r6, r7, d0
 800c100:	4690      	mov	r8, r2
 800c102:	f7ff fccf 	bl	800baa4 <_Balloc>
 800c106:	4604      	mov	r4, r0
 800c108:	b930      	cbnz	r0, 800c118 <__d2b+0x24>
 800c10a:	4602      	mov	r2, r0
 800c10c:	4b25      	ldr	r3, [pc, #148]	; (800c1a4 <__d2b+0xb0>)
 800c10e:	4826      	ldr	r0, [pc, #152]	; (800c1a8 <__d2b+0xb4>)
 800c110:	f240 310a 	movw	r1, #778	; 0x30a
 800c114:	f7fe fbe2 	bl	800a8dc <__assert_func>
 800c118:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c11c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c120:	bb35      	cbnz	r5, 800c170 <__d2b+0x7c>
 800c122:	2e00      	cmp	r6, #0
 800c124:	9301      	str	r3, [sp, #4]
 800c126:	d028      	beq.n	800c17a <__d2b+0x86>
 800c128:	4668      	mov	r0, sp
 800c12a:	9600      	str	r6, [sp, #0]
 800c12c:	f7ff fd82 	bl	800bc34 <__lo0bits>
 800c130:	9900      	ldr	r1, [sp, #0]
 800c132:	b300      	cbz	r0, 800c176 <__d2b+0x82>
 800c134:	9a01      	ldr	r2, [sp, #4]
 800c136:	f1c0 0320 	rsb	r3, r0, #32
 800c13a:	fa02 f303 	lsl.w	r3, r2, r3
 800c13e:	430b      	orrs	r3, r1
 800c140:	40c2      	lsrs	r2, r0
 800c142:	6163      	str	r3, [r4, #20]
 800c144:	9201      	str	r2, [sp, #4]
 800c146:	9b01      	ldr	r3, [sp, #4]
 800c148:	61a3      	str	r3, [r4, #24]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	bf14      	ite	ne
 800c14e:	2202      	movne	r2, #2
 800c150:	2201      	moveq	r2, #1
 800c152:	6122      	str	r2, [r4, #16]
 800c154:	b1d5      	cbz	r5, 800c18c <__d2b+0x98>
 800c156:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c15a:	4405      	add	r5, r0
 800c15c:	f8c9 5000 	str.w	r5, [r9]
 800c160:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c164:	f8c8 0000 	str.w	r0, [r8]
 800c168:	4620      	mov	r0, r4
 800c16a:	b003      	add	sp, #12
 800c16c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c170:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c174:	e7d5      	b.n	800c122 <__d2b+0x2e>
 800c176:	6161      	str	r1, [r4, #20]
 800c178:	e7e5      	b.n	800c146 <__d2b+0x52>
 800c17a:	a801      	add	r0, sp, #4
 800c17c:	f7ff fd5a 	bl	800bc34 <__lo0bits>
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	6163      	str	r3, [r4, #20]
 800c184:	2201      	movs	r2, #1
 800c186:	6122      	str	r2, [r4, #16]
 800c188:	3020      	adds	r0, #32
 800c18a:	e7e3      	b.n	800c154 <__d2b+0x60>
 800c18c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c190:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c194:	f8c9 0000 	str.w	r0, [r9]
 800c198:	6918      	ldr	r0, [r3, #16]
 800c19a:	f7ff fd2b 	bl	800bbf4 <__hi0bits>
 800c19e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c1a2:	e7df      	b.n	800c164 <__d2b+0x70>
 800c1a4:	0800d039 	.word	0x0800d039
 800c1a8:	0800d0ac 	.word	0x0800d0ac

0800c1ac <_calloc_r>:
 800c1ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1ae:	fba1 2402 	umull	r2, r4, r1, r2
 800c1b2:	b94c      	cbnz	r4, 800c1c8 <_calloc_r+0x1c>
 800c1b4:	4611      	mov	r1, r2
 800c1b6:	9201      	str	r2, [sp, #4]
 800c1b8:	f000 f87a 	bl	800c2b0 <_malloc_r>
 800c1bc:	9a01      	ldr	r2, [sp, #4]
 800c1be:	4605      	mov	r5, r0
 800c1c0:	b930      	cbnz	r0, 800c1d0 <_calloc_r+0x24>
 800c1c2:	4628      	mov	r0, r5
 800c1c4:	b003      	add	sp, #12
 800c1c6:	bd30      	pop	{r4, r5, pc}
 800c1c8:	220c      	movs	r2, #12
 800c1ca:	6002      	str	r2, [r0, #0]
 800c1cc:	2500      	movs	r5, #0
 800c1ce:	e7f8      	b.n	800c1c2 <_calloc_r+0x16>
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	f7fd fcbf 	bl	8009b54 <memset>
 800c1d6:	e7f4      	b.n	800c1c2 <_calloc_r+0x16>

0800c1d8 <_free_r>:
 800c1d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c1da:	2900      	cmp	r1, #0
 800c1dc:	d044      	beq.n	800c268 <_free_r+0x90>
 800c1de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1e2:	9001      	str	r0, [sp, #4]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	f1a1 0404 	sub.w	r4, r1, #4
 800c1ea:	bfb8      	it	lt
 800c1ec:	18e4      	addlt	r4, r4, r3
 800c1ee:	f000 fc67 	bl	800cac0 <__malloc_lock>
 800c1f2:	4a1e      	ldr	r2, [pc, #120]	; (800c26c <_free_r+0x94>)
 800c1f4:	9801      	ldr	r0, [sp, #4]
 800c1f6:	6813      	ldr	r3, [r2, #0]
 800c1f8:	b933      	cbnz	r3, 800c208 <_free_r+0x30>
 800c1fa:	6063      	str	r3, [r4, #4]
 800c1fc:	6014      	str	r4, [r2, #0]
 800c1fe:	b003      	add	sp, #12
 800c200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c204:	f000 bc62 	b.w	800cacc <__malloc_unlock>
 800c208:	42a3      	cmp	r3, r4
 800c20a:	d908      	bls.n	800c21e <_free_r+0x46>
 800c20c:	6825      	ldr	r5, [r4, #0]
 800c20e:	1961      	adds	r1, r4, r5
 800c210:	428b      	cmp	r3, r1
 800c212:	bf01      	itttt	eq
 800c214:	6819      	ldreq	r1, [r3, #0]
 800c216:	685b      	ldreq	r3, [r3, #4]
 800c218:	1949      	addeq	r1, r1, r5
 800c21a:	6021      	streq	r1, [r4, #0]
 800c21c:	e7ed      	b.n	800c1fa <_free_r+0x22>
 800c21e:	461a      	mov	r2, r3
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	b10b      	cbz	r3, 800c228 <_free_r+0x50>
 800c224:	42a3      	cmp	r3, r4
 800c226:	d9fa      	bls.n	800c21e <_free_r+0x46>
 800c228:	6811      	ldr	r1, [r2, #0]
 800c22a:	1855      	adds	r5, r2, r1
 800c22c:	42a5      	cmp	r5, r4
 800c22e:	d10b      	bne.n	800c248 <_free_r+0x70>
 800c230:	6824      	ldr	r4, [r4, #0]
 800c232:	4421      	add	r1, r4
 800c234:	1854      	adds	r4, r2, r1
 800c236:	42a3      	cmp	r3, r4
 800c238:	6011      	str	r1, [r2, #0]
 800c23a:	d1e0      	bne.n	800c1fe <_free_r+0x26>
 800c23c:	681c      	ldr	r4, [r3, #0]
 800c23e:	685b      	ldr	r3, [r3, #4]
 800c240:	6053      	str	r3, [r2, #4]
 800c242:	4421      	add	r1, r4
 800c244:	6011      	str	r1, [r2, #0]
 800c246:	e7da      	b.n	800c1fe <_free_r+0x26>
 800c248:	d902      	bls.n	800c250 <_free_r+0x78>
 800c24a:	230c      	movs	r3, #12
 800c24c:	6003      	str	r3, [r0, #0]
 800c24e:	e7d6      	b.n	800c1fe <_free_r+0x26>
 800c250:	6825      	ldr	r5, [r4, #0]
 800c252:	1961      	adds	r1, r4, r5
 800c254:	428b      	cmp	r3, r1
 800c256:	bf04      	itt	eq
 800c258:	6819      	ldreq	r1, [r3, #0]
 800c25a:	685b      	ldreq	r3, [r3, #4]
 800c25c:	6063      	str	r3, [r4, #4]
 800c25e:	bf04      	itt	eq
 800c260:	1949      	addeq	r1, r1, r5
 800c262:	6021      	streq	r1, [r4, #0]
 800c264:	6054      	str	r4, [r2, #4]
 800c266:	e7ca      	b.n	800c1fe <_free_r+0x26>
 800c268:	b003      	add	sp, #12
 800c26a:	bd30      	pop	{r4, r5, pc}
 800c26c:	200006a8 	.word	0x200006a8

0800c270 <sbrk_aligned>:
 800c270:	b570      	push	{r4, r5, r6, lr}
 800c272:	4e0e      	ldr	r6, [pc, #56]	; (800c2ac <sbrk_aligned+0x3c>)
 800c274:	460c      	mov	r4, r1
 800c276:	6831      	ldr	r1, [r6, #0]
 800c278:	4605      	mov	r5, r0
 800c27a:	b911      	cbnz	r1, 800c282 <sbrk_aligned+0x12>
 800c27c:	f000 fb42 	bl	800c904 <_sbrk_r>
 800c280:	6030      	str	r0, [r6, #0]
 800c282:	4621      	mov	r1, r4
 800c284:	4628      	mov	r0, r5
 800c286:	f000 fb3d 	bl	800c904 <_sbrk_r>
 800c28a:	1c43      	adds	r3, r0, #1
 800c28c:	d00a      	beq.n	800c2a4 <sbrk_aligned+0x34>
 800c28e:	1cc4      	adds	r4, r0, #3
 800c290:	f024 0403 	bic.w	r4, r4, #3
 800c294:	42a0      	cmp	r0, r4
 800c296:	d007      	beq.n	800c2a8 <sbrk_aligned+0x38>
 800c298:	1a21      	subs	r1, r4, r0
 800c29a:	4628      	mov	r0, r5
 800c29c:	f000 fb32 	bl	800c904 <_sbrk_r>
 800c2a0:	3001      	adds	r0, #1
 800c2a2:	d101      	bne.n	800c2a8 <sbrk_aligned+0x38>
 800c2a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	bd70      	pop	{r4, r5, r6, pc}
 800c2ac:	200006ac 	.word	0x200006ac

0800c2b0 <_malloc_r>:
 800c2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b4:	1ccd      	adds	r5, r1, #3
 800c2b6:	f025 0503 	bic.w	r5, r5, #3
 800c2ba:	3508      	adds	r5, #8
 800c2bc:	2d0c      	cmp	r5, #12
 800c2be:	bf38      	it	cc
 800c2c0:	250c      	movcc	r5, #12
 800c2c2:	2d00      	cmp	r5, #0
 800c2c4:	4607      	mov	r7, r0
 800c2c6:	db01      	blt.n	800c2cc <_malloc_r+0x1c>
 800c2c8:	42a9      	cmp	r1, r5
 800c2ca:	d905      	bls.n	800c2d8 <_malloc_r+0x28>
 800c2cc:	230c      	movs	r3, #12
 800c2ce:	603b      	str	r3, [r7, #0]
 800c2d0:	2600      	movs	r6, #0
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d8:	4e2e      	ldr	r6, [pc, #184]	; (800c394 <_malloc_r+0xe4>)
 800c2da:	f000 fbf1 	bl	800cac0 <__malloc_lock>
 800c2de:	6833      	ldr	r3, [r6, #0]
 800c2e0:	461c      	mov	r4, r3
 800c2e2:	bb34      	cbnz	r4, 800c332 <_malloc_r+0x82>
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	4638      	mov	r0, r7
 800c2e8:	f7ff ffc2 	bl	800c270 <sbrk_aligned>
 800c2ec:	1c43      	adds	r3, r0, #1
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	d14d      	bne.n	800c38e <_malloc_r+0xde>
 800c2f2:	6834      	ldr	r4, [r6, #0]
 800c2f4:	4626      	mov	r6, r4
 800c2f6:	2e00      	cmp	r6, #0
 800c2f8:	d140      	bne.n	800c37c <_malloc_r+0xcc>
 800c2fa:	6823      	ldr	r3, [r4, #0]
 800c2fc:	4631      	mov	r1, r6
 800c2fe:	4638      	mov	r0, r7
 800c300:	eb04 0803 	add.w	r8, r4, r3
 800c304:	f000 fafe 	bl	800c904 <_sbrk_r>
 800c308:	4580      	cmp	r8, r0
 800c30a:	d13a      	bne.n	800c382 <_malloc_r+0xd2>
 800c30c:	6821      	ldr	r1, [r4, #0]
 800c30e:	3503      	adds	r5, #3
 800c310:	1a6d      	subs	r5, r5, r1
 800c312:	f025 0503 	bic.w	r5, r5, #3
 800c316:	3508      	adds	r5, #8
 800c318:	2d0c      	cmp	r5, #12
 800c31a:	bf38      	it	cc
 800c31c:	250c      	movcc	r5, #12
 800c31e:	4629      	mov	r1, r5
 800c320:	4638      	mov	r0, r7
 800c322:	f7ff ffa5 	bl	800c270 <sbrk_aligned>
 800c326:	3001      	adds	r0, #1
 800c328:	d02b      	beq.n	800c382 <_malloc_r+0xd2>
 800c32a:	6823      	ldr	r3, [r4, #0]
 800c32c:	442b      	add	r3, r5
 800c32e:	6023      	str	r3, [r4, #0]
 800c330:	e00e      	b.n	800c350 <_malloc_r+0xa0>
 800c332:	6822      	ldr	r2, [r4, #0]
 800c334:	1b52      	subs	r2, r2, r5
 800c336:	d41e      	bmi.n	800c376 <_malloc_r+0xc6>
 800c338:	2a0b      	cmp	r2, #11
 800c33a:	d916      	bls.n	800c36a <_malloc_r+0xba>
 800c33c:	1961      	adds	r1, r4, r5
 800c33e:	42a3      	cmp	r3, r4
 800c340:	6025      	str	r5, [r4, #0]
 800c342:	bf18      	it	ne
 800c344:	6059      	strne	r1, [r3, #4]
 800c346:	6863      	ldr	r3, [r4, #4]
 800c348:	bf08      	it	eq
 800c34a:	6031      	streq	r1, [r6, #0]
 800c34c:	5162      	str	r2, [r4, r5]
 800c34e:	604b      	str	r3, [r1, #4]
 800c350:	4638      	mov	r0, r7
 800c352:	f104 060b 	add.w	r6, r4, #11
 800c356:	f000 fbb9 	bl	800cacc <__malloc_unlock>
 800c35a:	f026 0607 	bic.w	r6, r6, #7
 800c35e:	1d23      	adds	r3, r4, #4
 800c360:	1af2      	subs	r2, r6, r3
 800c362:	d0b6      	beq.n	800c2d2 <_malloc_r+0x22>
 800c364:	1b9b      	subs	r3, r3, r6
 800c366:	50a3      	str	r3, [r4, r2]
 800c368:	e7b3      	b.n	800c2d2 <_malloc_r+0x22>
 800c36a:	6862      	ldr	r2, [r4, #4]
 800c36c:	42a3      	cmp	r3, r4
 800c36e:	bf0c      	ite	eq
 800c370:	6032      	streq	r2, [r6, #0]
 800c372:	605a      	strne	r2, [r3, #4]
 800c374:	e7ec      	b.n	800c350 <_malloc_r+0xa0>
 800c376:	4623      	mov	r3, r4
 800c378:	6864      	ldr	r4, [r4, #4]
 800c37a:	e7b2      	b.n	800c2e2 <_malloc_r+0x32>
 800c37c:	4634      	mov	r4, r6
 800c37e:	6876      	ldr	r6, [r6, #4]
 800c380:	e7b9      	b.n	800c2f6 <_malloc_r+0x46>
 800c382:	230c      	movs	r3, #12
 800c384:	603b      	str	r3, [r7, #0]
 800c386:	4638      	mov	r0, r7
 800c388:	f000 fba0 	bl	800cacc <__malloc_unlock>
 800c38c:	e7a1      	b.n	800c2d2 <_malloc_r+0x22>
 800c38e:	6025      	str	r5, [r4, #0]
 800c390:	e7de      	b.n	800c350 <_malloc_r+0xa0>
 800c392:	bf00      	nop
 800c394:	200006a8 	.word	0x200006a8

0800c398 <__ssputs_r>:
 800c398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c39c:	688e      	ldr	r6, [r1, #8]
 800c39e:	429e      	cmp	r6, r3
 800c3a0:	4682      	mov	sl, r0
 800c3a2:	460c      	mov	r4, r1
 800c3a4:	4690      	mov	r8, r2
 800c3a6:	461f      	mov	r7, r3
 800c3a8:	d838      	bhi.n	800c41c <__ssputs_r+0x84>
 800c3aa:	898a      	ldrh	r2, [r1, #12]
 800c3ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c3b0:	d032      	beq.n	800c418 <__ssputs_r+0x80>
 800c3b2:	6825      	ldr	r5, [r4, #0]
 800c3b4:	6909      	ldr	r1, [r1, #16]
 800c3b6:	eba5 0901 	sub.w	r9, r5, r1
 800c3ba:	6965      	ldr	r5, [r4, #20]
 800c3bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	444b      	add	r3, r9
 800c3c8:	106d      	asrs	r5, r5, #1
 800c3ca:	429d      	cmp	r5, r3
 800c3cc:	bf38      	it	cc
 800c3ce:	461d      	movcc	r5, r3
 800c3d0:	0553      	lsls	r3, r2, #21
 800c3d2:	d531      	bpl.n	800c438 <__ssputs_r+0xa0>
 800c3d4:	4629      	mov	r1, r5
 800c3d6:	f7ff ff6b 	bl	800c2b0 <_malloc_r>
 800c3da:	4606      	mov	r6, r0
 800c3dc:	b950      	cbnz	r0, 800c3f4 <__ssputs_r+0x5c>
 800c3de:	230c      	movs	r3, #12
 800c3e0:	f8ca 3000 	str.w	r3, [sl]
 800c3e4:	89a3      	ldrh	r3, [r4, #12]
 800c3e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3ea:	81a3      	strh	r3, [r4, #12]
 800c3ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3f4:	6921      	ldr	r1, [r4, #16]
 800c3f6:	464a      	mov	r2, r9
 800c3f8:	f7ff fb46 	bl	800ba88 <memcpy>
 800c3fc:	89a3      	ldrh	r3, [r4, #12]
 800c3fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c402:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c406:	81a3      	strh	r3, [r4, #12]
 800c408:	6126      	str	r6, [r4, #16]
 800c40a:	6165      	str	r5, [r4, #20]
 800c40c:	444e      	add	r6, r9
 800c40e:	eba5 0509 	sub.w	r5, r5, r9
 800c412:	6026      	str	r6, [r4, #0]
 800c414:	60a5      	str	r5, [r4, #8]
 800c416:	463e      	mov	r6, r7
 800c418:	42be      	cmp	r6, r7
 800c41a:	d900      	bls.n	800c41e <__ssputs_r+0x86>
 800c41c:	463e      	mov	r6, r7
 800c41e:	6820      	ldr	r0, [r4, #0]
 800c420:	4632      	mov	r2, r6
 800c422:	4641      	mov	r1, r8
 800c424:	f000 fb32 	bl	800ca8c <memmove>
 800c428:	68a3      	ldr	r3, [r4, #8]
 800c42a:	1b9b      	subs	r3, r3, r6
 800c42c:	60a3      	str	r3, [r4, #8]
 800c42e:	6823      	ldr	r3, [r4, #0]
 800c430:	4433      	add	r3, r6
 800c432:	6023      	str	r3, [r4, #0]
 800c434:	2000      	movs	r0, #0
 800c436:	e7db      	b.n	800c3f0 <__ssputs_r+0x58>
 800c438:	462a      	mov	r2, r5
 800c43a:	f000 fb4d 	bl	800cad8 <_realloc_r>
 800c43e:	4606      	mov	r6, r0
 800c440:	2800      	cmp	r0, #0
 800c442:	d1e1      	bne.n	800c408 <__ssputs_r+0x70>
 800c444:	6921      	ldr	r1, [r4, #16]
 800c446:	4650      	mov	r0, sl
 800c448:	f7ff fec6 	bl	800c1d8 <_free_r>
 800c44c:	e7c7      	b.n	800c3de <__ssputs_r+0x46>
	...

0800c450 <_svfiprintf_r>:
 800c450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c454:	4698      	mov	r8, r3
 800c456:	898b      	ldrh	r3, [r1, #12]
 800c458:	061b      	lsls	r3, r3, #24
 800c45a:	b09d      	sub	sp, #116	; 0x74
 800c45c:	4607      	mov	r7, r0
 800c45e:	460d      	mov	r5, r1
 800c460:	4614      	mov	r4, r2
 800c462:	d50e      	bpl.n	800c482 <_svfiprintf_r+0x32>
 800c464:	690b      	ldr	r3, [r1, #16]
 800c466:	b963      	cbnz	r3, 800c482 <_svfiprintf_r+0x32>
 800c468:	2140      	movs	r1, #64	; 0x40
 800c46a:	f7ff ff21 	bl	800c2b0 <_malloc_r>
 800c46e:	6028      	str	r0, [r5, #0]
 800c470:	6128      	str	r0, [r5, #16]
 800c472:	b920      	cbnz	r0, 800c47e <_svfiprintf_r+0x2e>
 800c474:	230c      	movs	r3, #12
 800c476:	603b      	str	r3, [r7, #0]
 800c478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c47c:	e0d1      	b.n	800c622 <_svfiprintf_r+0x1d2>
 800c47e:	2340      	movs	r3, #64	; 0x40
 800c480:	616b      	str	r3, [r5, #20]
 800c482:	2300      	movs	r3, #0
 800c484:	9309      	str	r3, [sp, #36]	; 0x24
 800c486:	2320      	movs	r3, #32
 800c488:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c48c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c490:	2330      	movs	r3, #48	; 0x30
 800c492:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c63c <_svfiprintf_r+0x1ec>
 800c496:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c49a:	f04f 0901 	mov.w	r9, #1
 800c49e:	4623      	mov	r3, r4
 800c4a0:	469a      	mov	sl, r3
 800c4a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4a6:	b10a      	cbz	r2, 800c4ac <_svfiprintf_r+0x5c>
 800c4a8:	2a25      	cmp	r2, #37	; 0x25
 800c4aa:	d1f9      	bne.n	800c4a0 <_svfiprintf_r+0x50>
 800c4ac:	ebba 0b04 	subs.w	fp, sl, r4
 800c4b0:	d00b      	beq.n	800c4ca <_svfiprintf_r+0x7a>
 800c4b2:	465b      	mov	r3, fp
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	4629      	mov	r1, r5
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	f7ff ff6d 	bl	800c398 <__ssputs_r>
 800c4be:	3001      	adds	r0, #1
 800c4c0:	f000 80aa 	beq.w	800c618 <_svfiprintf_r+0x1c8>
 800c4c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4c6:	445a      	add	r2, fp
 800c4c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c4ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	f000 80a2 	beq.w	800c618 <_svfiprintf_r+0x1c8>
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c4da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4de:	f10a 0a01 	add.w	sl, sl, #1
 800c4e2:	9304      	str	r3, [sp, #16]
 800c4e4:	9307      	str	r3, [sp, #28]
 800c4e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4ea:	931a      	str	r3, [sp, #104]	; 0x68
 800c4ec:	4654      	mov	r4, sl
 800c4ee:	2205      	movs	r2, #5
 800c4f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4f4:	4851      	ldr	r0, [pc, #324]	; (800c63c <_svfiprintf_r+0x1ec>)
 800c4f6:	f7f3 feab 	bl	8000250 <memchr>
 800c4fa:	9a04      	ldr	r2, [sp, #16]
 800c4fc:	b9d8      	cbnz	r0, 800c536 <_svfiprintf_r+0xe6>
 800c4fe:	06d0      	lsls	r0, r2, #27
 800c500:	bf44      	itt	mi
 800c502:	2320      	movmi	r3, #32
 800c504:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c508:	0711      	lsls	r1, r2, #28
 800c50a:	bf44      	itt	mi
 800c50c:	232b      	movmi	r3, #43	; 0x2b
 800c50e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c512:	f89a 3000 	ldrb.w	r3, [sl]
 800c516:	2b2a      	cmp	r3, #42	; 0x2a
 800c518:	d015      	beq.n	800c546 <_svfiprintf_r+0xf6>
 800c51a:	9a07      	ldr	r2, [sp, #28]
 800c51c:	4654      	mov	r4, sl
 800c51e:	2000      	movs	r0, #0
 800c520:	f04f 0c0a 	mov.w	ip, #10
 800c524:	4621      	mov	r1, r4
 800c526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c52a:	3b30      	subs	r3, #48	; 0x30
 800c52c:	2b09      	cmp	r3, #9
 800c52e:	d94e      	bls.n	800c5ce <_svfiprintf_r+0x17e>
 800c530:	b1b0      	cbz	r0, 800c560 <_svfiprintf_r+0x110>
 800c532:	9207      	str	r2, [sp, #28]
 800c534:	e014      	b.n	800c560 <_svfiprintf_r+0x110>
 800c536:	eba0 0308 	sub.w	r3, r0, r8
 800c53a:	fa09 f303 	lsl.w	r3, r9, r3
 800c53e:	4313      	orrs	r3, r2
 800c540:	9304      	str	r3, [sp, #16]
 800c542:	46a2      	mov	sl, r4
 800c544:	e7d2      	b.n	800c4ec <_svfiprintf_r+0x9c>
 800c546:	9b03      	ldr	r3, [sp, #12]
 800c548:	1d19      	adds	r1, r3, #4
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	9103      	str	r1, [sp, #12]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	bfbb      	ittet	lt
 800c552:	425b      	neglt	r3, r3
 800c554:	f042 0202 	orrlt.w	r2, r2, #2
 800c558:	9307      	strge	r3, [sp, #28]
 800c55a:	9307      	strlt	r3, [sp, #28]
 800c55c:	bfb8      	it	lt
 800c55e:	9204      	strlt	r2, [sp, #16]
 800c560:	7823      	ldrb	r3, [r4, #0]
 800c562:	2b2e      	cmp	r3, #46	; 0x2e
 800c564:	d10c      	bne.n	800c580 <_svfiprintf_r+0x130>
 800c566:	7863      	ldrb	r3, [r4, #1]
 800c568:	2b2a      	cmp	r3, #42	; 0x2a
 800c56a:	d135      	bne.n	800c5d8 <_svfiprintf_r+0x188>
 800c56c:	9b03      	ldr	r3, [sp, #12]
 800c56e:	1d1a      	adds	r2, r3, #4
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	9203      	str	r2, [sp, #12]
 800c574:	2b00      	cmp	r3, #0
 800c576:	bfb8      	it	lt
 800c578:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c57c:	3402      	adds	r4, #2
 800c57e:	9305      	str	r3, [sp, #20]
 800c580:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c64c <_svfiprintf_r+0x1fc>
 800c584:	7821      	ldrb	r1, [r4, #0]
 800c586:	2203      	movs	r2, #3
 800c588:	4650      	mov	r0, sl
 800c58a:	f7f3 fe61 	bl	8000250 <memchr>
 800c58e:	b140      	cbz	r0, 800c5a2 <_svfiprintf_r+0x152>
 800c590:	2340      	movs	r3, #64	; 0x40
 800c592:	eba0 000a 	sub.w	r0, r0, sl
 800c596:	fa03 f000 	lsl.w	r0, r3, r0
 800c59a:	9b04      	ldr	r3, [sp, #16]
 800c59c:	4303      	orrs	r3, r0
 800c59e:	3401      	adds	r4, #1
 800c5a0:	9304      	str	r3, [sp, #16]
 800c5a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5a6:	4826      	ldr	r0, [pc, #152]	; (800c640 <_svfiprintf_r+0x1f0>)
 800c5a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c5ac:	2206      	movs	r2, #6
 800c5ae:	f7f3 fe4f 	bl	8000250 <memchr>
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	d038      	beq.n	800c628 <_svfiprintf_r+0x1d8>
 800c5b6:	4b23      	ldr	r3, [pc, #140]	; (800c644 <_svfiprintf_r+0x1f4>)
 800c5b8:	bb1b      	cbnz	r3, 800c602 <_svfiprintf_r+0x1b2>
 800c5ba:	9b03      	ldr	r3, [sp, #12]
 800c5bc:	3307      	adds	r3, #7
 800c5be:	f023 0307 	bic.w	r3, r3, #7
 800c5c2:	3308      	adds	r3, #8
 800c5c4:	9303      	str	r3, [sp, #12]
 800c5c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5c8:	4433      	add	r3, r6
 800c5ca:	9309      	str	r3, [sp, #36]	; 0x24
 800c5cc:	e767      	b.n	800c49e <_svfiprintf_r+0x4e>
 800c5ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5d2:	460c      	mov	r4, r1
 800c5d4:	2001      	movs	r0, #1
 800c5d6:	e7a5      	b.n	800c524 <_svfiprintf_r+0xd4>
 800c5d8:	2300      	movs	r3, #0
 800c5da:	3401      	adds	r4, #1
 800c5dc:	9305      	str	r3, [sp, #20]
 800c5de:	4619      	mov	r1, r3
 800c5e0:	f04f 0c0a 	mov.w	ip, #10
 800c5e4:	4620      	mov	r0, r4
 800c5e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5ea:	3a30      	subs	r2, #48	; 0x30
 800c5ec:	2a09      	cmp	r2, #9
 800c5ee:	d903      	bls.n	800c5f8 <_svfiprintf_r+0x1a8>
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d0c5      	beq.n	800c580 <_svfiprintf_r+0x130>
 800c5f4:	9105      	str	r1, [sp, #20]
 800c5f6:	e7c3      	b.n	800c580 <_svfiprintf_r+0x130>
 800c5f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	2301      	movs	r3, #1
 800c600:	e7f0      	b.n	800c5e4 <_svfiprintf_r+0x194>
 800c602:	ab03      	add	r3, sp, #12
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	462a      	mov	r2, r5
 800c608:	4b0f      	ldr	r3, [pc, #60]	; (800c648 <_svfiprintf_r+0x1f8>)
 800c60a:	a904      	add	r1, sp, #16
 800c60c:	4638      	mov	r0, r7
 800c60e:	f7fd fb49 	bl	8009ca4 <_printf_float>
 800c612:	1c42      	adds	r2, r0, #1
 800c614:	4606      	mov	r6, r0
 800c616:	d1d6      	bne.n	800c5c6 <_svfiprintf_r+0x176>
 800c618:	89ab      	ldrh	r3, [r5, #12]
 800c61a:	065b      	lsls	r3, r3, #25
 800c61c:	f53f af2c 	bmi.w	800c478 <_svfiprintf_r+0x28>
 800c620:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c622:	b01d      	add	sp, #116	; 0x74
 800c624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c628:	ab03      	add	r3, sp, #12
 800c62a:	9300      	str	r3, [sp, #0]
 800c62c:	462a      	mov	r2, r5
 800c62e:	4b06      	ldr	r3, [pc, #24]	; (800c648 <_svfiprintf_r+0x1f8>)
 800c630:	a904      	add	r1, sp, #16
 800c632:	4638      	mov	r0, r7
 800c634:	f7fd fdda 	bl	800a1ec <_printf_i>
 800c638:	e7eb      	b.n	800c612 <_svfiprintf_r+0x1c2>
 800c63a:	bf00      	nop
 800c63c:	0800d204 	.word	0x0800d204
 800c640:	0800d20e 	.word	0x0800d20e
 800c644:	08009ca5 	.word	0x08009ca5
 800c648:	0800c399 	.word	0x0800c399
 800c64c:	0800d20a 	.word	0x0800d20a

0800c650 <__sfputc_r>:
 800c650:	6893      	ldr	r3, [r2, #8]
 800c652:	3b01      	subs	r3, #1
 800c654:	2b00      	cmp	r3, #0
 800c656:	b410      	push	{r4}
 800c658:	6093      	str	r3, [r2, #8]
 800c65a:	da08      	bge.n	800c66e <__sfputc_r+0x1e>
 800c65c:	6994      	ldr	r4, [r2, #24]
 800c65e:	42a3      	cmp	r3, r4
 800c660:	db01      	blt.n	800c666 <__sfputc_r+0x16>
 800c662:	290a      	cmp	r1, #10
 800c664:	d103      	bne.n	800c66e <__sfputc_r+0x1e>
 800c666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c66a:	f7fe b877 	b.w	800a75c <__swbuf_r>
 800c66e:	6813      	ldr	r3, [r2, #0]
 800c670:	1c58      	adds	r0, r3, #1
 800c672:	6010      	str	r0, [r2, #0]
 800c674:	7019      	strb	r1, [r3, #0]
 800c676:	4608      	mov	r0, r1
 800c678:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c67c:	4770      	bx	lr

0800c67e <__sfputs_r>:
 800c67e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c680:	4606      	mov	r6, r0
 800c682:	460f      	mov	r7, r1
 800c684:	4614      	mov	r4, r2
 800c686:	18d5      	adds	r5, r2, r3
 800c688:	42ac      	cmp	r4, r5
 800c68a:	d101      	bne.n	800c690 <__sfputs_r+0x12>
 800c68c:	2000      	movs	r0, #0
 800c68e:	e007      	b.n	800c6a0 <__sfputs_r+0x22>
 800c690:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c694:	463a      	mov	r2, r7
 800c696:	4630      	mov	r0, r6
 800c698:	f7ff ffda 	bl	800c650 <__sfputc_r>
 800c69c:	1c43      	adds	r3, r0, #1
 800c69e:	d1f3      	bne.n	800c688 <__sfputs_r+0xa>
 800c6a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c6a4 <_vfiprintf_r>:
 800c6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a8:	460d      	mov	r5, r1
 800c6aa:	b09d      	sub	sp, #116	; 0x74
 800c6ac:	4614      	mov	r4, r2
 800c6ae:	4698      	mov	r8, r3
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	b118      	cbz	r0, 800c6bc <_vfiprintf_r+0x18>
 800c6b4:	6983      	ldr	r3, [r0, #24]
 800c6b6:	b90b      	cbnz	r3, 800c6bc <_vfiprintf_r+0x18>
 800c6b8:	f7ff f8c2 	bl	800b840 <__sinit>
 800c6bc:	4b89      	ldr	r3, [pc, #548]	; (800c8e4 <_vfiprintf_r+0x240>)
 800c6be:	429d      	cmp	r5, r3
 800c6c0:	d11b      	bne.n	800c6fa <_vfiprintf_r+0x56>
 800c6c2:	6875      	ldr	r5, [r6, #4]
 800c6c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6c6:	07d9      	lsls	r1, r3, #31
 800c6c8:	d405      	bmi.n	800c6d6 <_vfiprintf_r+0x32>
 800c6ca:	89ab      	ldrh	r3, [r5, #12]
 800c6cc:	059a      	lsls	r2, r3, #22
 800c6ce:	d402      	bmi.n	800c6d6 <_vfiprintf_r+0x32>
 800c6d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6d2:	f7ff f96a 	bl	800b9aa <__retarget_lock_acquire_recursive>
 800c6d6:	89ab      	ldrh	r3, [r5, #12]
 800c6d8:	071b      	lsls	r3, r3, #28
 800c6da:	d501      	bpl.n	800c6e0 <_vfiprintf_r+0x3c>
 800c6dc:	692b      	ldr	r3, [r5, #16]
 800c6de:	b9eb      	cbnz	r3, 800c71c <_vfiprintf_r+0x78>
 800c6e0:	4629      	mov	r1, r5
 800c6e2:	4630      	mov	r0, r6
 800c6e4:	f7fe f88c 	bl	800a800 <__swsetup_r>
 800c6e8:	b1c0      	cbz	r0, 800c71c <_vfiprintf_r+0x78>
 800c6ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6ec:	07dc      	lsls	r4, r3, #31
 800c6ee:	d50e      	bpl.n	800c70e <_vfiprintf_r+0x6a>
 800c6f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6f4:	b01d      	add	sp, #116	; 0x74
 800c6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fa:	4b7b      	ldr	r3, [pc, #492]	; (800c8e8 <_vfiprintf_r+0x244>)
 800c6fc:	429d      	cmp	r5, r3
 800c6fe:	d101      	bne.n	800c704 <_vfiprintf_r+0x60>
 800c700:	68b5      	ldr	r5, [r6, #8]
 800c702:	e7df      	b.n	800c6c4 <_vfiprintf_r+0x20>
 800c704:	4b79      	ldr	r3, [pc, #484]	; (800c8ec <_vfiprintf_r+0x248>)
 800c706:	429d      	cmp	r5, r3
 800c708:	bf08      	it	eq
 800c70a:	68f5      	ldreq	r5, [r6, #12]
 800c70c:	e7da      	b.n	800c6c4 <_vfiprintf_r+0x20>
 800c70e:	89ab      	ldrh	r3, [r5, #12]
 800c710:	0598      	lsls	r0, r3, #22
 800c712:	d4ed      	bmi.n	800c6f0 <_vfiprintf_r+0x4c>
 800c714:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c716:	f7ff f949 	bl	800b9ac <__retarget_lock_release_recursive>
 800c71a:	e7e9      	b.n	800c6f0 <_vfiprintf_r+0x4c>
 800c71c:	2300      	movs	r3, #0
 800c71e:	9309      	str	r3, [sp, #36]	; 0x24
 800c720:	2320      	movs	r3, #32
 800c722:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c726:	f8cd 800c 	str.w	r8, [sp, #12]
 800c72a:	2330      	movs	r3, #48	; 0x30
 800c72c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c8f0 <_vfiprintf_r+0x24c>
 800c730:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c734:	f04f 0901 	mov.w	r9, #1
 800c738:	4623      	mov	r3, r4
 800c73a:	469a      	mov	sl, r3
 800c73c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c740:	b10a      	cbz	r2, 800c746 <_vfiprintf_r+0xa2>
 800c742:	2a25      	cmp	r2, #37	; 0x25
 800c744:	d1f9      	bne.n	800c73a <_vfiprintf_r+0x96>
 800c746:	ebba 0b04 	subs.w	fp, sl, r4
 800c74a:	d00b      	beq.n	800c764 <_vfiprintf_r+0xc0>
 800c74c:	465b      	mov	r3, fp
 800c74e:	4622      	mov	r2, r4
 800c750:	4629      	mov	r1, r5
 800c752:	4630      	mov	r0, r6
 800c754:	f7ff ff93 	bl	800c67e <__sfputs_r>
 800c758:	3001      	adds	r0, #1
 800c75a:	f000 80aa 	beq.w	800c8b2 <_vfiprintf_r+0x20e>
 800c75e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c760:	445a      	add	r2, fp
 800c762:	9209      	str	r2, [sp, #36]	; 0x24
 800c764:	f89a 3000 	ldrb.w	r3, [sl]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f000 80a2 	beq.w	800c8b2 <_vfiprintf_r+0x20e>
 800c76e:	2300      	movs	r3, #0
 800c770:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c778:	f10a 0a01 	add.w	sl, sl, #1
 800c77c:	9304      	str	r3, [sp, #16]
 800c77e:	9307      	str	r3, [sp, #28]
 800c780:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c784:	931a      	str	r3, [sp, #104]	; 0x68
 800c786:	4654      	mov	r4, sl
 800c788:	2205      	movs	r2, #5
 800c78a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c78e:	4858      	ldr	r0, [pc, #352]	; (800c8f0 <_vfiprintf_r+0x24c>)
 800c790:	f7f3 fd5e 	bl	8000250 <memchr>
 800c794:	9a04      	ldr	r2, [sp, #16]
 800c796:	b9d8      	cbnz	r0, 800c7d0 <_vfiprintf_r+0x12c>
 800c798:	06d1      	lsls	r1, r2, #27
 800c79a:	bf44      	itt	mi
 800c79c:	2320      	movmi	r3, #32
 800c79e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7a2:	0713      	lsls	r3, r2, #28
 800c7a4:	bf44      	itt	mi
 800c7a6:	232b      	movmi	r3, #43	; 0x2b
 800c7a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800c7b0:	2b2a      	cmp	r3, #42	; 0x2a
 800c7b2:	d015      	beq.n	800c7e0 <_vfiprintf_r+0x13c>
 800c7b4:	9a07      	ldr	r2, [sp, #28]
 800c7b6:	4654      	mov	r4, sl
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	f04f 0c0a 	mov.w	ip, #10
 800c7be:	4621      	mov	r1, r4
 800c7c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7c4:	3b30      	subs	r3, #48	; 0x30
 800c7c6:	2b09      	cmp	r3, #9
 800c7c8:	d94e      	bls.n	800c868 <_vfiprintf_r+0x1c4>
 800c7ca:	b1b0      	cbz	r0, 800c7fa <_vfiprintf_r+0x156>
 800c7cc:	9207      	str	r2, [sp, #28]
 800c7ce:	e014      	b.n	800c7fa <_vfiprintf_r+0x156>
 800c7d0:	eba0 0308 	sub.w	r3, r0, r8
 800c7d4:	fa09 f303 	lsl.w	r3, r9, r3
 800c7d8:	4313      	orrs	r3, r2
 800c7da:	9304      	str	r3, [sp, #16]
 800c7dc:	46a2      	mov	sl, r4
 800c7de:	e7d2      	b.n	800c786 <_vfiprintf_r+0xe2>
 800c7e0:	9b03      	ldr	r3, [sp, #12]
 800c7e2:	1d19      	adds	r1, r3, #4
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	9103      	str	r1, [sp, #12]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	bfbb      	ittet	lt
 800c7ec:	425b      	neglt	r3, r3
 800c7ee:	f042 0202 	orrlt.w	r2, r2, #2
 800c7f2:	9307      	strge	r3, [sp, #28]
 800c7f4:	9307      	strlt	r3, [sp, #28]
 800c7f6:	bfb8      	it	lt
 800c7f8:	9204      	strlt	r2, [sp, #16]
 800c7fa:	7823      	ldrb	r3, [r4, #0]
 800c7fc:	2b2e      	cmp	r3, #46	; 0x2e
 800c7fe:	d10c      	bne.n	800c81a <_vfiprintf_r+0x176>
 800c800:	7863      	ldrb	r3, [r4, #1]
 800c802:	2b2a      	cmp	r3, #42	; 0x2a
 800c804:	d135      	bne.n	800c872 <_vfiprintf_r+0x1ce>
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	1d1a      	adds	r2, r3, #4
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	9203      	str	r2, [sp, #12]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	bfb8      	it	lt
 800c812:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c816:	3402      	adds	r4, #2
 800c818:	9305      	str	r3, [sp, #20]
 800c81a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c900 <_vfiprintf_r+0x25c>
 800c81e:	7821      	ldrb	r1, [r4, #0]
 800c820:	2203      	movs	r2, #3
 800c822:	4650      	mov	r0, sl
 800c824:	f7f3 fd14 	bl	8000250 <memchr>
 800c828:	b140      	cbz	r0, 800c83c <_vfiprintf_r+0x198>
 800c82a:	2340      	movs	r3, #64	; 0x40
 800c82c:	eba0 000a 	sub.w	r0, r0, sl
 800c830:	fa03 f000 	lsl.w	r0, r3, r0
 800c834:	9b04      	ldr	r3, [sp, #16]
 800c836:	4303      	orrs	r3, r0
 800c838:	3401      	adds	r4, #1
 800c83a:	9304      	str	r3, [sp, #16]
 800c83c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c840:	482c      	ldr	r0, [pc, #176]	; (800c8f4 <_vfiprintf_r+0x250>)
 800c842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c846:	2206      	movs	r2, #6
 800c848:	f7f3 fd02 	bl	8000250 <memchr>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d03f      	beq.n	800c8d0 <_vfiprintf_r+0x22c>
 800c850:	4b29      	ldr	r3, [pc, #164]	; (800c8f8 <_vfiprintf_r+0x254>)
 800c852:	bb1b      	cbnz	r3, 800c89c <_vfiprintf_r+0x1f8>
 800c854:	9b03      	ldr	r3, [sp, #12]
 800c856:	3307      	adds	r3, #7
 800c858:	f023 0307 	bic.w	r3, r3, #7
 800c85c:	3308      	adds	r3, #8
 800c85e:	9303      	str	r3, [sp, #12]
 800c860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c862:	443b      	add	r3, r7
 800c864:	9309      	str	r3, [sp, #36]	; 0x24
 800c866:	e767      	b.n	800c738 <_vfiprintf_r+0x94>
 800c868:	fb0c 3202 	mla	r2, ip, r2, r3
 800c86c:	460c      	mov	r4, r1
 800c86e:	2001      	movs	r0, #1
 800c870:	e7a5      	b.n	800c7be <_vfiprintf_r+0x11a>
 800c872:	2300      	movs	r3, #0
 800c874:	3401      	adds	r4, #1
 800c876:	9305      	str	r3, [sp, #20]
 800c878:	4619      	mov	r1, r3
 800c87a:	f04f 0c0a 	mov.w	ip, #10
 800c87e:	4620      	mov	r0, r4
 800c880:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c884:	3a30      	subs	r2, #48	; 0x30
 800c886:	2a09      	cmp	r2, #9
 800c888:	d903      	bls.n	800c892 <_vfiprintf_r+0x1ee>
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d0c5      	beq.n	800c81a <_vfiprintf_r+0x176>
 800c88e:	9105      	str	r1, [sp, #20]
 800c890:	e7c3      	b.n	800c81a <_vfiprintf_r+0x176>
 800c892:	fb0c 2101 	mla	r1, ip, r1, r2
 800c896:	4604      	mov	r4, r0
 800c898:	2301      	movs	r3, #1
 800c89a:	e7f0      	b.n	800c87e <_vfiprintf_r+0x1da>
 800c89c:	ab03      	add	r3, sp, #12
 800c89e:	9300      	str	r3, [sp, #0]
 800c8a0:	462a      	mov	r2, r5
 800c8a2:	4b16      	ldr	r3, [pc, #88]	; (800c8fc <_vfiprintf_r+0x258>)
 800c8a4:	a904      	add	r1, sp, #16
 800c8a6:	4630      	mov	r0, r6
 800c8a8:	f7fd f9fc 	bl	8009ca4 <_printf_float>
 800c8ac:	4607      	mov	r7, r0
 800c8ae:	1c78      	adds	r0, r7, #1
 800c8b0:	d1d6      	bne.n	800c860 <_vfiprintf_r+0x1bc>
 800c8b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8b4:	07d9      	lsls	r1, r3, #31
 800c8b6:	d405      	bmi.n	800c8c4 <_vfiprintf_r+0x220>
 800c8b8:	89ab      	ldrh	r3, [r5, #12]
 800c8ba:	059a      	lsls	r2, r3, #22
 800c8bc:	d402      	bmi.n	800c8c4 <_vfiprintf_r+0x220>
 800c8be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8c0:	f7ff f874 	bl	800b9ac <__retarget_lock_release_recursive>
 800c8c4:	89ab      	ldrh	r3, [r5, #12]
 800c8c6:	065b      	lsls	r3, r3, #25
 800c8c8:	f53f af12 	bmi.w	800c6f0 <_vfiprintf_r+0x4c>
 800c8cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8ce:	e711      	b.n	800c6f4 <_vfiprintf_r+0x50>
 800c8d0:	ab03      	add	r3, sp, #12
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	462a      	mov	r2, r5
 800c8d6:	4b09      	ldr	r3, [pc, #36]	; (800c8fc <_vfiprintf_r+0x258>)
 800c8d8:	a904      	add	r1, sp, #16
 800c8da:	4630      	mov	r0, r6
 800c8dc:	f7fd fc86 	bl	800a1ec <_printf_i>
 800c8e0:	e7e4      	b.n	800c8ac <_vfiprintf_r+0x208>
 800c8e2:	bf00      	nop
 800c8e4:	0800d06c 	.word	0x0800d06c
 800c8e8:	0800d08c 	.word	0x0800d08c
 800c8ec:	0800d04c 	.word	0x0800d04c
 800c8f0:	0800d204 	.word	0x0800d204
 800c8f4:	0800d20e 	.word	0x0800d20e
 800c8f8:	08009ca5 	.word	0x08009ca5
 800c8fc:	0800c67f 	.word	0x0800c67f
 800c900:	0800d20a 	.word	0x0800d20a

0800c904 <_sbrk_r>:
 800c904:	b538      	push	{r3, r4, r5, lr}
 800c906:	4d06      	ldr	r5, [pc, #24]	; (800c920 <_sbrk_r+0x1c>)
 800c908:	2300      	movs	r3, #0
 800c90a:	4604      	mov	r4, r0
 800c90c:	4608      	mov	r0, r1
 800c90e:	602b      	str	r3, [r5, #0]
 800c910:	f7f5 fd66 	bl	80023e0 <_sbrk>
 800c914:	1c43      	adds	r3, r0, #1
 800c916:	d102      	bne.n	800c91e <_sbrk_r+0x1a>
 800c918:	682b      	ldr	r3, [r5, #0]
 800c91a:	b103      	cbz	r3, 800c91e <_sbrk_r+0x1a>
 800c91c:	6023      	str	r3, [r4, #0]
 800c91e:	bd38      	pop	{r3, r4, r5, pc}
 800c920:	200006b0 	.word	0x200006b0

0800c924 <__sread>:
 800c924:	b510      	push	{r4, lr}
 800c926:	460c      	mov	r4, r1
 800c928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c92c:	f000 f904 	bl	800cb38 <_read_r>
 800c930:	2800      	cmp	r0, #0
 800c932:	bfab      	itete	ge
 800c934:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c936:	89a3      	ldrhlt	r3, [r4, #12]
 800c938:	181b      	addge	r3, r3, r0
 800c93a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c93e:	bfac      	ite	ge
 800c940:	6563      	strge	r3, [r4, #84]	; 0x54
 800c942:	81a3      	strhlt	r3, [r4, #12]
 800c944:	bd10      	pop	{r4, pc}

0800c946 <__swrite>:
 800c946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c94a:	461f      	mov	r7, r3
 800c94c:	898b      	ldrh	r3, [r1, #12]
 800c94e:	05db      	lsls	r3, r3, #23
 800c950:	4605      	mov	r5, r0
 800c952:	460c      	mov	r4, r1
 800c954:	4616      	mov	r6, r2
 800c956:	d505      	bpl.n	800c964 <__swrite+0x1e>
 800c958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c95c:	2302      	movs	r3, #2
 800c95e:	2200      	movs	r2, #0
 800c960:	f000 f870 	bl	800ca44 <_lseek_r>
 800c964:	89a3      	ldrh	r3, [r4, #12]
 800c966:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c96a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c96e:	81a3      	strh	r3, [r4, #12]
 800c970:	4632      	mov	r2, r6
 800c972:	463b      	mov	r3, r7
 800c974:	4628      	mov	r0, r5
 800c976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c97a:	f000 b817 	b.w	800c9ac <_write_r>

0800c97e <__sseek>:
 800c97e:	b510      	push	{r4, lr}
 800c980:	460c      	mov	r4, r1
 800c982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c986:	f000 f85d 	bl	800ca44 <_lseek_r>
 800c98a:	1c43      	adds	r3, r0, #1
 800c98c:	89a3      	ldrh	r3, [r4, #12]
 800c98e:	bf15      	itete	ne
 800c990:	6560      	strne	r0, [r4, #84]	; 0x54
 800c992:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c996:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c99a:	81a3      	strheq	r3, [r4, #12]
 800c99c:	bf18      	it	ne
 800c99e:	81a3      	strhne	r3, [r4, #12]
 800c9a0:	bd10      	pop	{r4, pc}

0800c9a2 <__sclose>:
 800c9a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9a6:	f000 b81b 	b.w	800c9e0 <_close_r>
	...

0800c9ac <_write_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4d07      	ldr	r5, [pc, #28]	; (800c9cc <_write_r+0x20>)
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	4608      	mov	r0, r1
 800c9b4:	4611      	mov	r1, r2
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	602a      	str	r2, [r5, #0]
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	f7f5 fcbf 	bl	800233e <_write>
 800c9c0:	1c43      	adds	r3, r0, #1
 800c9c2:	d102      	bne.n	800c9ca <_write_r+0x1e>
 800c9c4:	682b      	ldr	r3, [r5, #0]
 800c9c6:	b103      	cbz	r3, 800c9ca <_write_r+0x1e>
 800c9c8:	6023      	str	r3, [r4, #0]
 800c9ca:	bd38      	pop	{r3, r4, r5, pc}
 800c9cc:	200006b0 	.word	0x200006b0

0800c9d0 <abort>:
 800c9d0:	b508      	push	{r3, lr}
 800c9d2:	2006      	movs	r0, #6
 800c9d4:	f000 f8ea 	bl	800cbac <raise>
 800c9d8:	2001      	movs	r0, #1
 800c9da:	f7f5 fc89 	bl	80022f0 <_exit>
	...

0800c9e0 <_close_r>:
 800c9e0:	b538      	push	{r3, r4, r5, lr}
 800c9e2:	4d06      	ldr	r5, [pc, #24]	; (800c9fc <_close_r+0x1c>)
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	4608      	mov	r0, r1
 800c9ea:	602b      	str	r3, [r5, #0]
 800c9ec:	f7f5 fcc3 	bl	8002376 <_close>
 800c9f0:	1c43      	adds	r3, r0, #1
 800c9f2:	d102      	bne.n	800c9fa <_close_r+0x1a>
 800c9f4:	682b      	ldr	r3, [r5, #0]
 800c9f6:	b103      	cbz	r3, 800c9fa <_close_r+0x1a>
 800c9f8:	6023      	str	r3, [r4, #0]
 800c9fa:	bd38      	pop	{r3, r4, r5, pc}
 800c9fc:	200006b0 	.word	0x200006b0

0800ca00 <_fstat_r>:
 800ca00:	b538      	push	{r3, r4, r5, lr}
 800ca02:	4d07      	ldr	r5, [pc, #28]	; (800ca20 <_fstat_r+0x20>)
 800ca04:	2300      	movs	r3, #0
 800ca06:	4604      	mov	r4, r0
 800ca08:	4608      	mov	r0, r1
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	602b      	str	r3, [r5, #0]
 800ca0e:	f7f5 fcbe 	bl	800238e <_fstat>
 800ca12:	1c43      	adds	r3, r0, #1
 800ca14:	d102      	bne.n	800ca1c <_fstat_r+0x1c>
 800ca16:	682b      	ldr	r3, [r5, #0]
 800ca18:	b103      	cbz	r3, 800ca1c <_fstat_r+0x1c>
 800ca1a:	6023      	str	r3, [r4, #0]
 800ca1c:	bd38      	pop	{r3, r4, r5, pc}
 800ca1e:	bf00      	nop
 800ca20:	200006b0 	.word	0x200006b0

0800ca24 <_isatty_r>:
 800ca24:	b538      	push	{r3, r4, r5, lr}
 800ca26:	4d06      	ldr	r5, [pc, #24]	; (800ca40 <_isatty_r+0x1c>)
 800ca28:	2300      	movs	r3, #0
 800ca2a:	4604      	mov	r4, r0
 800ca2c:	4608      	mov	r0, r1
 800ca2e:	602b      	str	r3, [r5, #0]
 800ca30:	f7f5 fcbd 	bl	80023ae <_isatty>
 800ca34:	1c43      	adds	r3, r0, #1
 800ca36:	d102      	bne.n	800ca3e <_isatty_r+0x1a>
 800ca38:	682b      	ldr	r3, [r5, #0]
 800ca3a:	b103      	cbz	r3, 800ca3e <_isatty_r+0x1a>
 800ca3c:	6023      	str	r3, [r4, #0]
 800ca3e:	bd38      	pop	{r3, r4, r5, pc}
 800ca40:	200006b0 	.word	0x200006b0

0800ca44 <_lseek_r>:
 800ca44:	b538      	push	{r3, r4, r5, lr}
 800ca46:	4d07      	ldr	r5, [pc, #28]	; (800ca64 <_lseek_r+0x20>)
 800ca48:	4604      	mov	r4, r0
 800ca4a:	4608      	mov	r0, r1
 800ca4c:	4611      	mov	r1, r2
 800ca4e:	2200      	movs	r2, #0
 800ca50:	602a      	str	r2, [r5, #0]
 800ca52:	461a      	mov	r2, r3
 800ca54:	f7f5 fcb6 	bl	80023c4 <_lseek>
 800ca58:	1c43      	adds	r3, r0, #1
 800ca5a:	d102      	bne.n	800ca62 <_lseek_r+0x1e>
 800ca5c:	682b      	ldr	r3, [r5, #0]
 800ca5e:	b103      	cbz	r3, 800ca62 <_lseek_r+0x1e>
 800ca60:	6023      	str	r3, [r4, #0]
 800ca62:	bd38      	pop	{r3, r4, r5, pc}
 800ca64:	200006b0 	.word	0x200006b0

0800ca68 <__ascii_mbtowc>:
 800ca68:	b082      	sub	sp, #8
 800ca6a:	b901      	cbnz	r1, 800ca6e <__ascii_mbtowc+0x6>
 800ca6c:	a901      	add	r1, sp, #4
 800ca6e:	b142      	cbz	r2, 800ca82 <__ascii_mbtowc+0x1a>
 800ca70:	b14b      	cbz	r3, 800ca86 <__ascii_mbtowc+0x1e>
 800ca72:	7813      	ldrb	r3, [r2, #0]
 800ca74:	600b      	str	r3, [r1, #0]
 800ca76:	7812      	ldrb	r2, [r2, #0]
 800ca78:	1e10      	subs	r0, r2, #0
 800ca7a:	bf18      	it	ne
 800ca7c:	2001      	movne	r0, #1
 800ca7e:	b002      	add	sp, #8
 800ca80:	4770      	bx	lr
 800ca82:	4610      	mov	r0, r2
 800ca84:	e7fb      	b.n	800ca7e <__ascii_mbtowc+0x16>
 800ca86:	f06f 0001 	mvn.w	r0, #1
 800ca8a:	e7f8      	b.n	800ca7e <__ascii_mbtowc+0x16>

0800ca8c <memmove>:
 800ca8c:	4288      	cmp	r0, r1
 800ca8e:	b510      	push	{r4, lr}
 800ca90:	eb01 0402 	add.w	r4, r1, r2
 800ca94:	d902      	bls.n	800ca9c <memmove+0x10>
 800ca96:	4284      	cmp	r4, r0
 800ca98:	4623      	mov	r3, r4
 800ca9a:	d807      	bhi.n	800caac <memmove+0x20>
 800ca9c:	1e43      	subs	r3, r0, #1
 800ca9e:	42a1      	cmp	r1, r4
 800caa0:	d008      	beq.n	800cab4 <memmove+0x28>
 800caa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800caa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800caaa:	e7f8      	b.n	800ca9e <memmove+0x12>
 800caac:	4402      	add	r2, r0
 800caae:	4601      	mov	r1, r0
 800cab0:	428a      	cmp	r2, r1
 800cab2:	d100      	bne.n	800cab6 <memmove+0x2a>
 800cab4:	bd10      	pop	{r4, pc}
 800cab6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800caba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cabe:	e7f7      	b.n	800cab0 <memmove+0x24>

0800cac0 <__malloc_lock>:
 800cac0:	4801      	ldr	r0, [pc, #4]	; (800cac8 <__malloc_lock+0x8>)
 800cac2:	f7fe bf72 	b.w	800b9aa <__retarget_lock_acquire_recursive>
 800cac6:	bf00      	nop
 800cac8:	200006a4 	.word	0x200006a4

0800cacc <__malloc_unlock>:
 800cacc:	4801      	ldr	r0, [pc, #4]	; (800cad4 <__malloc_unlock+0x8>)
 800cace:	f7fe bf6d 	b.w	800b9ac <__retarget_lock_release_recursive>
 800cad2:	bf00      	nop
 800cad4:	200006a4 	.word	0x200006a4

0800cad8 <_realloc_r>:
 800cad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cadc:	4680      	mov	r8, r0
 800cade:	4614      	mov	r4, r2
 800cae0:	460e      	mov	r6, r1
 800cae2:	b921      	cbnz	r1, 800caee <_realloc_r+0x16>
 800cae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cae8:	4611      	mov	r1, r2
 800caea:	f7ff bbe1 	b.w	800c2b0 <_malloc_r>
 800caee:	b92a      	cbnz	r2, 800cafc <_realloc_r+0x24>
 800caf0:	f7ff fb72 	bl	800c1d8 <_free_r>
 800caf4:	4625      	mov	r5, r4
 800caf6:	4628      	mov	r0, r5
 800caf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cafc:	f000 f87f 	bl	800cbfe <_malloc_usable_size_r>
 800cb00:	4284      	cmp	r4, r0
 800cb02:	4607      	mov	r7, r0
 800cb04:	d802      	bhi.n	800cb0c <_realloc_r+0x34>
 800cb06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cb0a:	d812      	bhi.n	800cb32 <_realloc_r+0x5a>
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	4640      	mov	r0, r8
 800cb10:	f7ff fbce 	bl	800c2b0 <_malloc_r>
 800cb14:	4605      	mov	r5, r0
 800cb16:	2800      	cmp	r0, #0
 800cb18:	d0ed      	beq.n	800caf6 <_realloc_r+0x1e>
 800cb1a:	42bc      	cmp	r4, r7
 800cb1c:	4622      	mov	r2, r4
 800cb1e:	4631      	mov	r1, r6
 800cb20:	bf28      	it	cs
 800cb22:	463a      	movcs	r2, r7
 800cb24:	f7fe ffb0 	bl	800ba88 <memcpy>
 800cb28:	4631      	mov	r1, r6
 800cb2a:	4640      	mov	r0, r8
 800cb2c:	f7ff fb54 	bl	800c1d8 <_free_r>
 800cb30:	e7e1      	b.n	800caf6 <_realloc_r+0x1e>
 800cb32:	4635      	mov	r5, r6
 800cb34:	e7df      	b.n	800caf6 <_realloc_r+0x1e>
	...

0800cb38 <_read_r>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	4d07      	ldr	r5, [pc, #28]	; (800cb58 <_read_r+0x20>)
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	4608      	mov	r0, r1
 800cb40:	4611      	mov	r1, r2
 800cb42:	2200      	movs	r2, #0
 800cb44:	602a      	str	r2, [r5, #0]
 800cb46:	461a      	mov	r2, r3
 800cb48:	f7f5 fbdc 	bl	8002304 <_read>
 800cb4c:	1c43      	adds	r3, r0, #1
 800cb4e:	d102      	bne.n	800cb56 <_read_r+0x1e>
 800cb50:	682b      	ldr	r3, [r5, #0]
 800cb52:	b103      	cbz	r3, 800cb56 <_read_r+0x1e>
 800cb54:	6023      	str	r3, [r4, #0]
 800cb56:	bd38      	pop	{r3, r4, r5, pc}
 800cb58:	200006b0 	.word	0x200006b0

0800cb5c <_raise_r>:
 800cb5c:	291f      	cmp	r1, #31
 800cb5e:	b538      	push	{r3, r4, r5, lr}
 800cb60:	4604      	mov	r4, r0
 800cb62:	460d      	mov	r5, r1
 800cb64:	d904      	bls.n	800cb70 <_raise_r+0x14>
 800cb66:	2316      	movs	r3, #22
 800cb68:	6003      	str	r3, [r0, #0]
 800cb6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb6e:	bd38      	pop	{r3, r4, r5, pc}
 800cb70:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cb72:	b112      	cbz	r2, 800cb7a <_raise_r+0x1e>
 800cb74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb78:	b94b      	cbnz	r3, 800cb8e <_raise_r+0x32>
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	f000 f830 	bl	800cbe0 <_getpid_r>
 800cb80:	462a      	mov	r2, r5
 800cb82:	4601      	mov	r1, r0
 800cb84:	4620      	mov	r0, r4
 800cb86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb8a:	f000 b817 	b.w	800cbbc <_kill_r>
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d00a      	beq.n	800cba8 <_raise_r+0x4c>
 800cb92:	1c59      	adds	r1, r3, #1
 800cb94:	d103      	bne.n	800cb9e <_raise_r+0x42>
 800cb96:	2316      	movs	r3, #22
 800cb98:	6003      	str	r3, [r0, #0]
 800cb9a:	2001      	movs	r0, #1
 800cb9c:	e7e7      	b.n	800cb6e <_raise_r+0x12>
 800cb9e:	2400      	movs	r4, #0
 800cba0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cba4:	4628      	mov	r0, r5
 800cba6:	4798      	blx	r3
 800cba8:	2000      	movs	r0, #0
 800cbaa:	e7e0      	b.n	800cb6e <_raise_r+0x12>

0800cbac <raise>:
 800cbac:	4b02      	ldr	r3, [pc, #8]	; (800cbb8 <raise+0xc>)
 800cbae:	4601      	mov	r1, r0
 800cbb0:	6818      	ldr	r0, [r3, #0]
 800cbb2:	f7ff bfd3 	b.w	800cb5c <_raise_r>
 800cbb6:	bf00      	nop
 800cbb8:	2000015c 	.word	0x2000015c

0800cbbc <_kill_r>:
 800cbbc:	b538      	push	{r3, r4, r5, lr}
 800cbbe:	4d07      	ldr	r5, [pc, #28]	; (800cbdc <_kill_r+0x20>)
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	4604      	mov	r4, r0
 800cbc4:	4608      	mov	r0, r1
 800cbc6:	4611      	mov	r1, r2
 800cbc8:	602b      	str	r3, [r5, #0]
 800cbca:	f7f5 fb81 	bl	80022d0 <_kill>
 800cbce:	1c43      	adds	r3, r0, #1
 800cbd0:	d102      	bne.n	800cbd8 <_kill_r+0x1c>
 800cbd2:	682b      	ldr	r3, [r5, #0]
 800cbd4:	b103      	cbz	r3, 800cbd8 <_kill_r+0x1c>
 800cbd6:	6023      	str	r3, [r4, #0]
 800cbd8:	bd38      	pop	{r3, r4, r5, pc}
 800cbda:	bf00      	nop
 800cbdc:	200006b0 	.word	0x200006b0

0800cbe0 <_getpid_r>:
 800cbe0:	f7f5 bb6e 	b.w	80022c0 <_getpid>

0800cbe4 <__ascii_wctomb>:
 800cbe4:	b149      	cbz	r1, 800cbfa <__ascii_wctomb+0x16>
 800cbe6:	2aff      	cmp	r2, #255	; 0xff
 800cbe8:	bf85      	ittet	hi
 800cbea:	238a      	movhi	r3, #138	; 0x8a
 800cbec:	6003      	strhi	r3, [r0, #0]
 800cbee:	700a      	strbls	r2, [r1, #0]
 800cbf0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cbf4:	bf98      	it	ls
 800cbf6:	2001      	movls	r0, #1
 800cbf8:	4770      	bx	lr
 800cbfa:	4608      	mov	r0, r1
 800cbfc:	4770      	bx	lr

0800cbfe <_malloc_usable_size_r>:
 800cbfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc02:	1f18      	subs	r0, r3, #4
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	bfbc      	itt	lt
 800cc08:	580b      	ldrlt	r3, [r1, r0]
 800cc0a:	18c0      	addlt	r0, r0, r3
 800cc0c:	4770      	bx	lr
	...

0800cc10 <_init>:
 800cc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc12:	bf00      	nop
 800cc14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc16:	bc08      	pop	{r3}
 800cc18:	469e      	mov	lr, r3
 800cc1a:	4770      	bx	lr

0800cc1c <_fini>:
 800cc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc1e:	bf00      	nop
 800cc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc22:	bc08      	pop	{r3}
 800cc24:	469e      	mov	lr, r3
 800cc26:	4770      	bx	lr
