
---------- Begin Simulation Statistics ----------
final_tick                                 8849071250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    383                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560160                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17823.23                       # Real time elapsed on the host
host_tick_rate                                 297626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6830623                       # Number of instructions simulated
sim_ops                                       7005216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005305                       # Number of seconds simulated
sim_ticks                                  5304666250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.847208                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181918                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               189800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                328                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2631                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            190171                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3234                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              418                       # Number of indirect misses.
system.cpu.branchPred.lookups                  213668                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8408                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1292369                       # Number of instructions committed
system.cpu.committedOps                       1318395                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151837                       # CPI: cycles per instruction
system.cpu.discardedOps                          6442                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             717872                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57745                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343057                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1319684                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317275                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          4073336                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  899771     68.25%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                    609      0.05%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62511      4.74%     73.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                355504     26.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1318395                       # Class of committed instruction
system.cpu.quiesceCycles                      4414130                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2753652                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             118364                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          113                       # Transaction distribution
system.membus.trans_dist::WriteClean               63                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2150                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            84                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       313889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 639586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       146880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10204478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            475366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000896                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029922                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474940     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     426      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              475366                       # Request fanout histogram
system.membus.reqLayer6.occupancy           754587912                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5732750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6385109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1054250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4081605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          684498820                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11781000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103107000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    900769345                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182885                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182885    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182885                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    390698375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2668551674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    494176236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3162727910                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1482528708                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1396047866                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2878576574                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4151080381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1890224102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6041304484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       146880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       148032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       146880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       146880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2295                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2313                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27688830                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       217167                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27905997                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27688830                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27688830                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27688830                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       217167                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27905997                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2632704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41136                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1396047866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1882117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397929983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2123414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    494176236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496299649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2123414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1890224102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1882117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1894229632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549102250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           44                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           44                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41136                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2577                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3725646950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6763296950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32195.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58445.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.852570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.570497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.107588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          244      2.30%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          205      1.93%      6.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      1.02%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          117      1.10%      8.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.17%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          213      2.01%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      1.71%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9177     86.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           44                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2630.045455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1982.352501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.27%     11.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     31.82%     43.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      2.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            44                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           44                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     934.977273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    715.321484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.859955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      6.82%     15.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     84.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            44                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7406080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2632896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7415552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2632704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5304603750                       # Total gap between requests
system.mem_ctrls.avgGap                      33786.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1394286398.319592714310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1857986.824336026795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2340580.804683046415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 493995263.132718265057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6755740055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7556895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12090037875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  89587703875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58384.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48441.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68693397.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2187199.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3032354820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1985362430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10106015.567766                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2026321.172360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11974375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6090129000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2758942250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       611957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           611957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       611957                       # number of overall hits
system.cpu.icache.overall_hits::total          611957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2295                       # number of overall misses
system.cpu.icache.overall_misses::total          2295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100041875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100041875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100041875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100041875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       614252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       614252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       614252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       614252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003736                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003736                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003736                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003736                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43591.230937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43591.230937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43591.230937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43591.230937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2295                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96494125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96494125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96494125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96494125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42045.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42045.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                   2091                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       611957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          611957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100041875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100041875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       614252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       614252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43591.230937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43591.230937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96494125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96494125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42045.370370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.471497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              799471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2091                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            382.339072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.471497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1230799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1230799                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       102813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           102813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       102813                       # number of overall hits
system.cpu.dcache.overall_hits::total          102813                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          258                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            258                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          258                       # number of overall misses
system.cpu.dcache.overall_misses::total           258                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20834750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20834750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20834750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20834750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       103071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       103071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       103071                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       103071                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80754.844961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80754.844961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80754.844961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80754.844961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.dcache.writebacks::total               113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13376375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13376375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13376375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13376375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001688                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76875.718391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76875.718391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76875.718391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76875.718391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.249201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.249201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6613375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6613375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73481.944444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73481.944444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           84                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6024750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6024750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71723.214286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71723.214286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21609.890110                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21609.890110                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14221375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14221375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        39471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        39471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84651.041667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84651.041667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7351625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7351625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81684.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81684.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1628842875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1628842875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10396.515491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10396.515491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        40243                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        40243                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       116429                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       116429                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1581837162                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1581837162                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13586.281442                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13586.281442                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.485396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.829787                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.485396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1665834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1665834                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8849071250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8849221875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    383                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560160                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17823.42                       # Real time elapsed on the host
host_tick_rate                                 297632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6830632                       # Number of instructions simulated
sim_ops                                       7005231                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005305                       # Number of seconds simulated
sim_ticks                                  5304816875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.844200                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181919                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               189807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                329                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2633                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            190171                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3234                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              418                       # Number of indirect misses.
system.cpu.branchPred.lookups                  213677                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          371                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1292378                       # Number of instructions committed
system.cpu.committedOps                       1318410                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.152001                       # CPI: cycles per instruction
system.cpu.discardedOps                          6449                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             717893                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             57745                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343058                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1319877                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317259                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          4073577                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  899779     68.25%     68.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                    609      0.05%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  62517      4.74%     73.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                355504     26.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1318410                       # Class of committed instruction
system.cpu.quiesceCycles                      4414130                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2753700                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318087                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             118366                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::WriteClean               63                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2151                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            86                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       313895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 639592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       146880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30782                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10204670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            475368                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000896                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029922                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474942     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     426      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              475368                       # Request fanout histogram
system.membus.reqLayer6.occupancy           754597537                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5732750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6385109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1054250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4093105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          684498820                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11781000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1103107000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    900769345                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182885                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182885    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182885                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    390698375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2668475903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    494162204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3162638107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1482486613                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1396008227                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2878494840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4150962516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1890170431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6041132947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       146880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       148032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       146880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       146880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2295                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2313                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27688043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       217161                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27905205                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27688043                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27688043                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27688043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       217161                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27905205                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7415680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2632768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          177                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1396008227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1906192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397914419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2135418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    494162204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            496297622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2135418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1890170431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1906192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1894212041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549102250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           44                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           44                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41137                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2577                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3725646950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6763349450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32194.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58444.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    114                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.852570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.570497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.107588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          244      2.30%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          205      1.93%      6.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      1.02%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          117      1.10%      8.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          124      1.17%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          213      2.01%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      1.71%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9177     86.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           44                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2630.045455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1982.352501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.27%     11.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     31.82%     43.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      2.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            44                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           44                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     934.977273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    715.321484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    292.859955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      6.82%     15.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     84.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            44                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7406208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2632896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7415680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2632768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1396.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       496.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1397.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    496.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5304948125                       # Total gap between requests
system.mem_ctrls.avgGap                      33787.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1394246808.943805456161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1882063.082526293583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2340514.346218595747                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 493981236.628455698490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6755740055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7609395                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12090037875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  89587703875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58384.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48160.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68305298.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2187199.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3032354820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1985513055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10106015.567766                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2026321.172360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5607625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11974375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6090279625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2758942250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       611969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           611969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       611969                       # number of overall hits
system.cpu.icache.overall_hits::total          611969                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2295                       # number of overall misses
system.cpu.icache.overall_misses::total          2295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100041875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100041875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100041875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100041875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       614264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       614264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       614264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       614264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003736                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003736                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003736                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003736                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43591.230937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43591.230937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43591.230937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43591.230937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2295                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96494125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96494125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96494125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96494125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003736                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003736                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42045.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42045.370370                       # average overall mshr miss latency
system.cpu.icache.replacements                   2091                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       611969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          611969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100041875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100041875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       614264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       614264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003736                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43591.230937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43591.230937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96494125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96494125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42045.370370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42045.370370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.471711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2192036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            889.264097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.471711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1230823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1230823                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       102817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           102817                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       102817                       # number of overall hits
system.cpu.dcache.overall_hits::total          102817                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          260                       # number of overall misses
system.cpu.dcache.overall_misses::total           260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20955375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20955375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20955375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20955375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       103077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       103077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       103077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       103077                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80597.596154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80597.596154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80597.596154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80597.596154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13493750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13493750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13493750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13493750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5899500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001707                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001707                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76669.034091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76669.034091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76669.034091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76669.034091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2094.249201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2094.249201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           92                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            92                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6734000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73195.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73195.652174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6142125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6142125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71420.058140                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71420.058140                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21609.890110                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21609.890110                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14221375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14221375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        39471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        39471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84651.041667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84651.041667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7351625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7351625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81684.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81684.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1628842875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1628842875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10396.515491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10396.515491                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        40243                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        40243                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       116429                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       116429                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1581837162                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1581837162                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13586.281442                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13586.281442                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.483877                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               688                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.165698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.483877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1665860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1665860                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8849221875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
