{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769656740945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769656740951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 28 21:19:00 2026 " "Processing started: Wed Jan 28 21:19:00 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769656740951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656740951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minilab1a -c minilab1a " "Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1a -c minilab1a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656740951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769656741262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769656741263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab1a.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 minilab1a " "Found entity 1: minilab1a" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769656745325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656745325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769656745338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656745338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769656745350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656745350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab1a " "Elaborating entity \"minilab1a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769656745398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result minilab1a.v(64) " "Verilog HDL or VHDL warning at minilab1a.v(64): object \"result\" assigned a value but never read" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769656745399 "|minilab1a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1a.v(139) " "Verilog HDL assignment warning at minilab1a.v(139): truncated value with size 32 to match size of target (8)" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769656745400 "|minilab1a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1a.v(140) " "Verilog HDL assignment warning at minilab1a.v(140): truncated value with size 32 to match size of target (8)" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769656745400 "|minilab1a"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j minilab1a.v(123) " "Verilog HDL Always Construct warning at minilab1a.v(123): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769656745401 "|minilab1a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\]\[0\] minilab1a.v(123) " "Inferred latch for \"datain\[1\]\[0\]\" at minilab1a.v(123)" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656745402 "|minilab1a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_gen\[0\].input_fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\"" {  } { { "minilab1a.v" "fifo_gen\[0\].input_fifo" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769656745428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 fifo.sv(22) " "Verilog HDL assignment warning at fifo.sv(22): truncated value with size 3 to match size of target (1)" {  } { { "fifo.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769656745433 "|minilab1a|FIFO:fifo_gen[0].input_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(50) " "Verilog HDL assignment warning at fifo.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769656745433 "|minilab1a|FIFO:fifo_gen[0].input_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(53) " "Verilog HDL assignment warning at fifo.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769656745433 "|minilab1a|FIFO:fifo_gen[0].input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac\"" {  } { { "minilab1a.v" "mac" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769656745436 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FIFO:fifo_gen\[0\].input_fifo\|fifo_mem " "RAM logic \"FIFO:fifo_gen\[0\].input_fifo\|fifo_mem\" is uninferred due to inappropriate RAM size" {  } { { "fifo.sv" "fifo_mem" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1769656745627 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FIFO:fifo_gen\[1\].input_fifo\|fifo_mem " "RAM logic \"FIFO:fifo_gen\[1\].input_fifo\|fifo_mem\" is uninferred due to inappropriate RAM size" {  } { { "fifo.sv" "fifo_mem" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/fifo.sv" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1769656745627 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1769656745627 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MAC:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MAC:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656745651 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1769656745651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAC:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769656745694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"MAC:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769656745694 ""}  } { { "mac.sv" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/mac.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769656745694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769656745730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656745730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769656745872 "|minilab1a|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769656745872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769656745911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769656746348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769656746348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "minilab1a.v" "" { Text "E:/Other computers/My Laptop/programming/verilog/554/ECE554SP26_Minilabs/Minilab1A/temp_de10_lite/minilab1a.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769656746486 "|minilab1a|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769656746486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769656746487 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769656746487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769656746487 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1769656746487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769656746487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769656746529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 28 21:19:06 2026 " "Processing ended: Wed Jan 28 21:19:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769656746529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769656746529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769656746529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769656746529 ""}
