WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 272140 cumulative IPC: 3.675 (Simulation time: 00 hr 00 min 08 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 272140 cumulative IPC: 3.675 (Simulation time: 00 hr 00 min 08 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 17795448 cumulative IPC: 0.05619 (Simulation time: 00 hr 01 min 40 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 17795448 cumulative IPC: 0.05619 (Simulation time: 00 hr 01 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05619 instructions: 1000000 cycles: 17795448
CPU 0 Branch Prediction Accuracy: 87.81% MPKI: 35.48 Average ROB Occupancy at Mispredict: 22.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.529
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:     157363 HIT:      53765 MISS:     103598
LLC LOAD         ACCESS:     130831 HIT:      36159 MISS:      94672
LLC RFO          ACCESS:       1314 HIT:        387 MISS:        927
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15061 HIT:      15060 MISS:          1
LLC TRANSLATION  ACCESS:      10157 HIT:       2159 MISS:       7998
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 682.3 cycles
cpu0_DTLB TOTAL        ACCESS:     283860 HIT:      93069 MISS:     190791
cpu0_DTLB LOAD         ACCESS:     283860 HIT:      93069 MISS:     190791
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 51.36 cycles
cpu0_ITLB TOTAL        ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB LOAD         ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     327401 HIT:      73863 MISS:     253538
cpu0_L1D LOAD         ACCESS:     287703 HIT:      49313 MISS:     238390
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      24902 HIT:      22992 MISS:       1910
cpu0_L1D TRANSLATION  ACCESS:      14796 HIT:       1558 MISS:      13238
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 296.8 cycles
cpu0_L1I TOTAL        ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I LOAD         ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 198 cycles
cpu0_L2C TOTAL        ACCESS:     192663 HIT:      50364 MISS:     142299
cpu0_L2C LOAD         ACCESS:     162831 HIT:      32001 MISS:     130830
cpu0_L2C RFO          ACCESS:       1694 HIT:        380 MISS:       1314
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      14948 HIT:      14948 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      13190 HIT:       3035 MISS:      10155
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 517.5 cycles
cpu0_STLB TOTAL        ACCESS:     137805 HIT:     127180 MISS:      10625
cpu0_STLB LOAD         ACCESS:     137805 HIT:     127180 MISS:      10625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 843.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2618
  ROW_BUFFER_MISS:     100948
 AVG DBUS CONGESTED CYCLE: 3.967
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        505
  FULL:      22238
Heartbeat CPU 0 instructions: 160000000 cycles: 1035015601 heartbeat IPC: 0.06004 cumulative IPC: 0.05941 (Simulation time: 02 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 170000003 cycles: 1203849370 heartbeat IPC: 0.05923 cumulative IPC: 0.05939 (Simulation time: 02 hr 25 min 15 sec)
Heartbeat CPU 0 instructions: 180000000 cycles: 1373488020 heartbeat IPC: 0.05895 cumulative IPC: 0.05933 (Simulation time: 02 hr 39 min 20 sec)
Heartbeat CPU 0 instructions: 190000002 cycles: 1541796685 heartbeat IPC: 0.05941 cumulative IPC: 0.05934 (Simulation time: 02 hr 53 min 17 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1711434309 heartbeat IPC: 0.05895 cumulative IPC: 0.0593 (Simulation time: 03 hr 07 min 19 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 1686309771 cumulative IPC: 0.0593 (Simulation time: 03 hr 07 min 19 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 1686309771 cumulative IPC: 0.0593 (Simulation time: 03 hr 07 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.0593 instructions: 100000003 cycles: 1686309771
CPU 0 Branch Prediction Accuracy: 91.41% MPKI: 26.53 Average ROB Occupancy at Mispredict: 20.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0493
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   15186477 HIT:    5913814 MISS:    9272663
LLC LOAD         ACCESS:   14662861 HIT:    5625874 MISS:    9036987
LLC RFO          ACCESS:      12222 HIT:       3820 MISS:       8402
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     125423 HIT:     125417 MISS:          6
LLC TRANSLATION  ACCESS:     385971 HIT:     158703 MISS:     227268
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 673.3 cycles
cpu0_DTLB TOTAL        ACCESS:   27199783 HIT:    1438137 MISS:   25761646
cpu0_DTLB LOAD         ACCESS:   27199783 HIT:    1438137 MISS:   25761646
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.24 cycles
cpu0_ITLB TOTAL        ACCESS:          1 HIT:          1 MISS:          0
cpu0_ITLB LOAD         ACCESS:          1 HIT:          1 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   29591919 HIT:    1189140 MISS:   28402779
cpu0_L1D LOAD         ACCESS:   28916902 HIT:     959243 MISS:   27957659
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     235638 HIT:     218075 MISS:      17563
cpu0_L1D TRANSLATION  ACCESS:     439379 HIT:      11822 MISS:     427557
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 238 cycles
cpu0_L1I TOTAL        ACCESS:          1 HIT:          1 MISS:          0
cpu0_L1I LOAD         ACCESS:          1 HIT:          1 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   19783185 HIT:    4722130 MISS:   15061055
cpu0_L2C LOAD         ACCESS:   19205406 HIT:    4542545 MISS:   14662861
cpu0_L2C RFO          ACCESS:      15224 HIT:       3002 MISS:      12222
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     135266 HIT:     135265 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:     427289 HIT:      41318 MISS:     385971
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 435.1 cycles
cpu0_STLB TOTAL        ACCESS:   18660720 HIT:   18346885 MISS:     313835
cpu0_STLB LOAD         ACCESS:   18660720 HIT:   18346885 MISS:     313835
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 736 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      72722
  ROW_BUFFER_MISS:    9199662
 AVG DBUS CONGESTED CYCLE: 3.984
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       6881
  FULL:     106811
