// Seed: 4181589113
module module_0;
endmodule
module module_1 (
    input wand id_0
    , id_10,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output logic id_6,
    output wand id_7,
    input wire id_8
);
  initial
    #1 begin
      if (1) begin
        id_6 <= 1'b0;
      end
    end
  module_0();
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wand id_8,
    output wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wand id_13,
    input wand id_14,
    output supply0 id_15
    , id_24,
    input tri1 id_16,
    input wire id_17,
    output wand id_18,
    input tri1 id_19,
    input tri id_20,
    input uwire id_21,
    output wand id_22
);
  assign id_15 = 1;
  module_0();
endmodule
