/*
 * Copyright (c) 2025 Shan Pen <bricle031@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/h7rs/stm32h7r7X8.dtsi>
#include <st/h7/stm32h7r7l8hxh-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	model = "Ruiside Electronic ART-Pi2 board";
	compatible = "ruiside,art-pi2";

	chosen {
		zephyr,console = &uart4;
		zephyr,shell-uart = &uart4;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
	};

	psram: memory@90000000 {
		compatible = "zephyr,memory-region";
		reg = <0x90000000 DT_SIZE_M(32)>;
		zephyr,memory-region = "PSRAM";
		zephyr,memory-attr = <DT_MEM_ARM_MPU_RAM>;
	};

	leds: leds {
		compatible = "gpio-leds";

		red_led: led_1 {
			gpios = <&gpioo 1 GPIO_ACTIVE_HIGH>;
			label = "User LED1";
		};

		blue_led: led_2 {
			gpios = <&gpioo 5 GPIO_ACTIVE_LOW>;
			label = "User LED2";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";

		user_button: button_0 {
			label = "User";
			gpios = <&gpioc 13 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	aliases {
		led0 = &red_led;
		led1 = &blue_led;
		sw0 = &user_button;
		watchdog0 = &iwdg;
		die-temp0 = &die_temp;
		volt-sensor0 = &vref;
		volt-sensor1 = &vbat;
	};

	ext_memory: memory@70000000 {
		compatible = "zephyr,memory-region";
		reg = <0x70000000 DT_SIZE_M(64)>;
		zephyr,memory-region = "EXTMEM";
		/* The ATTR_MPU_EXTMEM attribut causing a MPU FAULT */
		zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_IO) )>;
	};
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Set the partitions with first MB to make use of the whole Bank1 */
		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(64)>;
		};
	};
};

&dtcm {
	reg = <0x20000000 DT_SIZE_K(64)>;
};

&clk_hsi48 {
	status = "okay";
};

&clk_hse {
	clock-frequency = <DT_FREQ_M(24)>;
	status = "okay";
};

&pll {
	div-m = <12>;
	mul-n = <250>;
	div-p = <2>;
	div-q = <2>;
	div-r = <2>;
	div-s = <2>;
	div-t = <2>;
	clocks = <&clk_hse>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(250)>;
	dcpre = <1>;
	hpre = <1>;
	ppre1 = <2>;
	ppre2 = <2>;
	ppre4 = <2>;
	ppre5 = <2>;
};

&uart4 {
	pinctrl-0 = <&uart4_tx_pd1 &uart4_rx_pd0>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&rng {
	status = "okay";
};

&iwdg {
	status = "okay";
};

&wwdg {
	status = "okay";
};

&vref {
	status = "okay";
};

&vbat {
	status = "okay";
};


&xspi1 {
	pinctrl-0 = <&xspim_p1_ncs1_po0 &xspim_p1_dqs0_po2
		     &xspim_p1_dqs1_po3 &xspim_p1_clk_po4
		     &xspim_p1_io0_pp0 &xspim_p1_io1_pp1 &xspim_p1_io2_pp2
		     &xspim_p1_io3_pp3 &xspim_p1_io4_pp4 &xspim_p1_io5_pp5
		     &xspim_p1_io6_pp6 &xspim_p1_io7_pp7 &xspim_p1_io8_pp8
		     &xspim_p1_io9_pp9 &xspim_p1_io10_pp10 &xspim_p1_io11_pp11
		     &xspim_p1_io12_pp12 &xspim_p1_io13_pp13 &xspim_p1_io14_pp14
		     &xspim_p1_io15_pp15>;

	pinctrl-names = "default";
	status = "okay";

	memc: aps256xxn-obr@0 {
		compatible = "st,stm32-xspi-psram";
		reg = <0>;
		size = <DT_SIZE_M(256)>; /* 256 Mbits */
		max-frequency = <DT_FREQ_M(200)>;
		fixed-latency;
		io-x16-mode;
		read-latency = <4>;
		write-latency = <1>;
		burst-length = <0>;
		status = "okay";
	};
};

&xspi2 {
	pinctrl-0 = <&xspim_p2_clk_pn6 &xspim_p2_ncs1_pn1
		     &xspim_p2_io0_pn2 &xspim_p2_io1_pn3
		     &xspim_p2_io2_pn4 &xspim_p2_io3_pn5
		     &xspim_p2_io4_pn8 &xspim_p2_io5_pn9
		     &xspim_p2_io6_pn10 &xspim_p2_io7_pn11
		     &xspim_p2_dqs0_pn0>;
	pinctrl-names = "default";
	status = "okay";

	mx66uw1g45: xspi-nor-flash@0 {
		compatible = "st,stm32-xspi-nor";
		reg = <0>;
		size = <DT_SIZE_M(64)>; /* 512 Mbits */
		ospi-max-frequency = <DT_FREQ_M(5)>;
		spi-bus-width = <XSPI_OCTO_MODE>;
		data-rate = <XSPI_DTR_TRANSFER>;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			slot0_partition: partition@0 {
				label = "image-0";
				reg = <0x00000000 DT_SIZE_K(512)>;
			};

			slot1_partition: partition@80000 {
				label = "image-1";
				reg = <0x0080000 DT_SIZE_K(512)>;
			};

			scratch_partition: partition@100000 {
				label = "image-scratch";
				reg = <0x00100000 DT_SIZE_K(64)>;
			};

			storage_partition: partition@110000 {
				label = "storage";
				reg = <0x00110000 DT_SIZE_K(64)>;
			};
		};
	};
};