$date
	Mon Feb 16 19:23:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priority_encoder_4to2_tb $end
$var wire 2 ! Y [1:0] $end
$var wire 1 " V $end
$var reg 4 # D [3:0] $end
$scope module uut $end
$var wire 4 $ D [3:0] $end
$var wire 1 " V $end
$var reg 2 % Y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
1"
b1 #
b1 $
#20000
b1 !
b1 %
b10 #
b10 $
#30000
b10 !
b10 %
b100 #
b100 $
#40000
b11 !
b11 %
b1000 #
b1000 $
#50000
b1111 #
b1111 $
#80000
b10 !
b10 %
b100 #
b100 $
#90000
b0 !
b0 %
b1 #
b1 $
#100000
b11 !
b11 %
b1001 #
b1001 $
#110000
b1 !
b1 %
b11 #
b11 $
#120000
b11 !
b11 %
b1101 #
b1101 $
#140000
b10 !
b10 %
b101 #
b101 $
#150000
b1 !
b1 %
b10 #
b10 $
#160000
b0 !
b0 %
b1 #
b1 $
#170000
b11 !
b11 %
b1101 #
b1101 $
#180000
b10 !
b10 %
b110 #
b110 $
#190000
b11 !
b11 %
b1101 #
b1101 $
#210000
b1100 #
b1100 $
#220000
b1001 #
b1001 $
#230000
b10 !
b10 %
b110 #
b110 $
#240000
b101 #
b101 $
#250000
b11 !
b11 %
b1010 #
b1010 $
#260000
b10 !
b10 %
b101 #
b101 $
#270000
b111 #
b111 $
#300000
