{
  "sha": "e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZTdkOGYxZGE3MTE2Y2Q3ZDBmZjBiN2MzNjMyNDBkODZlMTY0ZmQ3ZQ==",
  "commit": {
    "author": {
      "name": "Tom Tromey",
      "email": "tom@tromey.com",
      "date": "2021-04-23T01:51:54Z"
    },
    "committer": {
      "name": "Tom Tromey",
      "email": "tom@tromey.com",
      "date": "2021-04-23T01:51:55Z"
    },
    "message": "Remove and modernize dependencies in sim\n\nSome spots in the sim build used manual dependencies, and some spots\ndid a compilation by hand but did not use the automatic dependency\ntracking code.  This patch fixes these spots.\n\nI didn't touch ppc, because it doesn't use the common Makefile code.\nI also didn't touch objects that are for the build machine, because\nautomatic dependencies don't work for those.\n\nsim/arm/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (armemu26.o, armemu32.o): Use COMPILE and\n\tPOSTCOMPILE.\n\nsim/bpf/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (arch.o, cpu.o, sim-if.o, traps.o): Remove.\n\t(mloop-le.o, mloop-be.o, decode-le.o, decode-be.o, sim-le.o)\n\t(sim-be.o): Use COMPILE and POSTCOMPILE.\n\t(SIM_EXTRA_DEPS): Add eng-le.h, eng-be.h.\n\nsim/cr16/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n\t(simops.o): Remove.\n\nsim/cris/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (sim-if.o, dv-cris.o, dv-rv.o, arch.o, traps.o)\n\t(devices.o, crisv10f.o, mloopv10f.o, cpuv10.o, decodev10.o)\n\t(modelv10.o, crisv32f.o, mloopv32f.o, cpuv32.o, decodev32.o)\n\t(modelv32.o): Remove.\n\t(SIM_EXTRA_DEPS): Add engv10.h.\n\nsim/d10v/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n\t(simops.o): Remove.\n\nsim/frv/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (arch.o, devices.o, frv.o, traps.o, pipeline.o)\n\t(interrupts.o, memory.o, cache.o, options.o, reset.o)\n\t(registers.o, profile.o, profile-fr400.o, profile-fr450.o)\n\t(profile-fr500.o, profile-fr550.o, sim-if.o, mloop.o, cpu.o)\n\t(decode.o, sem.o, model.o): Remove.\n\t(SIM_EXTRA_DEPS): Add eng.h.\n\nsim/iq2000/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (sim-if.o): Remove.\n\t(arch.o): Use COMPILE and POSTCOMPILE.\n\t(devices.o, iq2000.o, mloop.o, cpu.o, decode.o, sem.o, model.o):\n\tRemove.\n\t(SIM_EXTRA_DEPS): Add eng.h.\n\nsim/lm32/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (arch.o, traps.o, sim-if.o, lm32.o, mloop.o)\n\t(cpu.o, decode.o, sem.o, model.o): Remove.\n\t(SIM_EXTRA_DEPS): Add eng.h.\n\nsim/m32r/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (sim-if.o, arch.o, traps.o, traps-linux.o)\n\t(devices.o, m32r.o, mloop.o, cpu.o, decode.o, sem.o, model.o)\n\t(m32rx.o, mloopx.o, cpux.o, decodex.o, semx.o, modelx.o)\n\t(m32r2.o, mloop2.o, cpu2.o, decode2.o, sem2.o, model2.o): Remove.\n\t(SIM_EXTRA_DEPS): Add eng.h, engx.h, eng2.h.\n\nsim/m68hc11/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (interp.o): Remove.\n\nsim/mips/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (interp.o, m16run.o, micromipsrun.o, multi-run.o):\n\tRemove.\n\t(SIM_EXTRA_DEPS): New variable.\n\nsim/mn10300/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (interp.o): Remove.\n\t(idecode.o op_utils.o semantics.o): Remove.\n\nsim/or1k/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (mloop.o, arch.o, cpu.o, decode.o, sem.o)\n\t(sem-switch.o, model.o): Remove.\n\nsim/rl78/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (err.o, fpu.o, gdb-if.o, load.o, main.o, mem.o)\n\t(reg.o, rl78.o): Remove.\n\nsim/rx/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (err.o, fpu.o, gdb-if.o, load.o, main.o, mem.o)\n\t(misc.o, reg.o, rx.o, syscalls.o, trace.o): Remove.\n\nsim/sh/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n\t(interp.o): Remove.\n\nsim/v850/ChangeLog\n2021-04-22  Tom Tromey  <tom@tromey.com>\n\n\t* Makefile.in (interp.o, simops.o, semantics.o): Remove.",
    "tree": {
      "sha": "e8ba2329312e35214877aacd89fcd01fbd43a153",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/e8ba2329312e35214877aacd89fcd01fbd43a153"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/comments",
  "author": {
    "login": "tromey",
    "id": 1557670,
    "node_id": "MDQ6VXNlcjE1NTc2NzA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1557670?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/tromey",
    "html_url": "https://github.com/tromey",
    "followers_url": "https://api.github.com/users/tromey/followers",
    "following_url": "https://api.github.com/users/tromey/following{/other_user}",
    "gists_url": "https://api.github.com/users/tromey/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/tromey/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/tromey/subscriptions",
    "organizations_url": "https://api.github.com/users/tromey/orgs",
    "repos_url": "https://api.github.com/users/tromey/repos",
    "events_url": "https://api.github.com/users/tromey/events{/privacy}",
    "received_events_url": "https://api.github.com/users/tromey/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "tromey",
    "id": 1557670,
    "node_id": "MDQ6VXNlcjE1NTc2NzA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1557670?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/tromey",
    "html_url": "https://github.com/tromey",
    "followers_url": "https://api.github.com/users/tromey/followers",
    "following_url": "https://api.github.com/users/tromey/following{/other_user}",
    "gists_url": "https://api.github.com/users/tromey/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/tromey/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/tromey/subscriptions",
    "organizations_url": "https://api.github.com/users/tromey/orgs",
    "repos_url": "https://api.github.com/users/tromey/repos",
    "events_url": "https://api.github.com/users/tromey/events{/privacy}",
    "received_events_url": "https://api.github.com/users/tromey/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "efd82ac7cb6af0b85efd6f105bae8923b913583d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/efd82ac7cb6af0b85efd6f105bae8923b913583d",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/efd82ac7cb6af0b85efd6f105bae8923b913583d"
    }
  ],
  "stats": {
    "total": 332,
    "additions": 139,
    "deletions": 193
  },
  "files": [
    {
      "sha": "a607c356b676540496ba19825ba7829c16f8f3eb",
      "filename": "sim/arm/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/arm/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/arm/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/arm/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (armemu26.o, armemu32.o): Use COMPILE and\n+\tPOSTCOMPILE.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "29166952ce16c547cc2538d283a2fa56463287b7",
      "filename": "sim/arm/Makefile.in",
      "status": "modified",
      "additions": 6,
      "deletions": 4,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/arm/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/arm/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/arm/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -29,8 +29,10 @@ SIM_OBJS = \\\n \n ## COMMON_POST_CONFIG_FRAG\n \n-armemu26.o: armemu.c armdefs.h armemu.h\n-\t$(CC) -c $(srcdir)/armemu.c -o armemu26.o $(ALL_CFLAGS)\n+armemu26.o: armemu.c\n+\t$(COMPILE) $(srcdir)/armemu.c\n+\t$(POSTCOMPILE)\n \n-armemu32.o: armemu.c armdefs.h armemu.h\n-\t$(CC) -c $(srcdir)/armemu.c -o armemu32.o -DMODE32 $(ALL_CFLAGS)\n+armemu32.o: armemu.c\n+\t$(COMPILE) -DMODE32 $(srcdir)/armemu.c\n+\t$(POSTCOMPILE)"
    },
    {
      "sha": "47fb5a796bd6765f59288eac437a6be6d1e9ff85",
      "filename": "sim/bpf/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/bpf/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/bpf/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/bpf/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,10 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (arch.o, cpu.o, sim-if.o, traps.o): Remove.\n+\t(mloop-le.o, mloop-be.o, decode-le.o, decode-be.o, sim-le.o)\n+\t(sim-be.o): Use COMPILE and POSTCOMPILE.\n+\t(SIM_EXTRA_DEPS): Add eng-le.h, eng-be.h.\n+\n 2021-04-21  Mike Frysinger  <vapier@gentoo.org>\n \n \t* aclocal.m4: Regenerate."
    },
    {
      "sha": "abc89fec3903049bc7073bb6c3be0653da10f584",
      "filename": "sim/bpf/Makefile.in",
      "status": "modified",
      "additions": 16,
      "deletions": 22,
      "changes": 38,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/bpf/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/bpf/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/bpf/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -35,6 +35,7 @@ SIM_EXTRA_DEPS = \\\n \t$(CGEN_INCLUDE_DEPS) \\\n \tarch.h \\\n \tbpf-sim.h \\\n+\teng-le.h eng-be.h \\\n \t$(srcdir)/../../opcodes/bpf-desc.h \\\n \t$(srcdir)/../../opcodes/bpf-opc.h\n \n@@ -60,33 +61,26 @@ BPF_INCLUDE_DEPS = \\\n \n # Dependencies for binaries from CGEN generated source\n \n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-cpu.o: cpu.c $(BPF_INCLUDE_DEPS)\n-decode-le.o: decode-le.c $(BPF_INCLUDE_DEPS)\n-decode-be.o: decode-be.c $(BPF_INCLUDE_DEPS)\n-\n-sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h eng.h\n-\t$(COMPILE) $<\n+mloop-le.o: mloop-le.c\n+\t$(COMPILE) -DWANT_ISA_EBPFLE mloop-le.c\n \t$(POSTCOMPILE)\n-\n-traps.o: traps.c $(SIM_MAIN_DEPS) eng.h\n-\t$(COMPILE) $<\n+mloop-be.o: mloop-be.c\n+\t$(COMPILE) -DWANT_ISA_EBPFBE mloop-be.c\n \t$(POSTCOMPILE)\n \n-mloop-le.o: mloop-le.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c mloop-le.c $(ALL_CFLAGS) -DWANT_ISA_EBPFLE\n-mloop-be.o: mloop-be.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c mloop-be.c $(ALL_CFLAGS) -DWANT_ISA_EBPFBE\n-\n-decode-le.o: decode-le.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c $(srcdir)/decode-le.c $(ALL_CFLAGS) -DWANT_ISA_EBPFLE\n+decode-le.o: decode-le.c\n+\t$(COMPILE) -DWANT_ISA_EBPFLE $(srcdir)/decode-le.c\n+\t$(POSTCOMPILE)\n decode-be.o: decode-be.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c $(srcdir)/decode-be.c $(ALL_CFLAGS) -DWANT_ISA_EBPFBE\n+\t$(COMPILE) -DWANT_ISA_EBPFBE $(srcdir)/decode-be.c\n+\t$(POSTCOMPILE)\n \n-sem-le.o: sem-le.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c $(srcdir)/sem-le.c $(ALL_CFLAGS) -DWANT_ISA_EBPFLE\n-sem-be.o: sem-be.c $(BPF_INCLUDE_DEPS)\n-\t$(CC) -c $(srcdir)/sem-be.c $(ALL_CFLAGS) -DWANT_ISA_EBPFBE\n+sem-le.o: sem-le.c\n+\t$(COMPILE) -DWANT_ISA_EBPFLE $(srcdir)/sem-le.c\n+\t$(POSTCOMPILE)\n+sem-be.o: sem-be.c\n+\t$(COMPILE) -DWANT_ISA_EBPFBE $(srcdir)/sem-be.c\n+\t$(POSTCOMPILE)\n \n arch = bpf\n "
    },
    {
      "sha": "0fe6add678059366a0ef53997e407530865d30fe",
      "filename": "sim/cr16/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cr16/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cr16/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/cr16/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n+\t(simops.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "8cfe3ea3b2642dee9401d88b631ea2d1f41aac8e",
      "filename": "sim/cr16/Makefile.in",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cr16/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cr16/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/cr16/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -25,6 +25,8 @@ SIM_OBJS = \\\n \tsimops.o\n SIM_EXTRA_CLEAN = clean-extra\n \n+SIM_EXTRA_DEPS = simops.h\n+\n INCLUDE = cr16_sim.h $(srcroot)/include/gdb/callback.h targ-vals.h \\\n \t$(srcroot)/include/gdb/sim-cr16.h\n \n@@ -33,8 +35,6 @@ NL_TARGET = -DNL_TARGET_cr16\n \n ## COMMON_POST_CONFIG_FRAG\n \n-simops.o: simops.h\n-\n simops.h: gencode\n \t./gencode -h >$@\n "
    },
    {
      "sha": "bcebb8f5fec6ef061d2ad6ac1f36b209630ea1bc",
      "filename": "sim/cris/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cris/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cris/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/cris/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,11 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (sim-if.o, dv-cris.o, dv-rv.o, arch.o, traps.o)\n+\t(devices.o, crisv10f.o, mloopv10f.o, cpuv10.o, decodev10.o)\n+\t(modelv10.o, crisv32f.o, mloopv32f.o, cpuv32.o, decodev32.o)\n+\t(modelv32.o): Remove.\n+\t(SIM_EXTRA_DEPS): Add engv10.h.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "87c1efe46821a3a349942c442ae40684bb9531fb",
      "filename": "sim/cris/Makefile.in",
      "status": "modified",
      "additions": 1,
      "deletions": 28,
      "changes": 29,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cris/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/cris/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/cris/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -36,7 +36,7 @@ SIM_OBJS = \\\n # FIXME: $(srccom)/cgen-ops.h should be in CGEN_INCLUDE_DEPS.\n SIM_EXTRA_DEPS = \\\n \t$(CGEN_INCLUDE_DEPS) $(srccom)/cgen-ops.h \\\n-\tarch.h cpuall.h cris-sim.h cris-desc.h\n+\tarch.h cpuall.h cris-sim.h cris-desc.h engv10.h\n \n SIM_EXTRA_CLEAN = cris-clean\n \n@@ -47,19 +47,6 @@ NL_TARGET = -DNL_TARGET_cris\n \n arch = cris\n \n-sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(sim-core_h) $(sim-options_h)\n-\n-# Needs CPU-specific knowledge.\n-dv-cris.o: dv-cris.c $(SIM_MAIN_DEPS) $(sim-core_h)\n-\n-# This is the same rule as dv-core.o etc.\n-dv-rv.o: dv-rv.c $(hw_main_headers) $(sim_main_headers)\n-\n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-\n-traps.o: traps.c targ-vals.h $(SIM_MAIN_DEPS) $(sim-options_h)\n-devices.o: devices.c $(SIM_MAIN_DEPS)\n-\n # rvdummy is just used for testing.  It does nothing if\n # --enable-sim-hardware isn't active.\n \n@@ -78,8 +65,6 @@ CRISV10F_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpuv10.h decodev10.h engv10.h\n \n-crisv10f.o: crisv10f.c cris-tmpl.c $(CRISV10F_INCLUDE_DEPS)\n-\n # FIXME: What is mono and what does \"Use of `mono' is wip\" mean (other\n # than the apparent; some \"mono\" feature is work in progress)?\n mloopv10f.c engv10.h: stamp-v10fmloop\n@@ -90,20 +75,13 @@ stamp-v10fmloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin engv10.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloopv10f.c\n \ttouch stamp-v10fmloop\n-mloopv10f.o: mloopv10f.c semcrisv10f-switch.c $(CRISV10F_INCLUDE_DEPS)\n-\n-cpuv10.o: cpuv10.c $(CRISV10F_INCLUDE_DEPS)\n-decodev10.o: decodev10.c $(CRISV10F_INCLUDE_DEPS)\n-modelv10.o: modelv10.c $(CRISV10F_INCLUDE_DEPS)\n \n # CRISV32 objs\n \n CRISV32F_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpuv32.h decodev32.h engv32.h\n \n-crisv32f.o: crisv32f.c cris-tmpl.c $(CRISV32F_INCLUDE_DEPS)\n-\n # FIXME: What is mono and what does \"Use of `mono' is wip\" mean (other\n # than the apparent; some \"mono\" feature is work in progress)?\n mloopv32f.c engv32.h: stamp-v32fmloop\n@@ -116,11 +94,6 @@ stamp-v32fmloop: stamp-v10fmloop $(srcdir)/../common/genmloop.sh mloop.in Makefi\n \t$(SHELL) $(srcroot)/move-if-change eng.hin engv32.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloopv32f.c\n \ttouch stamp-v32fmloop\n-mloopv32f.o: mloopv32f.c semcrisv32f-switch.c $(CRISV32F_INCLUDE_DEPS)\n-\n-cpuv32.o: cpuv32.c $(CRISV32F_INCLUDE_DEPS)\n-decodev32.o: decodev32.c $(CRISV32F_INCLUDE_DEPS)\n-modelv32.o: modelv32.c $(CRISV32F_INCLUDE_DEPS)\n \n cris-clean:\n \tfor v in 10 32; do \\"
    },
    {
      "sha": "1860b6b3a8f787d4223810f926a5da77f9a1ae9e",
      "filename": "sim/d10v/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/d10v/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/d10v/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/d10v/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n+\t(simops.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "13b902dec5d809932f30bc1c8b2d616b452f2763",
      "filename": "sim/d10v/Makefile.in",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/d10v/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/d10v/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/d10v/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -26,6 +26,8 @@ SIM_OBJS = \\\n \tendian.o\n SIM_EXTRA_CLEAN = clean-extra\n \n+SIM_EXTRA_DEPS = simops.h\n+\n INCLUDE = d10v_sim.h $(srcroot)/include/gdb/callback.h targ-vals.h endian.c \\\n \t$(srcroot)/include/gdb/sim-d10v.h\n \n@@ -34,8 +36,6 @@ NL_TARGET = -DNL_TARGET_d10v\n \n ## COMMON_POST_CONFIG_FRAG\n \n-simops.o: simops.h\n-\n simops.h: gencode\n \t./gencode -h >$@\n "
    },
    {
      "sha": "1e1a1b1b73b3a776cce2875b21b4c85ac6c5a6b1",
      "filename": "sim/frv/ChangeLog",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/frv/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/frv/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/frv/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,12 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (arch.o, devices.o, frv.o, traps.o, pipeline.o)\n+\t(interrupts.o, memory.o, cache.o, options.o, reset.o)\n+\t(registers.o, profile.o, profile-fr400.o, profile-fr450.o)\n+\t(profile-fr500.o, profile-fr550.o, sim-if.o, mloop.o, cpu.o)\n+\t(decode.o, sem.o, model.o): Remove.\n+\t(SIM_EXTRA_DEPS): Add eng.h.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "87599614020467f152d6676998211d623e2bbf33",
      "filename": "sim/frv/Makefile.in",
      "status": "modified",
      "additions": 1,
      "deletions": 28,
      "changes": 29,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/frv/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/frv/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/frv/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -33,7 +33,7 @@ SIM_OBJS = \\\n SIM_EXTRA_DEPS = \\\n \t$(CGEN_INCLUDE_DEPS) \\\n \tarch.h cpuall.h frv-sim.h $(srcdir)/../../opcodes/frv-desc.h cache.h \\\n-\tregisters.h profile.h \\\n+\tregisters.h profile.h eng.h \\\n \t$(sim-options_h)\n \n SIM_EXTRA_CFLAGS = @sim_trapdump@\n@@ -47,34 +47,13 @@ NL_TARGET = -DNL_TARGET_frv\n \n arch = frv\n \n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-\n-devices.o: devices.c $(SIM_MAIN_DEPS)\n-\n # FRV objs\n \n FRVBF_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \t$(SIM_EXTRA_DEPS) \\\n \tcpu.h decode.h eng.h\n \n-frv.o: frv.c $(FRVBF_INCLUDE_DEPS)\n-traps.o: traps.c $(FRVBF_INCLUDE_DEPS)\n-pipeline.o: pipeline.c $(FRVBF_INCLUDE_DEPS)\n-interrupts.o: interrupts.c $(FRVBF_INCLUDE_DEPS)\n-memory.o: memory.c $(FRVBF_INCLUDE_DEPS)\n-cache.o: cache.c $(FRVBF_INCLUDE_DEPS)\n-options.o: options.c $(FRVBF_INCLUDE_DEPS)\n-reset.o: reset.c $(FRVBF_INCLUDE_DEPS)\n-registers.o: registers.c $(FRVBF_INCLUDE_DEPS)\n-profile.o: profile.c profile-fr400.h profile-fr500.h profile-fr550.h $(FRVBF_INCLUDE_DEPS)\n-profile-fr400.o: profile-fr400.c profile-fr400.h $(FRVBF_INCLUDE_DEPS)\n-profile-fr450.o: profile-fr450.c $(FRVBF_INCLUDE_DEPS)\n-profile-fr500.o: profile-fr500.c profile-fr500.h $(FRVBF_INCLUDE_DEPS)\n-profile-fr550.o: profile-fr550.c profile-fr550.h $(FRVBF_INCLUDE_DEPS)\n-sim-if.o: sim-if.c $(FRVBF_INCLUDE_DEPS) $(srcdir)/../common/sim-core.h eng.h\n-\n-\n # FIXME: Use of `mono' is wip.\n mloop.c eng.h: stamp-mloop\n stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n@@ -84,12 +63,6 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n \ttouch stamp-mloop\n-mloop.o: mloop.c $(FRVBF_INCLUDE_DEPS)\n-\n-cpu.o: cpu.c $(FRVBF_INCLUDE_DEPS)\n-decode.o: decode.c $(FRVBF_INCLUDE_DEPS)\n-sem.o: sem.c $(FRVBF_INCLUDE_DEPS)\n-model.o: model.c $(FRVBF_INCLUDE_DEPS)\n \n frv-clean:\n \trm -f mloop.c eng.h stamp-mloop"
    },
    {
      "sha": "0327bf7d2d054348ab95cf90fc9d3f7762179caa",
      "filename": "sim/iq2000/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/iq2000/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/iq2000/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/iq2000/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,11 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (sim-if.o): Remove.\n+\t(arch.o): Use COMPILE and POSTCOMPILE.\n+\t(devices.o, iq2000.o, mloop.o, cpu.o, decode.o, sem.o, model.o):\n+\tRemove.\n+\t(SIM_EXTRA_DEPS): Add eng.h.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "6047033b305b819a87573fe94d00e3f2709c47c9",
      "filename": "sim/iq2000/Makefile.in",
      "status": "modified",
      "additions": 4,
      "deletions": 15,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/iq2000/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/iq2000/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/iq2000/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -32,7 +32,7 @@ SIM_OBJS = \\\n # Extra headers included by sim-main.h.\n SIM_EXTRA_DEPS = \\\n \t$(CGEN_INCLUDE_DEPS) \\\n-\tarch.h cpuall.h $(srcdir)/../../opcodes/iq2000-desc.h\n+\tarch.h cpuall.h $(srcdir)/../../opcodes/iq2000-desc.h eng.h\n \n SIM_EXTRA_CFLAGS =\n \n@@ -44,21 +44,16 @@ SIM_EXTRA_CLEAN = iq2000-clean\n \n arch = iq2000\n \n-sim-if.o: $(srcdir)/sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h\n-\n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-\t$(CC) -c $(srcdir)/arch.c $(ALL_CFLAGS) -UHAVE_CPU_IQ10BF\n-\n-devices.o: $(srcdir)/devices.c $(SIM_MAIN_DEPS)\n+arch.o: arch.c\n+\t$(COMPILE) -UHAVE_CPU_IQ10BF $(srcdir)/arch.c\n+\t$(POSTCOMPILE)\n \n # IQ2000 objs\n \n IQ2000BF_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpu.h decode.h eng.h\n \n-iq2000.o: $(srcdir)/iq2000.c $(IQ2000BF_INCLUDE_DEPS)\n-\n # FIXME: Use of `mono' is wip.\n mloop.c eng.h: stamp-mloop\n stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n@@ -68,12 +63,6 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n \ttouch stamp-mloop\n-mloop.o: mloop.c $(srcdir)/sem-switch.c $(IQ2000BF_INCLUDE_DEPS)\n-\n-cpu.o: $(srcdir)/cpu.c $(IQ2000BF_INCLUDE_DEPS)\n-decode.o: $(srcdir)/decode.c $(IQ2000BF_INCLUDE_DEPS)\n-sem.o: $(srcdir)/sem.c $(IQ2000BF_INCLUDE_DEPS)\n-model.o: $(srcdir)/model.c $(IQ2000BF_INCLUDE_DEPS)\n \n iq2000-clean:\n \trm -f mloop.c eng.h stamp-mloop"
    },
    {
      "sha": "a9d59f84054097417320359062b41b9029c43318",
      "filename": "sim/lm32/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/lm32/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/lm32/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/lm32/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,9 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (arch.o, traps.o, sim-if.o, lm32.o, mloop.o)\n+\t(cpu.o, decode.o, sem.o, model.o): Remove.\n+\t(SIM_EXTRA_DEPS): Add eng.h.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "51e6269d27c06dc7e910372d68abfaf8c3a1a968",
      "filename": "sim/lm32/Makefile.in",
      "status": "modified",
      "additions": 2,
      "deletions": 15,
      "changes": 17,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/lm32/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/lm32/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/lm32/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -14,7 +14,8 @@ SIM_OBJS = \\\n \n # List of extra dependencies.\n # Generally this consists of simulator specific files included by sim-main.h.\n-SIM_EXTRA_DEPS = $(CGEN_INCLUDE_DEPS) $(srcdir)/../../opcodes/lm32-desc.h\n+SIM_EXTRA_DEPS = $(CGEN_INCLUDE_DEPS) $(srcdir)/../../opcodes/lm32-desc.h \\\n+\teng.h\n \n # List of flags to always pass to $(CC).\n #SIM_EXTRA_CFLAGS =\n@@ -28,18 +29,10 @@ NL_TARGET = -DNL_TARGET_lm32\n \n arch = lm32 \n \n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-\n-traps.o: traps.c targ-vals.h $(SIM_MAIN_DEPS)\n-\n-sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h\n-\n LM32BF_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpu.h decode.h eng.h\n \n-lm32.o: lm32.c $(LM32BF_INCLUDE_DEPS)\n-\n # FIXME: Use of `mono' is wip.\n mloop.c eng.h: stamp-mloop\n stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n@@ -49,12 +42,6 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n \ttouch stamp-mloop\n-mloop.o: mloop.c sem-switch.c \n-\n-cpu.o: cpu.c $(LM32BF_INCLUDE_DEPS)\n-decode.o: decode.c $(LM32BF_INCLUDE_DEPS)\n-sem.o: sem.c $(LM32BF_INCLUDE_DEPS)\n-model.o: model.c $(LM32BF_INCLUDE_DEPS)\n \n lm32-clean:\n \trm -f mloop.c eng.h stamp-mloop"
    },
    {
      "sha": "50a462778df011c6551cfb068a24a83b40b45446",
      "filename": "sim/m32r/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m32r/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m32r/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m32r/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,11 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (sim-if.o, arch.o, traps.o, traps-linux.o)\n+\t(devices.o, m32r.o, mloop.o, cpu.o, decode.o, sem.o, model.o)\n+\t(m32rx.o, mloopx.o, cpux.o, decodex.o, semx.o, modelx.o)\n+\t(m32r2.o, mloop2.o, cpu2.o, decode2.o, sem2.o, model2.o): Remove.\n+\t(SIM_EXTRA_DEPS): Add eng.h, engx.h, eng2.h.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "fe470f6fc26fd93e78cd884b5350ac24ee7a257e",
      "filename": "sim/m32r/Makefile.in",
      "status": "modified",
      "additions": 2,
      "deletions": 33,
      "changes": 35,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m32r/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m32r/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m32r/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -37,7 +37,8 @@ SIM_OBJS = \\\n # Extra headers included by sim-main.h.\n SIM_EXTRA_DEPS = \\\n \t$(CGEN_INCLUDE_DEPS) \\\n-\tarch.h cpuall.h m32r-sim.h $(srcdir)/../../opcodes/m32r-desc.h\n+\tarch.h cpuall.h m32r-sim.h $(srcdir)/../../opcodes/m32r-desc.h \\\n+\teng.h engx.h eng2.h\n \n SIM_EXTRA_CFLAGS = @sim_extra_cflags@\n \n@@ -50,22 +51,12 @@ NL_TARGET = -DNL_TARGET_m32r\n \n arch = m32r\n \n-sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h\n-\n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-\n-traps.o: traps.c targ-vals.h $(SIM_MAIN_DEPS)\n-traps-linux.o: traps.c syscall.h targ-vals.h $(SIM_MAIN_DEPS)\n-devices.o: devices.c $(SIM_MAIN_DEPS)\n-\n # M32R objs\n \n M32RBF_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpu.h decode.h eng.h\n \n-m32r.o: m32r.c $(M32RBF_INCLUDE_DEPS)\n-\n # FIXME: Use of `mono' is wip.\n mloop.c eng.h: stamp-mloop ; @true\n stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n@@ -75,21 +66,13 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n \ttouch stamp-mloop\n-mloop.o: mloop.c sem-switch.c $(M32RBF_INCLUDE_DEPS)\n-\n-cpu.o: cpu.c $(M32RBF_INCLUDE_DEPS)\n-decode.o: decode.c $(M32RBF_INCLUDE_DEPS)\n-sem.o: sem.c $(M32RBF_INCLUDE_DEPS)\n-model.o: model.c $(M32RBF_INCLUDE_DEPS)\n \n # M32RX objs\n \n M32RXF_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpux.h decodex.h engx.h\n \n-m32rx.o: m32rx.c $(M32RXF_INCLUDE_DEPS)\n-\n # FIXME: Use of `mono' is wip.\n mloopx.c engx.h: stamp-xmloop ; @true\n stamp-xmloop: $(srcdir)/../common/genmloop.sh mloopx.in Makefile\n@@ -100,21 +83,13 @@ stamp-xmloop: $(srcdir)/../common/genmloop.sh mloopx.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change engx.hin engx.h\n \t$(SHELL) $(srcroot)/move-if-change mloopx.cin mloopx.c\n \ttouch stamp-xmloop\n-mloopx.o: mloopx.c semx-switch.c $(M32RXF_INCLUDE_DEPS)\n-\n-cpux.o: cpux.c $(M32RXF_INCLUDE_DEPS)\n-decodex.o: decodex.c $(M32RXF_INCLUDE_DEPS)\n-semx.o: semx.c $(M32RXF_INCLUDE_DEPS)\n-modelx.o: modelx.c $(M32RXF_INCLUDE_DEPS)\n \n # M32R2 objs\n \n M32R2F_INCLUDE_DEPS = \\\n \t$(CGEN_MAIN_CPU_DEPS) \\\n \tcpu2.h decode2.h eng2.h\n \n-m32r2.o: m32r2.c $(M32R2F_INCLUDE_DEPS)\n-\n # FIXME: Use of `mono' is wip.\n mloop2.c eng2.h: stamp-2mloop ; @true\n stamp-2mloop: $(srcdir)/../common/genmloop.sh mloop2.in Makefile\n@@ -126,12 +101,6 @@ stamp-2mloop: $(srcdir)/../common/genmloop.sh mloop2.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change mloop2.cin mloop2.c\n \ttouch stamp-2mloop\n \n-mloop2.o: mloop2.c $(srcdir)/sem2-switch.c $(M32R2F_INCLUDE_DEPS)\n-cpu2.o: cpu2.c $(M32R2F_INCLUDE_DEPS)\n-decode2.o: decode2.c $(M32R2F_INCLUDE_DEPS)\n-sem2.o: sem2.c $(M32R2F_INCLUDE_DEPS)\n-model2.o: model2.c $(M32R2F_INCLUDE_DEPS)\n-\n m32r-clean:\n \trm -f mloop.c eng.h stamp-mloop\n \trm -f mloopx.c engx.h stamp-xmloop"
    },
    {
      "sha": "9f666da5de14bb92e906abde66fc8d19d96cd413",
      "filename": "sim/m68hc11/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m68hc11/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m68hc11/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m68hc11/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,7 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (interp.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "9ebcf65c62967816e5abfb1630d31367135facdc",
      "filename": "sim/m68hc11/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 2,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m68hc11/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/m68hc11/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/m68hc11/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -54,7 +54,5 @@ gencode.o: gencode.c\n gencode: gencode.o\n \t$(LINK_FOR_BUILD) $^\n \n-interp.o: interp.c $(INCLUDE)\n-\n clean-extra:\n \trm -f gencode m68hc11int.c"
    },
    {
      "sha": "eced42e1e510da79e12fcc54b8f3b7cd915f6ddb",
      "filename": "sim/mips/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mips/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mips/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mips/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,9 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (interp.o, m16run.o, micromipsrun.o, multi-run.o):\n+\tRemove.\n+\t(SIM_EXTRA_DEPS): New variable.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "aa66bb3777f90075710ab4e0be7ee6e0b3e64c02",
      "filename": "sim/mips/Makefile.in",
      "status": "modified",
      "additions": 2,
      "deletions": 9,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mips/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mips/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mips/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -83,17 +83,10 @@ all: $(SIM_@sim_gen@_ALL)\n \n SIM_EXTRA_LIBS = $(MIPS_EXTRA_LIBS)\n \n+SIM_EXTRA_DEPS = itable.h\n \n-## COMMON_POST_CONFIG_FRAG\n-\n-interp.o: $(srcdir)/interp.c config.h sim-main.h itable.h\n-\n-m16run.o: sim-main.h m16_idecode.h m32_idecode.h m16run.c $(SIM_EXTRA_DEPS)\n \n-micromipsrun.o: sim-main.h micromips16_idecode.h micromips32_idecode.h \\\n-\t\tmicromips_m32_idecode.h micromipsrun.c $(SIM_EXTRA_DEPS)\n-\n-multi-run.o: multi-include.h tmp-mach-multi\n+## COMMON_POST_CONFIG_FRAG\n \n IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries # -G trace-all\n IGEN_INSN=$(srcdir)/mips.igen"
    },
    {
      "sha": "8daf6fd19c84f7f4a3c9370986141192ce7079b0",
      "filename": "sim/mn10300/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mn10300/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mn10300/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mn10300/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (interp.o): Remove.\n+\t(idecode.o op_utils.o semantics.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "07ef9d973f62ea7df16e1d705eea753fb7d04f85",
      "filename": "sim/mn10300/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 4,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mn10300/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/mn10300/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mn10300/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -39,8 +39,6 @@ SIM_EXTRA_CFLAGS = -DPOLL_QUIT_INTERVAL=0x20\n \n ## COMMON_POST_CONFIG_FRAG\n \n-idecode.o op_utils.o semantics.o: targ-vals.h\n-\n BUILT_SRC_FROM_IGEN = \\\n \ticache.h \\\n \ticache.c \\\n@@ -110,5 +108,3 @@ tmp-igen: $(IGEN_INSN) $(IGEN_INSN_INC) $(IGEN_DC) ../igen/igen\n \t$(SHELL) $(srcdir)/../../move-if-change tmp-engine.c engine.c\n \t$(SHELL) $(srcdir)/../../move-if-change tmp-irun.c irun.c\n \ttouch tmp-igen\n-\n-interp.o: interp.c $(INCLUDE)"
    },
    {
      "sha": "910281f3d56eff359e60110fdd459ab127594fa7",
      "filename": "sim/or1k/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/or1k/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/or1k/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/or1k/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (mloop.o, arch.o, cpu.o, decode.o, sem.o)\n+\t(sem-switch.o, model.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "649486fd4e1328b447521ff97905c27afad7a32d",
      "filename": "sim/or1k/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 7,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/or1k/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/or1k/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/or1k/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -75,16 +75,9 @@ stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile\n \t$(SHELL) $(srcroot)/move-if-change eng.hin eng.h\n \t$(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c\n \ttouch stamp-mloop\n-mloop.o: mloop.c sem-switch.c $(OR1K32BF_INCLUDE_DEPS)\n or1k.o: or1k.c $(OR1K32BF_INCLUDE_DEPS)\n \t$(COMPILE) $<\n \t$(POSTCOMPILE)\n-arch.o: arch.c $(SIM_MAIN_DEPS)\n-cpu.o: cpu.c $(OR1K32BF_INCLUDE_DEPS)\n-decode.o: decode.c $(OR1K32BF_INCLUDE_DEPS)\n-sem.o: sem.c $(OR1K32BF_INCLUDE_DEPS)\n-sem-switch.o: sem-switch.c $(OR1K32BF_INCLUDE_DEPS)\n-model.o: model.c $(OR1K32BF_INCLUDE_DEPS)\n \n sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h eng.h\n \t$(COMPILE) $<"
    },
    {
      "sha": "975f3df62c113b8c0e9a1dfcd53416cb5f7570a0",
      "filename": "sim/rl78/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rl78/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rl78/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/rl78/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (err.o, fpu.o, gdb-if.o, load.o, main.o, mem.o)\n+\t(reg.o, rl78.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "1434f15d2fc066922ef731e8678d65c2aca14cbf",
      "filename": "sim/rx/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rx/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rx/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/rx/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (err.o, fpu.o, gdb-if.o, load.o, main.o, mem.o)\n+\t(misc.o, reg.o, rx.o, syscalls.o, trace.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "45b956c1d2e2ad3c50feb6989228f05aa33da02b",
      "filename": "sim/rx/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 16,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rx/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/rx/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/rx/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -47,19 +47,3 @@ LIBS = $B/bfd/libbfd.a $B/libiberty/libiberty.a\n ## COMMON_POST_CONFIG_FRAG\n \n arch = rx\n-\n-err.o : err.h\n-fpu.o : cpu.h fpu.h\n-gdb-if.o : cpu.h mem.h load.h syscalls.h err.h \\\n-           $(srcdir)/../../include/gdb/callback.h \\\n-\t   $(srcdir)/../../include/gdb/remote-sim.h \\\n-\t   $(srcdir)/../../include/gdb/signals.h \\\n-\t   $(srcdir)/../../include/gdb/sim-rx.h\n-load.o : ../../bfd/bfd.h cpu.h mem.h\n-main.o : ../../bfd/bfd.h cpu.h mem.h misc.h load.h trace.h err.h\n-mem.o : mem.h cpu.h syscalls.h misc.h err.h\n-misc.o : cpu.h misc.h\n-reg.o : cpu.h trace.h\n-rx.o : $(srcdir)/../../include/opcode/rx.h cpu.h mem.h syscalls.h fpu.h\n-syscalls.o : $(srcdir)/../../include/gdb/callback.h cpu.h mem.h syscalls.h\n-trace.o : ../../bfd/bfd.h $(srcdir)/../../include/dis-asm.h cpu.h mem.h load.h"
    },
    {
      "sha": "209d8e8a4f97aa81364278f52d9b39f879933423",
      "filename": "sim/sh/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/sh/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/sh/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/sh/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,8 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (SIM_EXTRA_DEPS): New variable.\n+\t(interp.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "84d417287d1fb90210c82272d3e25acc59ebfed2",
      "filename": "sim/sh/Makefile.in",
      "status": "modified",
      "additions": 1,
      "deletions": 2,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/sh/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/sh/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/sh/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -26,11 +26,10 @@ SIM_OBJS = \\\n \ttable.o\n SIM_EXTRA_LIBS = -lm\n SIM_EXTRA_CLEAN = sh-clean\n+SIM_EXTRA_DEPS = table.c code.c ppi.c\n \n ## COMMON_POST_CONFIG_FRAG\n \n-interp.o: interp.c code.c table.c ppi.c $(srcroot)/include/gdb/sim-sh.h\n-\n code.c: gencode\n \t./gencode -x >code.c\n #\tindent code.c"
    },
    {
      "sha": "ed9616e1a979c66ba1882a669dd4b51405e241f9",
      "filename": "sim/v850/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/v850/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/v850/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/v850/ChangeLog?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -1,3 +1,7 @@\n+2021-04-22  Tom Tromey  <tom@tromey.com>\n+\n+\t* Makefile.in (interp.o, simops.o, semantics.o): Remove.\n+\n 2021-04-22  Tom Tromey  <tom@tromey.com>\n \n \t* configure: Rebuild."
    },
    {
      "sha": "1f9d8c55c37d70f88a795d184643eef92e6ad154",
      "filename": "sim/v850/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 4,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/v850/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e/sim/v850/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/v850/Makefile.in?ref=e7d8f1da7116cd7d0ff0b7c363240d86e164fd7e",
      "patch": "@@ -110,7 +110,3 @@ tmp-igen: $(IGEN_INSN) $(IGEN_DC) ../igen/igen\n \n clean-extra: clean-igen\n \trm -f table.c simops.h gencode\n-\n-interp.o: interp.c $(INCLUDE)\n-simops.o: simops.c simops.h $(INCLUDE) targ-vals.h\n-semantics.o: $(INCLUDE)"
    }
  ]
}