TimeQuest Timing Analyzer report for DoAn
Sat May 18 10:15:54 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CMOS_PCLK'
 13. Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Hold: 'CMOS_PCLK'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 19. Slow Model Recovery: 'CMOS_PCLK'
 20. Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 22. Slow Model Removal: 'CMOS_PCLK'
 23. Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 24. Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 25. Slow Model Minimum Pulse Width: 'CMOS_PCLK'
 26. Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 27. Slow Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 45. Fast Model Setup: 'CMOS_PCLK'
 46. Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CMOS_PCLK'
 49. Fast Model Hold: 'CLOCK_50'
 50. Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 51. Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 52. Fast Model Recovery: 'CMOS_PCLK'
 53. Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 54. Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 55. Fast Model Removal: 'CMOS_PCLK'
 56. Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 57. Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 58. Fast Model Minimum Pulse Width: 'CMOS_PCLK'
 59. Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 60. Fast Model Minimum Pulse Width: 'CLOCK_50'
 61. Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Progagation Delay
 78. Minimum Progagation Delay
 79. Setup Transfers
 80. Hold Transfers
 81. Recovery Transfers
 82. Removal Transfers
 83. Report TCCS
 84. Report RSKM
 85. Unconstrained Paths
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DoAn                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; CMOS_PCLK                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CMOS_PCLK }                                                  ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] } ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] } ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; -1.250 ; 3.750  ; 50.00      ; 1         ; 2           ; -45.0 ;        ;           ;            ; false    ; CLOCK_50 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] } ;
+------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 107.63 MHz ; 107.63 MHz      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;                                                               ;
; 152.3 MHz  ; 152.3 MHz       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;                                                               ;
; 229.25 MHz ; 229.25 MHz      ; CLOCK_50                                                   ;                                                               ;
; 563.7 MHz  ; 450.05 MHz      ; CMOS_PCLK                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.505 ; -210.138      ;
; CMOS_PCLK                                                  ; -0.774 ; -19.740       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.434  ; 0.000         ;
; CLOCK_50                                                   ; 15.638 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -2.093 ; -9.642        ;
; CLOCK_50                                                   ; 0.391  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.391  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                        ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                  ; 2.196 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.073 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 5.673 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                          ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.703 ; -48.075       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.442  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.803  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.222 ; -34.222       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; CLOCK_50                                                   ; 9.000  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -4.505 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 2.586      ;
; -4.504 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 2.585      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.882     ; 2.465      ;
; -4.382 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.866     ; 2.481      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.887     ; 2.230      ;
; -4.152 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.871     ; 2.246      ;
; -4.105 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 2.186      ;
; -4.104 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 2.185      ;
; -4.023 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 2.109      ;
; -3.967 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.959     ; 2.044      ;
; -3.742 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.823      ;
; -3.742 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.823      ;
; -3.742 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.823      ;
; -3.697 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.778      ;
; -3.696 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.777      ;
; -3.577 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.959     ; 1.654      ;
; -3.375 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.476      ;
; -3.366 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.467      ;
; -3.365 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.466      ;
; -3.364 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.465      ;
; -3.363 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.464      ;
; -3.357 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.458      ;
; -3.336 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.417      ;
; -3.335 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.955     ; 1.416      ;
; -3.102 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.864     ; 1.203      ;
; -3.100 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.196      ;
; -3.098 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.194      ;
; -3.097 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.193      ;
; -3.094 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.190      ;
; -3.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.186      ;
; -3.089 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.185      ;
; -3.087 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.183      ;
; -3.082 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.178      ;
; -3.081 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.869     ; 1.177      ;
; -2.681 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                           ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                                           ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.934     ; 0.783      ;
; 8.543  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.497      ;
; 8.545  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.495      ;
; 8.570  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 1.470      ;
; 8.775  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.261      ;
; 8.806  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.230      ;
; 8.934  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.101      ;
; 30.709 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 9.322      ;
; 31.182 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 8.849      ;
; 31.411 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 8.620      ;
; 31.437 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 8.594      ;
; 31.566 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 8.465      ;
; 31.919 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 8.112      ;
; 32.249 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.788      ;
; 32.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.784      ;
; 32.524 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.513      ;
; 32.528 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.509      ;
; 32.577 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.461      ;
; 32.581 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.457      ;
; 32.582 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.456      ;
; 32.597 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 7.434      ;
; 32.606 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 7.425      ;
; 32.766 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.266      ;
; 32.770 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.262      ;
; 32.775 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.257      ;
; 32.779 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 7.253      ;
; 32.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.186      ;
; 32.856 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.182      ;
; 32.857 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 7.181      ;
; 32.872 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 7.164      ;
; 32.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.108      ;
; 32.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 7.104      ;
; 33.050 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 6.982      ;
; 33.054 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 6.978      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.774 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.792      ;
; -0.603 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.639      ;
; -0.598 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.634      ;
; -0.578 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.614      ;
; -0.572 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.608      ;
; -0.567 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.603      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.563 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.001      ; 1.600      ;
; -0.464 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.500      ;
; -0.459 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.495      ;
; -0.443 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.479      ;
; -0.405 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.033      ; 1.474      ;
; -0.321 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.357      ;
; -0.316 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.352      ;
; -0.229 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.265      ;
; -0.226 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.262      ;
; -0.213 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.249      ;
; -0.208 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 1.225      ;
; -0.168 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.204      ;
; -0.168 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.204      ;
; -0.163 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.199      ;
; -0.153 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.061      ; 1.250      ;
; -0.101 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 1.118      ;
; -0.097 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 1.114      ;
; -0.087 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.123      ;
; -0.082 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.118      ;
; -0.074 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.110      ;
; -0.039 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.075      ;
; -0.035 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 1.071      ;
; 0.037  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 0.980      ;
; 0.043  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 0.974      ;
; 0.044  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 0.973      ;
; 0.050  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 0.967      ;
; 0.077  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.019     ; 0.940      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.657      ;
; 1.101  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.895      ; 2.830      ;
; 1.106  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.895      ; 2.825      ;
; 1.505  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.895      ; 2.426      ;
; 1.505  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.895      ; 2.426      ;
; 1.510  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.895      ; 2.421      ;
; 2.454  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.482      ;
; 2.459  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.477      ;
; 2.858  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.078      ;
; 2.858  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.078      ;
; 2.863  ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.073      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.434 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.605      ;
; 3.436 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.603      ;
; 3.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.589      ;
; 3.452 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.587      ;
; 3.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.567      ;
; 3.474 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.565      ;
; 3.578 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.468      ;
; 3.578 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.468      ;
; 3.579 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.460      ;
; 3.580 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.459      ;
; 3.581 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.458      ;
; 3.582 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.457      ;
; 3.676 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 6.362      ;
; 3.678 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 6.360      ;
; 3.693 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.353      ;
; 3.693 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.353      ;
; 3.730 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.309      ;
; 3.732 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.307      ;
; 3.745 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 6.308      ;
; 3.747 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 6.306      ;
; 3.781 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 6.256      ;
; 3.783 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 6.254      ;
; 3.811 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.228      ;
; 3.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.226      ;
; 3.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.224      ;
; 3.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.224      ;
; 3.893 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 6.145      ;
; 3.895 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 6.143      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.913 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.086      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.929 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.070      ;
; 3.931 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.108      ;
; 3.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 6.106      ;
; 3.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 6.102      ;
; 3.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 6.102      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 6.048      ;
; 3.964 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.082      ;
; 3.964 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.082      ;
; 3.971 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.075      ;
; 3.971 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 6.075      ;
; 4.042 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.993      ;
; 4.049 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.986      ;
; 4.049 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.986      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.941      ;
; 4.058 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.977      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.059 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 5.940      ;
; 4.080 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.955      ;
; 4.084 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 5.962      ;
; 4.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 5.960      ;
; 4.089 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 5.949      ;
; 4.091 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 5.947      ;
; 4.100 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 5.946      ;
; 4.100 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 5.946      ;
; 4.125 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.914      ;
; 4.128 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.011      ; 5.919      ;
; 4.130 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 5.906      ;
; 4.130 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 5.906      ;
; 4.141 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.898      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.155 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.033      ; 5.843      ;
; 4.163 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 5.876      ;
; 4.187 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.848      ;
; 4.188 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 5.847      ;
; 4.201 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.793      ;
; 4.201 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.793      ;
; 4.201 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 5.793      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.638 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.403      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 15.726 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.315      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.045 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.991      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.086 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.950      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.174 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.862      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.209 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.827      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.303 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.733      ;
; 16.382 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.654      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.413 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.628      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
; 16.434 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.602      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.093 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.073      ;
; -2.088 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.078      ;
; -2.088 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.078      ;
; -1.689 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.477      ;
; -1.684 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.482      ;
; -0.740 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.895      ; 2.421      ;
; -0.735 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.895      ; 2.426      ;
; -0.735 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.895      ; 2.426      ;
; -0.336 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.895      ; 2.825      ;
; -0.331 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.895      ; 2.830      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.657      ;
; 0.693  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 0.940      ;
; 0.720  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 0.967      ;
; 0.726  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 0.973      ;
; 0.727  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 0.974      ;
; 0.733  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 0.980      ;
; 0.805  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.071      ;
; 0.809  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.075      ;
; 0.844  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.110      ;
; 0.852  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.118      ;
; 0.856  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.122      ;
; 0.857  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.123      ;
; 0.867  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 1.114      ;
; 0.871  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 1.118      ;
; 0.923  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.061      ; 1.250      ;
; 0.933  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.199      ;
; 0.938  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.204      ;
; 0.938  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.204      ;
; 0.978  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.019     ; 1.225      ;
; 0.983  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.249      ;
; 0.996  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.262      ;
; 0.999  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.265      ;
; 1.086  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.352      ;
; 1.175  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.033      ; 1.474      ;
; 1.213  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.479      ;
; 1.229  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.495      ;
; 1.234  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.500      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.333  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.001      ; 1.600      ;
; 1.337  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.603      ;
; 1.342  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.608      ;
; 1.348  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 1.614      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
; 1.544  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.018     ; 1.792      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.795 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.808 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.816 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.834 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.841 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.857 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.977 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.243      ;
; 1.178 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.191 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.192 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.199 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.465      ;
; 1.219 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.485      ;
; 1.220 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.486      ;
; 1.227 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.231 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.235 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.501      ;
; 1.243 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.509      ;
; 1.249 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.263 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.265 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.531      ;
; 1.267 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.534      ;
; 1.270 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.536      ;
; 1.277 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.543      ;
; 1.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.551      ;
; 1.290 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.551      ;
; 1.298 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.564      ;
; 1.299 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.302 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.306 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.314 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.580      ;
; 1.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.586      ;
; 1.334 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.600      ;
; 1.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.601      ;
; 1.338 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.604      ;
; 1.341 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.607      ;
; 1.344 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.605      ;
; 1.348 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.614      ;
; 1.353 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.619      ;
; 1.355 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.621      ;
; 1.356 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.622      ;
; 1.360 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.626      ;
; 1.361 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.622      ;
; 1.369 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.635      ;
; 1.373 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.373 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.377 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.643      ;
; 1.379 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.645      ;
; 1.387 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.653      ;
; 1.391 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.657      ;
; 1.405 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.671      ;
; 1.409 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.675      ;
; 1.412 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.678      ;
; 1.414 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.680      ;
; 1.415 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.676      ;
; 1.419 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.685      ;
; 1.419 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.680      ;
; 1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.692      ;
; 1.427 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.693      ;
; 1.431 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.697      ;
; 1.432 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.693      ;
; 1.440 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.706      ;
; 1.444 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.444 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.450 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.716      ;
; 1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.462 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.467 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.733      ;
; 1.476 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.742      ;
; 1.480 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.746      ;
; 1.486 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.747      ;
; 1.490 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.756      ;
; 1.490 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.751      ;
; 1.494 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.760      ;
; 1.498 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.764      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.523 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.528 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                          ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.545 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.550 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.552 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.651 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.667 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.669 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.672 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[2]                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.675 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.940      ;
; 0.692 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.958      ;
; 0.704 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.969      ;
; 0.704 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.969      ;
; 0.732 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.998      ;
; 0.733 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.999      ;
; 0.735 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.002      ;
; 0.736 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.001      ;
; 0.737 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.003      ;
; 0.757 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.788 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.796 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.820 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                      ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.784      ;
; 0.527 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.534 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.802      ;
; 0.541 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.807      ;
; 0.544 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.546 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.812      ;
; 0.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.554 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.820      ;
; 0.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.564 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.830      ;
; 0.658 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.924      ;
; 0.669 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.672 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.682 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sdram_ref_req                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.948      ;
; 0.689 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.692 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.957      ;
; 0.693 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.958      ;
; 0.693 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.958      ;
; 0.714 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.978      ;
; 0.717 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.984      ;
; 0.720 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.987      ;
; 0.726 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.994      ;
; 0.738 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.003      ;
; 0.738 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.003      ;
; 0.739 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.004      ;
; 0.741 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.007      ;
; 0.748 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.013      ;
; 0.748 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.013      ;
; 0.792 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.059      ;
; 0.794 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.799 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.802 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[6]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[6]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[5]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[8]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[4]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[4]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.811 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[2]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[2]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[2]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[8]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[8]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[12]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[12]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.083      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.196 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.943      ; 1.783      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.228 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.900      ; 1.708      ;
; 2.250 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.961      ; 1.747      ;
; 2.250 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.961      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.251 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.962      ; 1.747      ;
; 2.473 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.933      ; 1.496      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.576      ;
; 3.073 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.576      ;
; 3.080 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.569      ;
; 3.080 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.569      ;
; 3.111 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.538      ;
; 3.111 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.538      ;
; 3.124 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.525      ;
; 3.124 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.525      ;
; 3.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.424      ;
; 3.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.424      ;
; 3.281 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.368      ;
; 3.281 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.368      ;
; 3.283 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 1.757      ;
; 3.283 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 1.757      ;
; 3.283 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 1.757      ;
; 3.283 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 1.757      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|p0addr                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.753      ;
; 3.326 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.323      ;
; 3.326 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.323      ;
; 3.359 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.290      ;
; 3.359 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.290      ;
; 3.403 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.246      ;
; 3.403 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.246      ;
; 3.414 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.235      ;
; 3.414 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.235      ;
; 3.475 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.174      ;
; 3.475 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.174      ;
; 3.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.146      ;
; 3.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.387     ; 4.146      ;
; 3.710 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.934      ;
; 3.710 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.934      ;
; 3.897 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.747      ;
; 3.897 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.747      ;
; 3.917 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.727      ;
; 3.917 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.727      ;
; 3.923 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.721      ;
; 3.923 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.721      ;
; 3.956 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.688      ;
; 3.956 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.688      ;
; 4.018 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.626      ;
; 4.018 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.626      ;
; 4.047 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.597      ;
; 4.047 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.597      ;
; 4.122 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.522      ;
; 4.122 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.522      ;
; 4.143 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.501      ;
; 4.143 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.501      ;
; 4.172 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.472      ;
; 4.172 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.472      ;
; 4.244 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.400      ;
; 4.244 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.392     ; 3.400      ;
; 6.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.525      ;
; 6.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.525      ;
; 6.532 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.525      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.542 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.516      ;
; 6.556 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 3.499      ;
; 6.556 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 3.499      ;
; 6.556 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 3.499      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.566 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 3.490      ;
; 6.685 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.372      ;
; 6.685 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.372      ;
; 6.685 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 3.372      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
; 6.695 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.022      ; 3.363      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.673 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.346      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.697 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 4.320      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.826 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 4.193      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.942 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 4.078      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 5.966 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.053      ; 4.052      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 3.925      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.531 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.525      ;
; 6.545 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 3.508      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.555 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 3.499      ;
; 6.569 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.482      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.684 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 3.372      ;
; 6.698 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 3.355      ;
; 6.753 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.302      ;
; 6.753 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.302      ;
; 6.777 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 3.276      ;
; 6.777 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 3.276      ;
; 6.782 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.269      ;
; 6.782 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.269      ;
; 6.795 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 3.257      ;
; 6.795 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 3.257      ;
; 6.795 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 3.257      ;
; 6.795 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 3.257      ;
; 6.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.243      ;
; 6.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.243      ;
; 6.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.238      ;
; 6.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.238      ;
; 6.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.238      ;
; 6.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 3.238      ;
; 6.819 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 3.231      ;
; 6.819 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 3.231      ;
; 6.819 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 3.231      ;
; 6.819 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 3.231      ;
; 6.837 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.212      ;
; 6.837 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.212      ;
; 6.837 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.212      ;
; 6.837 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 3.212      ;
; 6.906 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 3.149      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.703 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.933      ; 1.496      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.481 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.962      ; 1.747      ;
; -1.480 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.961      ; 1.747      ;
; -1.480 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.961      ; 1.747      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.458 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.900      ; 1.708      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
; -1.426 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.943      ; 1.783      ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.442 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.708      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.474 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.747      ;
; 1.508 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.780      ;
; 1.508 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.780      ;
; 1.508 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.780      ;
; 1.508 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.780      ;
; 1.716 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.989      ;
; 1.716 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.989      ;
; 1.716 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.989      ;
; 1.716 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.989      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.976 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.254      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 1.985 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.263      ;
; 2.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.268      ;
; 2.804 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.085      ;
; 2.804 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.085      ;
; 2.804 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.085      ;
; 2.804 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.085      ;
; 2.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.104      ;
; 2.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.104      ;
; 2.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.104      ;
; 2.822 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.104      ;
; 2.835 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.116      ;
; 2.835 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.116      ;
; 2.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.149      ;
; 2.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.149      ;
; 2.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.212      ;
; 2.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.212      ;
; 2.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.212      ;
; 2.933 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.212      ;
; 2.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.231      ;
; 2.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.231      ;
; 2.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.231      ;
; 2.951 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 3.231      ;
; 2.957 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.238      ;
; 2.957 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.238      ;
; 2.957 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.238      ;
; 2.957 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.238      ;
; 2.964 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.243      ;
; 2.964 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 3.243      ;
; 2.975 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.257      ;
; 2.975 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.257      ;
; 2.975 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.257      ;
; 2.975 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 3.257      ;
; 2.988 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.269      ;
; 2.988 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.269      ;
; 2.993 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.276      ;
; 2.993 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.276      ;
; 3.017 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.302      ;
; 3.017 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 3.302      ;
; 3.072 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 3.355      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.086 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.372      ;
; 3.201 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 3.482      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
; 3.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 3.499      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.803 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.085      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.821 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.104      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.852 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.137      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.020      ; 3.149      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.932 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.212      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.950 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.231      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.956 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 3.238      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.974 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.257      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.981 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 3.264      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 2.992 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 3.276      ;
; 3.005 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.290      ;
; 3.005 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.290      ;
; 3.005 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.290      ;
; 3.005 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.290      ;
; 3.005 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 3.290      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[7]|clk                                ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 3.980 ; 3.980 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 3.815 ; 3.815 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 3.666 ; 3.666 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 3.619 ; 3.619 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 3.700 ; 3.700 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 3.837 ; 3.837 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 3.980 ; 3.980 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 3.723 ; 3.723 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 3.615 ; 3.615 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 4.872 ; 4.872 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 4.704 ; 4.704 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 8.220 ; 8.220 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.418 ; 6.418 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.562 ; 6.562 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.539 ; 6.539 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.572 ; 6.572 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.369 ; 6.369 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.854 ; 6.854 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.654 ; 6.654 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.895 ; 6.895 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.847 ; 6.847 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.674 ; 6.674 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.573 ; 6.573 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -3.215 ; -3.215 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -3.215 ; -3.215 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -3.434 ; -3.434 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -3.282 ; -3.282 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -3.350 ; -3.350 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -3.272 ; -3.272 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -3.508 ; -3.508 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -3.249 ; -3.249 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -3.216 ; -3.216 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -3.300 ; -3.300 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -3.322 ; -3.322 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -7.464 ; -7.464 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -6.139 ; -6.139 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -6.188 ; -6.188 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -6.669 ; -6.669 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -6.332 ; -6.332 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -6.446 ; -6.446 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -6.309 ; -6.309 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -6.342 ; -6.342 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -6.139 ; -6.139 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -6.752 ; -6.752 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -6.515 ; -6.515 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -6.624 ; -6.624 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -6.424 ; -6.424 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -6.506 ; -6.506 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -6.665 ; -6.665 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -6.617 ; -6.617 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -6.444 ; -6.444 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -6.343 ; -6.343 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 9.894  ; 9.894  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 10.061 ; 10.061 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 10.436 ; 10.436 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 9.000  ; 9.000  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 10.796 ; 10.796 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 9.871  ; 9.871  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 8.963  ; 8.963  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 8.483  ; 8.483  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.709  ; 8.709  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.995  ; 8.995  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.508  ; 8.508  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 8.021  ; 8.021  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 8.511  ; 8.511  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 8.500  ; 8.500  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 24.234 ; 24.234 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 24.234 ; 24.234 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 22.852 ; 22.852 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.013 ; 21.013 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 18.786 ; 18.786 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 16.716 ; 16.716 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 14.965 ; 14.965 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 8.121  ; 8.121  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 24.678 ; 24.678 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 24.678 ; 24.678 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.171 ; 23.171 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 20.996 ; 20.996 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 18.905 ; 18.905 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 16.957 ; 16.957 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 15.121 ; 15.121 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 7.095  ; 7.095  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 24.881 ; 24.881 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 24.881 ; 24.881 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.577 ; 23.577 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 20.882 ; 20.882 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 18.701 ; 18.701 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 17.167 ; 17.167 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 15.683 ; 15.683 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 7.245  ; 7.245  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.204  ; 6.204  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.064  ; 6.064  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.516  ; 5.516  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.204  ; 6.204  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.757  ; 5.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.411  ; 5.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.099  ; 6.099  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.515  ; 5.515  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.096  ; 6.096  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.991  ; 5.991  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.059  ; 6.059  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.702  ; 5.702  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.726  ; 5.726  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.624  ; 5.624  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.471  ; 5.471  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.853  ; 5.853  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.884  ; 5.884  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.621  ; 5.621  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.302  ; 5.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.626  ; 5.626  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.072  ; 6.072  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.134  ; 6.134  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.093  ; 6.093  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.063  ; 6.063  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.097  ; 6.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.058  ; 6.058  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.056  ; 6.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.226  ; 6.226  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 5.668  ; 5.668  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 6.114  ; 6.114  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 8.588  ; 8.588  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 8.724  ; 8.724  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 6.631  ; 6.631  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 8.514  ; 8.514  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 7.462  ; 7.462  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 8.444  ; 8.444  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 7.076  ; 7.076  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 6.815  ; 6.815  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 6.220  ; 6.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 7.040  ; 7.040  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 7.018  ; 7.018  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 6.601  ; 6.601  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 6.114  ; 6.114  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 6.640  ; 6.640  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 6.357  ; 6.357  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 6.905  ; 6.905  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 9.382  ; 9.382  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 6.905  ; 6.905  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 7.089  ; 7.089  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 6.915  ; 6.915  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 6.917  ; 6.917  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 6.959  ; 6.959  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 6.852  ; 6.852  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 6.512  ; 6.512  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 6.852  ; 6.852  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 6.512  ; 6.512  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 6.657  ; 6.657  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 7.019  ; 7.019  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 6.335  ; 6.335  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 6.476  ; 6.476  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 10.029 ; 10.029 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 7.632  ; 7.632  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 6.888  ; 6.888  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.767  ; 6.767  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 7.122  ; 7.122  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 6.476  ; 6.476  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 6.705  ; 6.705  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.411  ; 5.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.064  ; 6.064  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.516  ; 5.516  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.204  ; 6.204  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.757  ; 5.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.411  ; 5.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.099  ; 6.099  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.515  ; 5.515  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.096  ; 6.096  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.991  ; 5.991  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.059  ; 6.059  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.702  ; 5.702  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.302  ; 5.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.726  ; 5.726  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.624  ; 5.624  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.471  ; 5.471  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.853  ; 5.853  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.884  ; 5.884  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.621  ; 5.621  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.302  ; 5.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.626  ; 5.626  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.072  ; 6.072  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.134  ; 6.134  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.093  ; 6.093  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.063  ; 6.063  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.097  ; 6.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.058  ; 6.058  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.056  ; 6.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.226  ; 6.226  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 7.297 ; 7.297 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 7.287 ; 7.287 ;       ;
; SW[0]      ; VGA_B[4]    ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; SW[0]      ; VGA_B[5]    ; 7.435 ; 7.435 ; 7.435 ; 7.435 ;
; SW[0]      ; VGA_B[6]    ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; SW[0]      ; VGA_B[7]    ; 7.405 ; 7.405 ; 7.405 ; 7.405 ;
; SW[0]      ; VGA_B[8]    ; 7.389 ; 7.389 ; 7.389 ; 7.389 ;
; SW[0]      ; VGA_B[9]    ; 7.419 ; 7.419 ; 7.419 ; 7.419 ;
; SW[0]      ; VGA_G[0]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[4]    ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; SW[0]      ; VGA_G[5]    ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; SW[0]      ; VGA_G[6]    ; 7.570 ; 7.570 ; 7.570 ; 7.570 ;
; SW[0]      ; VGA_G[7]    ; 7.434 ; 7.434 ; 7.434 ; 7.434 ;
; SW[0]      ; VGA_G[8]    ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; SW[0]      ; VGA_G[9]    ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; SW[0]      ; VGA_R[0]    ;       ; 8.082 ; 8.082 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 8.049 ; 8.049 ;       ;
; SW[0]      ; VGA_R[4]    ; 8.104 ; 8.104 ; 8.104 ; 8.104 ;
; SW[0]      ; VGA_R[5]    ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; SW[0]      ; VGA_R[6]    ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; SW[0]      ; VGA_R[7]    ; 7.645 ; 7.645 ; 7.645 ; 7.645 ;
; SW[0]      ; VGA_R[8]    ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; SW[0]      ; VGA_R[9]    ; 7.762 ; 7.762 ; 7.762 ; 7.762 ;
; SW[1]      ; VGA_B[0]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[1]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[2]    ; 7.457 ;       ;       ; 7.457 ;
; SW[1]      ; VGA_B[3]    ; 7.447 ;       ;       ; 7.447 ;
; SW[1]      ; VGA_B[4]    ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; SW[1]      ; VGA_B[5]    ; 7.319 ; 7.319 ; 7.319 ; 7.319 ;
; SW[1]      ; VGA_B[6]    ; 7.316 ; 7.316 ; 7.316 ; 7.316 ;
; SW[1]      ; VGA_B[7]    ; 7.289 ; 7.289 ; 7.289 ; 7.289 ;
; SW[1]      ; VGA_B[8]    ; 7.272 ; 7.272 ; 7.272 ; 7.272 ;
; SW[1]      ; VGA_B[9]    ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; SW[1]      ; VGA_G[0]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[1]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[2]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[3]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[4]    ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; SW[1]      ; VGA_G[5]    ; 7.562 ; 7.562 ; 7.562 ; 7.562 ;
; SW[1]      ; VGA_G[6]    ; 7.729 ; 7.729 ; 7.729 ; 7.729 ;
; SW[1]      ; VGA_G[7]    ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
; SW[1]      ; VGA_G[8]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; SW[1]      ; VGA_G[9]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[0]    ; 8.242 ;       ;       ; 8.242 ;
; SW[1]      ; VGA_R[1]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[2]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[3]    ; 8.209 ;       ;       ; 8.209 ;
; SW[1]      ; VGA_R[4]    ; 7.984 ; 7.984 ; 7.984 ; 7.984 ;
; SW[1]      ; VGA_R[5]    ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; SW[1]      ; VGA_R[6]    ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; SW[1]      ; VGA_R[7]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[8]    ; 7.974 ; 7.974 ; 7.974 ; 7.974 ;
; SW[1]      ; VGA_R[9]    ; 7.922 ; 7.922 ; 7.922 ; 7.922 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 7.297 ; 7.297 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 7.287 ; 7.287 ;       ;
; SW[0]      ; VGA_B[4]    ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; SW[0]      ; VGA_B[5]    ; 7.435 ; 7.435 ; 7.435 ; 7.435 ;
; SW[0]      ; VGA_B[6]    ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; SW[0]      ; VGA_B[7]    ; 7.405 ; 7.405 ; 7.405 ; 7.405 ;
; SW[0]      ; VGA_B[8]    ; 7.389 ; 7.389 ; 7.389 ; 7.389 ;
; SW[0]      ; VGA_B[9]    ; 7.419 ; 7.419 ; 7.419 ; 7.419 ;
; SW[0]      ; VGA_G[0]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[4]    ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; SW[0]      ; VGA_G[5]    ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; SW[0]      ; VGA_G[6]    ; 7.570 ; 7.570 ; 7.570 ; 7.570 ;
; SW[0]      ; VGA_G[7]    ; 7.434 ; 7.434 ; 7.434 ; 7.434 ;
; SW[0]      ; VGA_G[8]    ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; SW[0]      ; VGA_G[9]    ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; SW[0]      ; VGA_R[0]    ;       ; 8.082 ; 8.082 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 8.049 ; 8.049 ;       ;
; SW[0]      ; VGA_R[4]    ; 8.104 ; 8.104 ; 8.104 ; 8.104 ;
; SW[0]      ; VGA_R[5]    ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; SW[0]      ; VGA_R[6]    ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; SW[0]      ; VGA_R[7]    ; 7.645 ; 7.645 ; 7.645 ; 7.645 ;
; SW[0]      ; VGA_R[8]    ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; SW[0]      ; VGA_R[9]    ; 7.762 ; 7.762 ; 7.762 ; 7.762 ;
; SW[1]      ; VGA_B[0]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[1]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[2]    ; 7.457 ;       ;       ; 7.457 ;
; SW[1]      ; VGA_B[3]    ; 7.447 ;       ;       ; 7.447 ;
; SW[1]      ; VGA_B[4]    ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; SW[1]      ; VGA_B[5]    ; 7.319 ; 7.319 ; 7.319 ; 7.319 ;
; SW[1]      ; VGA_B[6]    ; 7.316 ; 7.316 ; 7.316 ; 7.316 ;
; SW[1]      ; VGA_B[7]    ; 7.289 ; 7.289 ; 7.289 ; 7.289 ;
; SW[1]      ; VGA_B[8]    ; 7.272 ; 7.272 ; 7.272 ; 7.272 ;
; SW[1]      ; VGA_B[9]    ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; SW[1]      ; VGA_G[0]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[1]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[2]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[3]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[4]    ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; SW[1]      ; VGA_G[5]    ; 7.562 ; 7.562 ; 7.562 ; 7.562 ;
; SW[1]      ; VGA_G[6]    ; 7.729 ; 7.729 ; 7.729 ; 7.729 ;
; SW[1]      ; VGA_G[7]    ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
; SW[1]      ; VGA_G[8]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; SW[1]      ; VGA_G[9]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[0]    ; 8.242 ;       ;       ; 8.242 ;
; SW[1]      ; VGA_R[1]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[2]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[3]    ; 8.209 ;       ;       ; 8.209 ;
; SW[1]      ; VGA_R[4]    ; 7.984 ; 7.984 ; 7.984 ; 7.984 ;
; SW[1]      ; VGA_R[5]    ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; SW[1]      ; VGA_R[6]    ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; SW[1]      ; VGA_R[7]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[8]    ; 7.974 ; 7.974 ; 7.974 ; 7.974 ;
; SW[1]      ; VGA_R[9]    ; 7.922 ; 7.922 ; 7.922 ; 7.922 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 9.773 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.028 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.354 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.384 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.384 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.348 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.352 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.352 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.362 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.362 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.028 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 6.763 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.028 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.354 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.384 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.384 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.358 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.348 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.378 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.352 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.352 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.362 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.362 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.028 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 9.773     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.028     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.354     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.384     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.384     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.348     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.352     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.352     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.362     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.362     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.028     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 6.763     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.028     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.354     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.384     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.384     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.358     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.348     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.378     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.352     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.352     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.362     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.362     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.028     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -1.855 ; -88.244       ;
; CMOS_PCLK                                                  ; 0.090  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7.087  ; 0.000         ;
; CLOCK_50                                                   ; 18.005 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.275 ; -6.020        ;
; CLOCK_50                                                   ; 0.215  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                        ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                                  ; 1.773 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.095 ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7.806 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                          ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.011 ; -29.859       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.767  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.383  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                  ; -1.222 ; -34.222       ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; CLOCK_50                                                   ; 9.000  ; 0.000         ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.630     ; 1.224      ;
; -1.855 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.628     ; 1.226      ;
; -1.830 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 1.164      ;
; -1.830 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 1.164      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.635     ; 1.126      ;
; -1.762 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.633     ; 1.128      ;
; -1.718 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.693     ; 1.057      ;
; -1.661 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.995      ;
; -1.660 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.994      ;
; -1.609 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.703     ; 0.938      ;
; -1.598 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.932      ;
; -1.598 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                                              ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.932      ;
; -1.598 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.932      ;
; -1.489 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.823      ;
; -1.488 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.822      ;
; -1.447 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.703     ; 0.776      ;
; -1.332 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.666      ;
; -1.330 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.698     ; 0.664      ;
; -1.326 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.705      ;
; -1.324 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.703      ;
; -1.321 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.700      ;
; -1.320 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.699      ;
; -1.320 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.699      ;
; -1.318 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.697      ;
; -1.209 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.583      ;
; -1.207 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.581      ;
; -1.206 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.620     ; 0.585      ;
; -1.206 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.580      ;
; -1.204 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.578      ;
; -1.204 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.578      ;
; -1.202 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.576      ;
; -1.200 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.574      ;
; -1.198 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.572      ;
; -1.195 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.625     ; 0.569      ;
; -1.043 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                           ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                                           ; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.685     ; 0.390      ;
; 9.329  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 0.707      ;
; 9.330  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 0.706      ;
; 9.331  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.004      ; 0.705      ;
; 9.435  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.597      ;
; 9.439  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.593      ;
; 9.509  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 0.522      ;
; 35.908 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 4.119      ;
; 36.145 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.882      ;
; 36.208 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.819      ;
; 36.244 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.783      ;
; 36.275 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.752      ;
; 36.470 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.557      ;
; 36.597 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.437      ;
; 36.600 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.434      ;
; 36.704 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.323      ;
; 36.714 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.320      ;
; 36.717 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.317      ;
; 36.719 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.005     ; 3.308      ;
; 36.745 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.290      ;
; 36.746 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.289      ;
; 36.747 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.288      ;
; 36.810 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.219      ;
; 36.813 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.216      ;
; 36.830 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.199      ;
; 36.833 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.196      ;
; 36.854 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.178      ;
; 36.862 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.173      ;
; 36.863 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.172      ;
; 36.864 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 3.171      ;
; 36.909 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.125      ;
; 36.912 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 3.122      ;
; 36.936 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.093      ;
; 36.939 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 3.090      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.090 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.932      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.186 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.846      ;
; 0.256 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.776      ;
; 0.261 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.771      ;
; 0.262 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.770      ;
; 0.290 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.742      ;
; 0.295 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.737      ;
; 0.315 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.717      ;
; 0.320 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.712      ;
; 0.341 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.018      ; 0.709      ;
; 0.347 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.685      ;
; 0.397 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.635      ;
; 0.402 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.630      ;
; 0.424 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.608      ;
; 0.427 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.605      ;
; 0.430 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.602      ;
; 0.432 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.590      ;
; 0.456 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.566      ;
; 0.459 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.563      ;
; 0.460 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.572      ;
; 0.460 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.572      ;
; 0.465 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.567      ;
; 0.474 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.037      ; 0.595      ;
; 0.485 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.547      ;
; 0.498 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.534      ;
; 0.503 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.529      ;
; 0.512 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.520      ;
; 0.518 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.514      ;
; 0.541 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.481      ;
; 0.545 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.477      ;
; 0.546 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.476      ;
; 0.551 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.471      ;
; 0.553 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; -0.010     ; 0.469      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 1.000        ; 0.000      ; 0.367      ;
; 1.386 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.663      ; 1.309      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.663      ; 1.304      ;
; 1.556 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.663      ; 1.139      ;
; 1.556 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.663      ; 1.139      ;
; 1.561 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.663      ; 1.134      ;
; 1.980 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.719      ;
; 1.985 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.714      ;
; 2.150 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.549      ;
; 2.150 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.549      ;
; 2.155 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.544      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 7.087 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.949      ;
; 7.088 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.954      ;
; 7.088 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.954      ;
; 7.089 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.947      ;
; 7.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.941      ;
; 7.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.939      ;
; 7.101 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.935      ;
; 7.103 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.933      ;
; 7.141 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.901      ;
; 7.141 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.901      ;
; 7.146 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.890      ;
; 7.148 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.888      ;
; 7.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.865      ;
; 7.170 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.866      ;
; 7.172 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.863      ;
; 7.172 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.864      ;
; 7.220 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.822      ;
; 7.220 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.822      ;
; 7.227 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.821      ;
; 7.229 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.819      ;
; 7.229 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.807      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.817      ;
; 7.231 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.805      ;
; 7.235 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.798      ;
; 7.237 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 2.796      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.239 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.809      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.803      ;
; 7.265 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.771      ;
; 7.267 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.769      ;
; 7.269 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.773      ;
; 7.269 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.773      ;
; 7.273 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.759      ;
; 7.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.765      ;
; 7.277 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.765      ;
; 7.281 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.751      ;
; 7.287 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.745      ;
; 7.288 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.747      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.745      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.290 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.758      ;
; 7.301 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.735      ;
; 7.303 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.004      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.717      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.717      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.048      ; 2.733      ;
; 7.314 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.049      ; 2.734      ;
; 7.317 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.725      ;
; 7.317 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.725      ;
; 7.332 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.700      ;
; 7.335 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.011      ; 2.708      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.686      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.686      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.675      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.676      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.675      ;
; 7.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 2.675      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
; 7.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                      ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.044      ; 2.685      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.005 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.032      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.023 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.014      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.175 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.857      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.198 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.834      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.216 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.816      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.225 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.807      ;
; 18.274 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.758      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.285 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.747      ;
; 18.309 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.723      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.320 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.717      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
; 18.335 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 1.702      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.275 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.544      ;
; -1.270 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.549      ;
; -1.270 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.549      ;
; -1.105 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.714      ;
; -1.100 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.719      ;
; -0.681 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.663      ; 1.134      ;
; -0.676 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.663      ; 1.139      ;
; -0.676 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.663      ; 1.139      ;
; -0.511 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.663      ; 1.304      ;
; -0.506 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.663      ; 1.309      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                           ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.367      ;
; 0.327  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.469      ;
; 0.329  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.471      ;
; 0.334  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.476      ;
; 0.335  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.477      ;
; 0.339  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.481      ;
; 0.362  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.514      ;
; 0.368  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.520      ;
; 0.377  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.529      ;
; 0.382  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.534      ;
; 0.385  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.537      ;
; 0.395  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.547      ;
; 0.406  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.037      ; 0.595      ;
; 0.415  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.567      ;
; 0.420  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.572      ;
; 0.420  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.572      ;
; 0.421  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.563      ;
; 0.424  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.566      ;
; 0.448  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                   ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.590      ;
; 0.450  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.602      ;
; 0.453  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.605      ;
; 0.456  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.608      ;
; 0.478  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.630      ;
; 0.533  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.685      ;
; 0.539  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.018      ; 0.709      ;
; 0.560  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.712      ;
; 0.565  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.717      ;
; 0.585  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.737      ;
; 0.590  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                         ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.742      ;
; 0.618  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.770      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; 0.000      ; 0.846      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
; 0.790  ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state                                                          ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; CMOS_PCLK                                                  ; CMOS_PCLK   ; 0.000        ; -0.010     ; 0.932      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.355 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.385 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.439 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.493 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.501 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.656      ;
; 0.511 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.514 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.525 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.677      ;
; 0.528 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.536 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.691      ;
; 0.539 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.691      ;
; 0.549 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.702      ;
; 0.550 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.702      ;
; 0.558 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.712      ;
; 0.563 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.715      ;
; 0.571 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.725      ;
; 0.574 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.726      ;
; 0.574 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.726      ;
; 0.577 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.729      ;
; 0.584 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.587 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.737      ;
; 0.593 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.745      ;
; 0.595 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.742      ;
; 0.598 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.750      ;
; 0.605 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.609 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.765      ;
; 0.619 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.772      ;
; 0.620 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.772      ;
; 0.622 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.772      ;
; 0.628 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.630 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.777      ;
; 0.630 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.777      ;
; 0.633 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.640 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.641 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.654 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.655 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.659 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.659 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.660 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.807      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                              ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                          ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[10]                                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.262 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.271 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.423      ;
; 0.289 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.298 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.317 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.467      ;
; 0.321 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.471      ;
; 0.321 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.472      ;
; 0.330 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|delayed_wrptr_g[2]                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.335 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.486      ;
; 0.336 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.489      ;
; 0.337 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.490      ;
; 0.353 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[0]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[2]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[4]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|hcnt[7]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[6]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga|vcnt[8]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                      ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                            ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                       ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[0]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1011                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                                             ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sys_r_wn                                                                                           ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                                      ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[14]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0101                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0011                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[8] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[10]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0100                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0101                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.411      ;
; 0.264 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.416      ;
; 0.291 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.454      ;
; 0.307 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.459      ;
; 0.324 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.474      ;
; 0.326 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.0111                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1000                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.476      ;
; 0.326 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.480      ;
; 0.329 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0110                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.0111                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.334 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|sdram_ref_req                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|work_state_r.1010                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.487      ;
; 0.339 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.490      ;
; 0.339 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.490      ;
; 0.340 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|alt_synch_pipe_qdb:rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a[2] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.491      ;
; 0.342 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.494      ;
; 0.346 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.497      ;
; 0.347 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.498      ;
; 0.357 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.511      ;
; 0.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[3]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[5]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[5]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[8]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[8]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8]   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[6]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[6]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[4]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[4]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[2]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[2]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1000                                                                                                    ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|init_state_r.1001                                                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                         ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[8]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[8]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[10]                                                                                                        ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_200us[10]                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[2]                                                                                                          ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001|cnt_15us[2]                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.773 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.694      ; 0.953      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.780 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.667      ; 0.919      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.796 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.704      ; 0.940      ;
; 1.891 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.685      ; 0.826      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 4.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 0.941      ;
; 4.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 0.941      ;
; 4.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 0.941      ;
; 4.095 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.004      ; 0.941      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|p0addr                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 4.097 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.938      ;
; 6.245 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.182      ;
; 6.245 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.182      ;
; 6.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.172      ;
; 6.255 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.172      ;
; 6.258 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.169      ;
; 6.258 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.169      ;
; 6.277 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.150      ;
; 6.277 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.150      ;
; 6.304 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.123      ;
; 6.304 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.123      ;
; 6.333 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.094      ;
; 6.333 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.094      ;
; 6.345 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.082      ;
; 6.345 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.082      ;
; 6.363 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.064      ;
; 6.363 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.064      ;
; 6.380 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.047      ;
; 6.380 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.047      ;
; 6.399 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.028      ;
; 6.399 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.028      ;
; 6.419 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.008      ;
; 6.419 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.008      ;
; 6.425 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.002      ;
; 6.425 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.605     ; 2.002      ;
; 6.527 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.895      ;
; 6.527 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.895      ;
; 6.565 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.857      ;
; 6.565 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.857      ;
; 6.607 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.815      ;
; 6.607 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.815      ;
; 6.614 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.808      ;
; 6.614 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.808      ;
; 6.626 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.796      ;
; 6.626 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.796      ;
; 6.637 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.785      ;
; 6.637 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.785      ;
; 6.656 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.766      ;
; 6.656 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.766      ;
; 6.687 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.735      ;
; 6.687 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                               ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.735      ;
; 6.694 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.728      ;
; 6.694 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.728      ;
; 6.702 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.720      ;
; 6.702 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.720      ;
; 6.752 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr1                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.670      ;
; 6.752 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                                                                                                                    ; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.610     ; 1.670      ;
; 8.287 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 1.763      ;
; 8.287 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 1.763      ;
; 8.287 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 1.763      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.293 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                     ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 1.758      ;
; 8.310 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.742      ;
; 8.310 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.742      ;
; 8.310 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.742      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.316 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.737      ;
; 8.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.684      ;
; 8.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.684      ;
; 8.368 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[7]             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 1.684      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|parity11       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
; 8.374 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 1.679      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.806 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.064      ; 2.257      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.829 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.236      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.887 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.178      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.923 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.066      ; 2.142      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 7.946 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.121      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.004 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.068      ; 2.063      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.286 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.763      ;
; 8.298 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 1.749      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.309 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.742      ;
; 8.321 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.728      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.367 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.019      ; 1.684      ;
; 8.379 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.017      ; 1.670      ;
; 8.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 1.665      ;
; 8.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.016      ; 1.665      ;
; 8.403 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.641      ;
; 8.403 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.641      ;
; 8.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 1.644      ;
; 8.406 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 1.644      ;
; 8.407 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 1.638      ;
; 8.407 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 1.638      ;
; 8.407 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 1.638      ;
; 8.407 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.013      ; 1.638      ;
; 8.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.629      ;
; 8.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.629      ;
; 8.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.629      ;
; 8.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.012      ; 1.629      ;
; 8.426 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.620      ;
; 8.426 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.620      ;
; 8.430 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 1.617      ;
; 8.430 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 1.617      ;
; 8.430 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 1.617      ;
; 8.430 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.015      ; 1.617      ;
; 8.438 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.608      ;
; 8.438 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.608      ;
; 8.438 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.608      ;
; 8.438 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.608      ;
; 8.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.018      ; 1.586      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                 ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.011 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.685      ; 0.826      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.916 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.704      ; 0.940      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.900 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.667      ; 0.919      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
; -0.893 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2 ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.694      ; 0.953      ;
+--------+---------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.767 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.784 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.942      ;
; 0.805 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.963      ;
; 0.805 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.963      ;
; 0.805 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.963      ;
; 0.805 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.963      ;
; 0.894 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.052      ;
; 0.894 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                            ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.052      ;
; 0.894 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.052      ;
; 0.894 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                              ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.052      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                    ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.002 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.165      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                      ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                          ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.009 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.172      ;
; 1.021 ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|sysrst_nr2                                                    ; CAM_SDRAM_VGA:top|CAM:cam|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                               ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.173      ;
; 1.384 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.550      ;
; 1.384 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.550      ;
; 1.384 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.550      ;
; 1.384 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.550      ;
; 1.392 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.559      ;
; 1.392 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.559      ;
; 1.392 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.559      ;
; 1.392 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.559      ;
; 1.396 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.562      ;
; 1.396 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.562      ;
; 1.416 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.586      ;
; 1.416 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.586      ;
; 1.442 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.608      ;
; 1.442 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.608      ;
; 1.442 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.608      ;
; 1.442 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.608      ;
; 1.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.617      ;
; 1.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.617      ;
; 1.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.617      ;
; 1.450 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.617      ;
; 1.454 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.620      ;
; 1.454 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.620      ;
; 1.465 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.629      ;
; 1.465 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.629      ;
; 1.465 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.629      ;
; 1.465 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.629      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.638      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.638      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.638      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.638      ;
; 1.474 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.644      ;
; 1.474 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.644      ;
; 1.477 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[8]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.641      ;
; 1.477 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[9]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.641      ;
; 1.497 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.665      ;
; 1.497 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.665      ;
; 1.501 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.670      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[1]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.513 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[4]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.684      ;
; 1.559 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.728      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[3]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[2]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[6]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[7]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[5]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
; 1.571 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|rdptr_g[0]                                                ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.742      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.383 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.550      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.391 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.559      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.409 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.578      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.415 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.586      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.441 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.608      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.449 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 1.617      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[7]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[6]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[9]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[8]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[6] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[9] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[8] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[7] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.464 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.629      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[2]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[3]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[4]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[5]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.467 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 1.636      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[3]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[2]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[5]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[4]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[4] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[3] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[2] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.472 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[7]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.638      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[1]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|delayed_wrptr_g[0]                                        ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[6]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.473 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[8]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.019      ; 1.644      ;
; 1.490 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_re9:dffpipe7|dffe8a[5] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.657      ;
; 1.490 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.657      ;
; 1.490 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[0]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.657      ;
; 1.490 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_bwp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.657      ;
; 1.490 ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|dffpipe_oe9:ws_brp|dffe19a[1]                             ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 1.657      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_VALID        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oCLK         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Frame_valid       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|byte_state        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CAM_SDRAM_VGA:top|CAM:cam|CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; CMOS_PCLK|combout                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_VALID|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oCLK|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[0]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[10]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[11]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[12]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[13]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[14]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[15]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[1]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[2]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[4]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[5]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[6]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CMOS_PCLK ; Rise       ; top|cam|u_CMOS_Capture|CMOS_oDATA[7]|clk                                ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[0]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[10] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[11] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[12] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[13] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[14] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[15] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[16] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[17] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[18] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[19] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[1]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[20] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[21] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[22] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[2]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[3]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[4]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[5]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[6]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[7]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[8]  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CAM_SDRAM_VGA:top|system_ctrl:my_system_ctrl|system_delay:u_system_delay|cnt[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[0]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[10]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[11]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[12]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[13]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[14]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[15]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[16]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[17]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[18]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[19]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[1]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[20]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[21]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[22]|clk                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[2]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[3]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[4]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[5]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top|my_system_ctrl|u_system_delay|cnt[6]|clk                                     ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                          ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5an1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_i9n1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 2.370 ; 2.370 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 2.277 ; 2.277 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 2.260 ; 2.260 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 2.214 ; 2.214 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 2.226 ; 2.226 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 2.303 ; 2.303 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 2.370 ; 2.370 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 2.250 ; 2.250 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 2.204 ; 2.204 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 2.827 ; 2.827 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 2.771 ; 2.771 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 4.616 ; 4.616 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.137 ; 4.137 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.832 ; 3.832 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.078 ; 4.078 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.867 ; 3.867 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.937 ; 3.937 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.865 ; 3.865 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.870 ; 3.870 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.137 ; 4.137 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.989 ; 3.989 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.048 ; 4.048 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.946 ; 3.946 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.993 ; 3.993 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.946 ; 3.946 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -1.973 ; -1.973 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -1.973 ; -1.973 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -2.134 ; -2.134 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -2.031 ; -2.031 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -2.067 ; -2.067 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -2.018 ; -2.018 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -2.126 ; -2.126 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -2.006 ; -2.006 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -1.984 ; -1.984 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -2.037 ; -2.037 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -2.070 ; -2.070 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.677 ; -3.677 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.712 ; -3.712 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.958 ; -3.958 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.817 ; -3.817 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.745 ; -3.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.750 ; -3.750 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.677 ; -3.677 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.017 ; -4.017 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.869 ; -3.869 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.928 ; -3.928 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.873 ; -3.873 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.954 ; -3.954 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.929 ; -3.929 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 4.651  ; 4.651  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 5.447  ; 5.447  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 4.877  ; 4.877  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 4.435  ; 4.435  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 5.447  ; 5.447  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 4.816  ; 4.816  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 5.269  ; 5.269  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 4.772  ; 4.772  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 4.411  ; 4.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 4.346  ; 4.346  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 4.148  ; 4.148  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 4.206  ; 4.206  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 4.149  ; 4.149  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.974  ; 3.974  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.146  ; 4.146  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 10.766 ; 10.766 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 10.766 ; 10.766 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 10.195 ; 10.195 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 9.423  ; 9.423  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 8.477  ; 8.477  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 7.601  ; 7.601  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 6.876  ; 6.876  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.936  ; 3.936  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 10.966 ; 10.966 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 10.966 ; 10.966 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 10.351 ; 10.351 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 9.416  ; 9.416  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 8.546  ; 8.546  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 7.740  ; 7.740  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 6.964  ; 6.964  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.502  ; 3.502  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 11.051 ; 11.051 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 11.051 ; 11.051 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 10.536 ; 10.536 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 9.387  ; 9.387  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 7.830  ; 7.830  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 7.213  ; 7.213  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.546  ; 3.546  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.070  ; 3.070  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.786  ; 2.786  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.809  ; 2.809  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.069  ; 3.069  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.070  ; 3.070  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.778  ; 2.778  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.200  ; 3.200  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.834  ; 2.834  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.771  ; 2.771  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.794  ; 2.794  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.670  ; 2.670  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.812  ; 2.812  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.025  ; 3.025  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.981  ; 2.981  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.008  ; 3.008  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 2.821  ; 2.821  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 4.248  ; 4.248  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.769  ; 3.769  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 4.223  ; 4.223  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.802  ; 3.802  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.577  ; 3.577  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.388  ; 3.388  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.187  ; 3.187  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.502  ; 3.502  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.505  ; 3.505  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.302  ; 3.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.192  ; 3.192  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.411  ; 3.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 4.481  ; 4.481  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.509  ; 3.509  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.411  ; 3.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.366  ; 3.366  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.792  ; 3.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.366  ; 3.366  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.328  ; 3.328  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.150  ; 3.150  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.763  ; 3.763  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.389  ; 3.389  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.508  ; 3.508  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.786  ; 2.786  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.809  ; 2.809  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.069  ; 3.069  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.070  ; 3.070  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.778  ; 2.778  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.200  ; 3.200  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.670  ; 2.670  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.834  ; 2.834  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.771  ; 2.771  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.794  ; 2.794  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.670  ; 2.670  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.812  ; 2.812  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.025  ; 3.025  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.981  ; 2.981  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.008  ; 3.008  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 3.777 ; 3.777 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 3.767 ; 3.767 ;       ;
; SW[0]      ; VGA_B[4]    ; 3.879 ; 3.879 ; 3.879 ; 3.879 ;
; SW[0]      ; VGA_B[5]    ; 3.867 ; 3.867 ; 3.867 ; 3.867 ;
; SW[0]      ; VGA_B[6]    ; 3.855 ; 3.855 ; 3.855 ; 3.855 ;
; SW[0]      ; VGA_B[7]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_B[8]    ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; VGA_B[9]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_G[0]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[4]    ; 4.077 ; 4.077 ; 4.077 ; 4.077 ;
; SW[0]      ; VGA_G[5]    ; 4.025 ; 4.025 ; 4.025 ; 4.025 ;
; SW[0]      ; VGA_G[6]    ; 3.904 ; 3.904 ; 3.904 ; 3.904 ;
; SW[0]      ; VGA_G[7]    ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; SW[0]      ; VGA_G[8]    ; 3.761 ; 3.761 ; 3.761 ; 3.761 ;
; SW[0]      ; VGA_G[9]    ; 3.957 ; 3.957 ; 3.957 ; 3.957 ;
; SW[0]      ; VGA_R[0]    ;       ; 4.178 ; 4.178 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 4.153 ; 4.153 ;       ;
; SW[0]      ; VGA_R[4]    ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; SW[0]      ; VGA_R[5]    ; 4.067 ; 4.067 ; 4.067 ; 4.067 ;
; SW[0]      ; VGA_R[6]    ; 3.941 ; 3.941 ; 3.941 ; 3.941 ;
; SW[0]      ; VGA_R[7]    ; 3.992 ; 3.992 ; 3.992 ; 3.992 ;
; SW[0]      ; VGA_R[8]    ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[0]      ; VGA_R[9]    ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; SW[1]      ; VGA_B[0]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[1]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[2]    ; 3.867 ;       ;       ; 3.867 ;
; SW[1]      ; VGA_B[3]    ; 3.857 ;       ;       ; 3.857 ;
; SW[1]      ; VGA_B[4]    ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; SW[1]      ; VGA_B[5]    ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[1]      ; VGA_B[6]    ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[1]      ; VGA_B[7]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_B[8]    ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; SW[1]      ; VGA_B[9]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_G[0]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[1]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[2]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[3]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[4]    ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; SW[1]      ; VGA_G[5]    ; 3.933 ; 3.933 ; 3.933 ; 3.933 ;
; SW[1]      ; VGA_G[6]    ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; SW[1]      ; VGA_G[7]    ; 3.770 ; 3.770 ; 3.770 ; 3.770 ;
; SW[1]      ; VGA_G[8]    ; 3.737 ; 3.737 ; 3.737 ; 3.737 ;
; SW[1]      ; VGA_G[9]    ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[1]      ; VGA_R[0]    ; 4.268 ;       ;       ; 4.268 ;
; SW[1]      ; VGA_R[1]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[2]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[3]    ; 4.243 ;       ;       ; 4.243 ;
; SW[1]      ; VGA_R[4]    ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; SW[1]      ; VGA_R[5]    ; 4.043 ; 4.043 ; 4.043 ; 4.043 ;
; SW[1]      ; VGA_R[6]    ; 3.889 ; 3.889 ; 3.889 ; 3.889 ;
; SW[1]      ; VGA_R[7]    ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; SW[1]      ; VGA_R[8]    ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; SW[1]      ; VGA_R[9]    ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 3.777 ; 3.777 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 3.767 ; 3.767 ;       ;
; SW[0]      ; VGA_B[4]    ; 3.879 ; 3.879 ; 3.879 ; 3.879 ;
; SW[0]      ; VGA_B[5]    ; 3.867 ; 3.867 ; 3.867 ; 3.867 ;
; SW[0]      ; VGA_B[6]    ; 3.855 ; 3.855 ; 3.855 ; 3.855 ;
; SW[0]      ; VGA_B[7]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_B[8]    ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; VGA_B[9]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_G[0]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[4]    ; 4.077 ; 4.077 ; 4.077 ; 4.077 ;
; SW[0]      ; VGA_G[5]    ; 4.025 ; 4.025 ; 4.025 ; 4.025 ;
; SW[0]      ; VGA_G[6]    ; 3.904 ; 3.904 ; 3.904 ; 3.904 ;
; SW[0]      ; VGA_G[7]    ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; SW[0]      ; VGA_G[8]    ; 3.761 ; 3.761 ; 3.761 ; 3.761 ;
; SW[0]      ; VGA_G[9]    ; 3.957 ; 3.957 ; 3.957 ; 3.957 ;
; SW[0]      ; VGA_R[0]    ;       ; 4.178 ; 4.178 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 4.153 ; 4.153 ;       ;
; SW[0]      ; VGA_R[4]    ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; SW[0]      ; VGA_R[5]    ; 4.067 ; 4.067 ; 4.067 ; 4.067 ;
; SW[0]      ; VGA_R[6]    ; 3.941 ; 3.941 ; 3.941 ; 3.941 ;
; SW[0]      ; VGA_R[7]    ; 3.992 ; 3.992 ; 3.992 ; 3.992 ;
; SW[0]      ; VGA_R[8]    ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[0]      ; VGA_R[9]    ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; SW[1]      ; VGA_B[0]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[1]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[2]    ; 3.867 ;       ;       ; 3.867 ;
; SW[1]      ; VGA_B[3]    ; 3.857 ;       ;       ; 3.857 ;
; SW[1]      ; VGA_B[4]    ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; SW[1]      ; VGA_B[5]    ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[1]      ; VGA_B[6]    ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[1]      ; VGA_B[7]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_B[8]    ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; SW[1]      ; VGA_B[9]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_G[0]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[1]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[2]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[3]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[4]    ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; SW[1]      ; VGA_G[5]    ; 3.933 ; 3.933 ; 3.933 ; 3.933 ;
; SW[1]      ; VGA_G[6]    ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; SW[1]      ; VGA_G[7]    ; 3.770 ; 3.770 ; 3.770 ; 3.770 ;
; SW[1]      ; VGA_G[8]    ; 3.737 ; 3.737 ; 3.737 ; 3.737 ;
; SW[1]      ; VGA_G[9]    ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[1]      ; VGA_R[0]    ; 4.268 ;       ;       ; 4.268 ;
; SW[1]      ; VGA_R[1]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[2]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[3]    ; 4.243 ;       ;       ; 4.243 ;
; SW[1]      ; VGA_R[4]    ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; SW[1]      ; VGA_R[5]    ; 4.043 ; 4.043 ; 4.043 ; 4.043 ;
; SW[1]      ; VGA_R[6]    ; 3.889 ; 3.889 ; 3.889 ; 3.889 ;
; SW[1]      ; VGA_R[7]    ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; SW[1]      ; VGA_R[8]    ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; SW[1]      ; VGA_R[9]    ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 4.523 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.931 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.119 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.119 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.084 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.099 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.931 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 3.226 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.931 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.119 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.119 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.093 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.084 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.114 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.089 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.099 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.931 ;      ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 4.523     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.931     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.119     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.119     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.084     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.099     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.931     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; CMOS_SDAT    ; CLOCK_50   ; 3.226     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.931     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.119     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.119     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.093     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.084     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.114     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.089     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.099     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.099     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.931     ;           ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                            ; -4.505   ; -2.093 ; 1.773    ; -1.703  ; -1.222              ;
;  CLOCK_50                                                   ; 15.638   ; 0.215  ; N/A      ; N/A     ; 9.000               ;
;  CMOS_PCLK                                                  ; -0.774   ; -2.093 ; 1.773    ; -1.703  ; -1.222              ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -4.505   ; 0.215  ; 5.673    ; 0.767   ; 17.873              ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.434    ; 0.215  ; 3.073    ; 1.383   ; 2.873               ;
; Design-wide TNS                                             ; -229.878 ; -9.642 ; 0.0      ; -48.075 ; -34.222             ;
;  CLOCK_50                                                   ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                  ; -19.740  ; -9.642 ; 0.000    ; -48.075 ; -34.222             ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -210.138 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; 3.980 ; 3.980 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; 3.815 ; 3.815 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; 3.666 ; 3.666 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; 3.619 ; 3.619 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; 3.700 ; 3.700 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; 3.837 ; 3.837 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; 3.980 ; 3.980 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; 3.723 ; 3.723 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; 3.615 ; 3.615 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; 4.872 ; 4.872 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; 4.704 ; 4.704 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; 8.220 ; 8.220 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.418 ; 6.418 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.562 ; 6.562 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.676 ; 6.676 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.539 ; 6.539 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.572 ; 6.572 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.369 ; 6.369 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.745 ; 6.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.854 ; 6.854 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.654 ; 6.654 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.895 ; 6.895 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.847 ; 6.847 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.674 ; 6.674 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.573 ; 6.573 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_DB[*]   ; CMOS_PCLK  ; -1.973 ; -1.973 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[0]  ; CMOS_PCLK  ; -1.973 ; -1.973 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[1]  ; CMOS_PCLK  ; -2.134 ; -2.134 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[2]  ; CMOS_PCLK  ; -2.031 ; -2.031 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[3]  ; CMOS_PCLK  ; -2.067 ; -2.067 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[4]  ; CMOS_PCLK  ; -2.018 ; -2.018 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[5]  ; CMOS_PCLK  ; -2.126 ; -2.126 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[6]  ; CMOS_PCLK  ; -2.006 ; -2.006 ; Rise       ; CMOS_PCLK                                                  ;
;  CMOS_DB[7]  ; CMOS_PCLK  ; -1.984 ; -1.984 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_HREF    ; CMOS_PCLK  ; -2.037 ; -2.037 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_VSYNC   ; CMOS_PCLK  ; -2.070 ; -2.070 ; Rise       ; CMOS_PCLK                                                  ;
; CMOS_SDAT    ; CLOCK_50   ; -4.243 ; -4.243 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.677 ; -3.677 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.712 ; -3.712 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.958 ; -3.958 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.817 ; -3.817 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.745 ; -3.745 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.750 ; -3.750 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.677 ; -3.677 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.017 ; -4.017 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.869 ; -3.869 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.928 ; -3.928 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.873 ; -3.873 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.954 ; -3.954 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.929 ; -3.929 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.826 ; -3.826 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.818 ; -3.818 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 9.894  ; 9.894  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 2.695  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 10.061 ; 10.061 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 10.436 ; 10.436 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 9.000  ; 9.000  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 10.864 ; 10.864 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 10.796 ; 10.796 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 9.871  ; 9.871  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 8.963  ; 8.963  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 8.483  ; 8.483  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.709  ; 8.709  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.995  ; 8.995  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.508  ; 8.508  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 8.021  ; 8.021  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 8.511  ; 8.511  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 8.500  ; 8.500  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 24.234 ; 24.234 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 24.234 ; 24.234 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 22.852 ; 22.852 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.013 ; 21.013 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 18.786 ; 18.786 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 16.716 ; 16.716 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 14.965 ; 14.965 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 8.121  ; 8.121  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 24.678 ; 24.678 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 24.678 ; 24.678 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.171 ; 23.171 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 20.996 ; 20.996 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 18.905 ; 18.905 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 16.957 ; 16.957 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 15.121 ; 15.121 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 7.095  ; 7.095  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 24.881 ; 24.881 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 24.881 ; 24.881 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.577 ; 23.577 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 20.882 ; 20.882 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 18.701 ; 18.701 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 17.167 ; 17.167 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 15.683 ; 15.683 ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 7.245  ; 7.245  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 2.695  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.204  ; 6.204  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.627  ; 5.627  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.064  ; 6.064  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.516  ; 5.516  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.204  ; 6.204  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.757  ; 5.757  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.411  ; 5.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.099  ; 6.099  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.515  ; 5.515  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.096  ; 6.096  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.991  ; 5.991  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.059  ; 6.059  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.419  ; 6.419  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.702  ; 5.702  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.726  ; 5.726  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.624  ; 5.624  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.471  ; 5.471  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.853  ; 5.853  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.884  ; 5.884  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.621  ; 5.621  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.302  ; 5.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.626  ; 5.626  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.072  ; 6.072  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.134  ; 6.134  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.093  ; 6.093  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.063  ; 6.063  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.380  ; 6.380  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.097  ; 6.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.058  ; 6.058  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.056  ; 6.056  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.226  ; 6.226  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; CMOS_SCLK      ; CLOCK_50   ; 2.821  ; 2.821  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ; 1.276  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 4.248  ; 4.248  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.769  ; 3.769  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 4.223  ; 4.223  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.802  ; 3.802  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.577  ; 3.577  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.388  ; 3.388  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.187  ; 3.187  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.502  ; 3.502  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.505  ; 3.505  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.302  ; 3.302  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.192  ; 3.192  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.411  ; 3.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[4]      ; CLOCK_50   ; 4.481  ; 4.481  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.509  ; 3.509  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.411  ; 3.411  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLANK      ; CLOCK_50   ; 3.366  ; 3.366  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_G[*]       ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.792  ; 3.792  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.366  ; 3.366  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.328  ; 3.328  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HS         ; CLOCK_50   ; 3.150  ; 3.150  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_R[*]       ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[4]      ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.763  ; 3.763  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.389  ; 3.389  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.508  ; 3.508  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
;  VGA_R[9]      ; CLOCK_50   ; 3.220  ; 3.220  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VS         ; CLOCK_50   ; 3.325  ; 3.325  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK      ; CLOCK_50   ;        ; 1.276  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.786  ; 2.786  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.809  ; 2.809  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.069  ; 3.069  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.751  ; 2.751  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.070  ; 3.070  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.734  ; 2.734  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.988  ; 2.988  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.778  ; 2.778  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.061  ; 3.061  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.961  ; 2.961  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.333  ; 3.333  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.200  ; 3.200  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.874  ; 2.874  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.670  ; 2.670  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.823  ; 2.823  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.834  ; 2.834  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.771  ; 2.771  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.898  ; 2.898  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.794  ; 2.794  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.670  ; 2.670  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.812  ; 2.812  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.025  ; 3.025  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.981  ; 2.981  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.008  ; 3.008  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.985  ; 2.985  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.097  ; 3.097  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.096 ;        ; Rise       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.096 ; Fall       ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 7.652 ; 7.652 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 7.297 ; 7.297 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 7.287 ; 7.287 ;       ;
; SW[0]      ; VGA_B[4]    ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; SW[0]      ; VGA_B[5]    ; 7.435 ; 7.435 ; 7.435 ; 7.435 ;
; SW[0]      ; VGA_B[6]    ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; SW[0]      ; VGA_B[7]    ; 7.405 ; 7.405 ; 7.405 ; 7.405 ;
; SW[0]      ; VGA_B[8]    ; 7.389 ; 7.389 ; 7.389 ; 7.389 ;
; SW[0]      ; VGA_B[9]    ; 7.419 ; 7.419 ; 7.419 ; 7.419 ;
; SW[0]      ; VGA_G[0]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 7.883 ; 7.883 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 7.870 ; 7.870 ;       ;
; SW[0]      ; VGA_G[4]    ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; SW[0]      ; VGA_G[5]    ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; SW[0]      ; VGA_G[6]    ; 7.570 ; 7.570 ; 7.570 ; 7.570 ;
; SW[0]      ; VGA_G[7]    ; 7.434 ; 7.434 ; 7.434 ; 7.434 ;
; SW[0]      ; VGA_G[8]    ; 7.208 ; 7.208 ; 7.208 ; 7.208 ;
; SW[0]      ; VGA_G[9]    ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; SW[0]      ; VGA_R[0]    ;       ; 8.082 ; 8.082 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 8.062 ; 8.062 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 8.049 ; 8.049 ;       ;
; SW[0]      ; VGA_R[4]    ; 8.104 ; 8.104 ; 8.104 ; 8.104 ;
; SW[0]      ; VGA_R[5]    ; 7.896 ; 7.896 ; 7.896 ; 7.896 ;
; SW[0]      ; VGA_R[6]    ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; SW[0]      ; VGA_R[7]    ; 7.645 ; 7.645 ; 7.645 ; 7.645 ;
; SW[0]      ; VGA_R[8]    ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; SW[0]      ; VGA_R[9]    ; 7.762 ; 7.762 ; 7.762 ; 7.762 ;
; SW[1]      ; VGA_B[0]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[1]    ; 7.812 ;       ;       ; 7.812 ;
; SW[1]      ; VGA_B[2]    ; 7.457 ;       ;       ; 7.457 ;
; SW[1]      ; VGA_B[3]    ; 7.447 ;       ;       ; 7.447 ;
; SW[1]      ; VGA_B[4]    ; 7.337 ; 7.337 ; 7.337 ; 7.337 ;
; SW[1]      ; VGA_B[5]    ; 7.319 ; 7.319 ; 7.319 ; 7.319 ;
; SW[1]      ; VGA_B[6]    ; 7.316 ; 7.316 ; 7.316 ; 7.316 ;
; SW[1]      ; VGA_B[7]    ; 7.289 ; 7.289 ; 7.289 ; 7.289 ;
; SW[1]      ; VGA_B[8]    ; 7.272 ; 7.272 ; 7.272 ; 7.272 ;
; SW[1]      ; VGA_B[9]    ; 7.302 ; 7.302 ; 7.302 ; 7.302 ;
; SW[1]      ; VGA_G[0]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[1]    ; 8.043 ;       ;       ; 8.043 ;
; SW[1]      ; VGA_G[2]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[3]    ; 8.030 ;       ;       ; 8.030 ;
; SW[1]      ; VGA_G[4]    ; 7.778 ; 7.778 ; 7.778 ; 7.778 ;
; SW[1]      ; VGA_G[5]    ; 7.562 ; 7.562 ; 7.562 ; 7.562 ;
; SW[1]      ; VGA_G[6]    ; 7.729 ; 7.729 ; 7.729 ; 7.729 ;
; SW[1]      ; VGA_G[7]    ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
; SW[1]      ; VGA_G[8]    ; 7.112 ; 7.112 ; 7.112 ; 7.112 ;
; SW[1]      ; VGA_G[9]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[0]    ; 8.242 ;       ;       ; 8.242 ;
; SW[1]      ; VGA_R[1]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[2]    ; 8.222 ;       ;       ; 8.222 ;
; SW[1]      ; VGA_R[3]    ; 8.209 ;       ;       ; 8.209 ;
; SW[1]      ; VGA_R[4]    ; 7.984 ; 7.984 ; 7.984 ; 7.984 ;
; SW[1]      ; VGA_R[5]    ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; SW[1]      ; VGA_R[6]    ; 7.472 ; 7.472 ; 7.472 ; 7.472 ;
; SW[1]      ; VGA_R[7]    ; 7.524 ; 7.524 ; 7.524 ; 7.524 ;
; SW[1]      ; VGA_R[8]    ; 7.974 ; 7.974 ; 7.974 ; 7.974 ;
; SW[1]      ; VGA_R[9]    ; 7.922 ; 7.922 ; 7.922 ; 7.922 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; VGA_B[0]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[1]    ;       ; 3.946 ; 3.946 ;       ;
; SW[0]      ; VGA_B[2]    ;       ; 3.777 ; 3.777 ;       ;
; SW[0]      ; VGA_B[3]    ;       ; 3.767 ; 3.767 ;       ;
; SW[0]      ; VGA_B[4]    ; 3.879 ; 3.879 ; 3.879 ; 3.879 ;
; SW[0]      ; VGA_B[5]    ; 3.867 ; 3.867 ; 3.867 ; 3.867 ;
; SW[0]      ; VGA_B[6]    ; 3.855 ; 3.855 ; 3.855 ; 3.855 ;
; SW[0]      ; VGA_B[7]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_B[8]    ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; VGA_B[9]    ; 3.842 ; 3.842 ; 3.842 ; 3.842 ;
; SW[0]      ; VGA_G[0]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[1]    ;       ; 4.072 ; 4.072 ;       ;
; SW[0]      ; VGA_G[2]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[3]    ;       ; 4.060 ; 4.060 ;       ;
; SW[0]      ; VGA_G[4]    ; 4.077 ; 4.077 ; 4.077 ; 4.077 ;
; SW[0]      ; VGA_G[5]    ; 4.025 ; 4.025 ; 4.025 ; 4.025 ;
; SW[0]      ; VGA_G[6]    ; 3.904 ; 3.904 ; 3.904 ; 3.904 ;
; SW[0]      ; VGA_G[7]    ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; SW[0]      ; VGA_G[8]    ; 3.761 ; 3.761 ; 3.761 ; 3.761 ;
; SW[0]      ; VGA_G[9]    ; 3.957 ; 3.957 ; 3.957 ; 3.957 ;
; SW[0]      ; VGA_R[0]    ;       ; 4.178 ; 4.178 ;       ;
; SW[0]      ; VGA_R[1]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[2]    ;       ; 4.158 ; 4.158 ;       ;
; SW[0]      ; VGA_R[3]    ;       ; 4.153 ; 4.153 ;       ;
; SW[0]      ; VGA_R[4]    ; 4.164 ; 4.164 ; 4.164 ; 4.164 ;
; SW[0]      ; VGA_R[5]    ; 4.067 ; 4.067 ; 4.067 ; 4.067 ;
; SW[0]      ; VGA_R[6]    ; 3.941 ; 3.941 ; 3.941 ; 3.941 ;
; SW[0]      ; VGA_R[7]    ; 3.992 ; 3.992 ; 3.992 ; 3.992 ;
; SW[0]      ; VGA_R[8]    ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[0]      ; VGA_R[9]    ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; SW[1]      ; VGA_B[0]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[1]    ; 4.036 ;       ;       ; 4.036 ;
; SW[1]      ; VGA_B[2]    ; 3.867 ;       ;       ; 3.867 ;
; SW[1]      ; VGA_B[3]    ; 3.857 ;       ;       ; 3.857 ;
; SW[1]      ; VGA_B[4]    ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; SW[1]      ; VGA_B[5]    ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; SW[1]      ; VGA_B[6]    ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[1]      ; VGA_B[7]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_B[8]    ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; SW[1]      ; VGA_B[9]    ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; SW[1]      ; VGA_G[0]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[1]    ; 4.162 ;       ;       ; 4.162 ;
; SW[1]      ; VGA_G[2]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[3]    ; 4.150 ;       ;       ; 4.150 ;
; SW[1]      ; VGA_G[4]    ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; SW[1]      ; VGA_G[5]    ; 3.933 ; 3.933 ; 3.933 ; 3.933 ;
; SW[1]      ; VGA_G[6]    ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; SW[1]      ; VGA_G[7]    ; 3.770 ; 3.770 ; 3.770 ; 3.770 ;
; SW[1]      ; VGA_G[8]    ; 3.737 ; 3.737 ; 3.737 ; 3.737 ;
; SW[1]      ; VGA_G[9]    ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[1]      ; VGA_R[0]    ; 4.268 ;       ;       ; 4.268 ;
; SW[1]      ; VGA_R[1]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[2]    ; 4.248 ;       ;       ; 4.248 ;
; SW[1]      ; VGA_R[3]    ; 4.243 ;       ;       ; 4.243 ;
; SW[1]      ; VGA_R[4]    ; 4.121 ; 4.121 ; 4.121 ; 4.121 ;
; SW[1]      ; VGA_R[5]    ; 4.043 ; 4.043 ; 4.043 ; 4.043 ;
; SW[1]      ; VGA_R[6]    ; 3.889 ; 3.889 ; 3.889 ; 3.889 ;
; SW[1]      ; VGA_R[7]    ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; SW[1]      ; VGA_R[8]    ; 4.119 ; 4.119 ; 4.119 ; 4.119 ;
; SW[1]      ; VGA_R[9]    ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                   ; CLOCK_50                                                   ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; CMOS_PCLK                                                  ; 63       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7028     ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 66       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10135    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                   ; CLOCK_50                                                   ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; CMOS_PCLK                                                  ; 63       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 5        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                  ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7028     ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 66       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10135    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 33       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0        ; 15       ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 156      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 156      ; 15       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                                  ; 33       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0        ; 15       ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 156      ; 0        ; 3        ; 0        ;
; CLOCK_50                                                   ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 156      ; 15       ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 87    ; 87   ;
; Unconstrained Output Port Paths ; 1078  ; 1078 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 18 10:15:53 2024
Info: Command: quartus_sta DoAn -c DoAn
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5an1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_i9n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_pe9:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_oe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DoAn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]} {top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.505      -210.138 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -0.774       -19.740 CMOS_PCLK 
    Info (332119):     3.434         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    15.638         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.093        -9.642 CMOS_PCLK 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 2.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.196         0.000 CMOS_PCLK 
    Info (332119):     3.073         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     5.673         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -1.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.703       -48.075 CMOS_PCLK 
    Info (332119):     1.442         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     2.803         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -34.222 CMOS_PCLK 
    Info (332119):     2.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.855       -88.244 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.090         0.000 CMOS_PCLK 
    Info (332119):     7.087         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    18.005         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.275
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.275        -6.020 CMOS_PCLK 
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 1.773
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.773         0.000 CMOS_PCLK 
    Info (332119):     4.095         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     7.806         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -1.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.011       -29.859 CMOS_PCLK 
    Info (332119):     0.767         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     1.383         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -34.222 CMOS_PCLK 
    Info (332119):     2.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 top|my_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Sat May 18 10:15:54 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


