
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../../../yscripts/sail.ys' --

1. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at verilog/alu.v:85.2-158.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:160.2-171.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.2.1. Finding top of design hierarchy..
root of   2 design levels: top                 
root of   0 design levels: sign_mask_gen       
root of   0 design levels: csr_file            
root of   0 design levels: regfile             
root of   0 design levels: data_mem            
root of   0 design levels: instruction_memory  
root of   0 design levels: control             
root of   0 design levels: imm_gen             
root of   0 design levels: branch_predictor    
root of   0 design levels: ForwardingUnit      
root of   0 design levels: branch_decision     
root of   0 design levels: program_counter     
root of   0 design levels: alu                 
root of   0 design levels: mem_wb              
root of   0 design levels: ex_mem              
root of   0 design levels: id_ex               
root of   0 design levels: if_id               
root of   0 design levels: ALUControl          
root of   0 design levels: mux2to1             
root of   1 design levels: cpu                 
root of   0 design levels: adder               
Automatically selected top as design top module.

19.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

19.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

19.3. Executing PROC pass (convert processes to netlists).

19.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$280'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$177'.
Cleaned up 0 empty switches.

19.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$288 in module sign_mask_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:235$241 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$116 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:160$34 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:85$22 in module alu.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Removed a total of 5 dead cases.

19.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

19.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$256'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$255'.
  Set init value: \state = 0
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$117'.
  Set init value: \imm = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$56'.
  Set init value: \outAddr = 0
Found init rule in `\alu.$proc$verilog/alu.v:0$54'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$9'.
  Set init value: \ALUCtl = 7'0000000

19.3.5. Executing PROC_ARST pass (detect async resets in processes).

19.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$292'.
Creating decoders for process `\top.$proc$toplevel.v:51$291'.
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$288'.
     1/1: $1\mask[2:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$282'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$281_DATA[31:0]$284
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$281_ADDR[11:0]$283
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$259'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$258_DATA[31:0]$261
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$258_ADDR[4:0]$260
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$256'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$255'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:235$241'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244
     2/12: $0$memwr$\data_block$verilog/data_mem.v:278$178_DATA[31:0]$243
     3/12: $0$memwr$\data_block$verilog/data_mem.v:278$178_ADDR[31:0]$242
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:226$237'.
     1/1: $0\led_reg[7:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$117'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
     1/1: $1\imm[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$56'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$55'.
Creating decoders for process `\alu.$proc$verilog/alu.v:0$54'.
Creating decoders for process `\alu.$proc$verilog/alu.v:160$34'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:85$22'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$9'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$8'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]

19.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$292'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$291'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$288'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:160$34'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:85$22'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$8'.

19.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$282'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$281_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$282'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$281_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$282'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$281_EN' using process `\csr_file.$proc$verilog/CSR.v:57$282'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$258_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$258_DATA' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$258_EN' using process `\regfile.$proc$verilog/register_file.v:95$259'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:278$178_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:278$178_DATA' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:278$178_EN' using process `\data_mem.$proc$verilog/data_mem.v:235$241'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:226$237'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
  created $dff cell `$procdff$893' with negative edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$55'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
  created $dff cell `$procdff$898' with positive edge clock.

19.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$292'.
Removing empty process `top.$proc$toplevel.v:51$291'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$288'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$288'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$282'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$282'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$259'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$259'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$256'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$255'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:235$241'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:235$241'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:226$237'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:226$237'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$117'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$116'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$56'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$55'.
Removing empty process `alu.$proc$verilog/alu.v:0$54'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:160$34'.
Removing empty process `alu.$proc$verilog/alu.v:160$34'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:85$22'.
Removing empty process `alu.$proc$verilog/alu.v:85$22'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$11'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$10'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$9'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$8'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$8'.
Cleaned up 22 empty switches.

19.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module sign_mask_gen.
<suppressed ~1 debug messages>
Optimizing module csr_file.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module data_mem.
<suppressed ~18 debug messages>
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module control.
Optimizing module imm_gen.
Optimizing module branch_predictor.
Optimizing module ForwardingUnit.
<suppressed ~8 debug messages>
Optimizing module branch_decision.
Optimizing module program_counter.
Optimizing module alu.
<suppressed ~8 debug messages>
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module mux2to1.
Optimizing module cpu.
Optimizing module adder.

19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 162 unused wires.
<suppressed ~23 debug messages>

19.6. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
checking module ForwardingUnit..
checking module adder..
checking module alu..
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 0 problems.

19.7. Executing OPT pass (performing simple optimizations).

19.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~21 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 95 cells.

19.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$757.
    dead port 2/2 on $mux $procmux$759.
    dead port 2/2 on $mux $procmux$773.
    dead port 2/2 on $mux $procmux$812.
    dead port 2/2 on $mux $procmux$775.
    dead port 2/2 on $mux $procmux$823.
    dead port 2/2 on $mux $procmux$837.
    dead port 2/2 on $mux $procmux$788.
    dead port 2/2 on $mux $procmux$748.
    dead port 2/2 on $mux $procmux$853.
    dead port 2/2 on $mux $procmux$796.
    dead port 2/2 on $mux $procmux$798.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~34 debug messages>

19.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$779: { $procmux$774_CMP $procmux$786_CMP $auto$opt_reduce.cc:134:opt_mux$900 $procmux$783_CMP $procmux$758_CMP $procmux$781_CMP $procmux$780_CMP }
    New ctrl vector for $pmux cell $procmux$831: $auto$opt_reduce.cc:134:opt_mux$902
    New ctrl vector for $pmux cell $procmux$856: { $auto$opt_reduce.cc:134:opt_mux$904 $procmux$854_CMP $procmux$838_CMP $procmux$824_CMP $procmux$799_CMP $procmux$760_CMP $procmux$749_CMP }
    New ctrl vector for $pmux cell $procmux$819: $auto$opt_reduce.cc:134:opt_mux$906
    New ctrl vector for $pmux cell $procmux$803: { $procmux$774_CMP $auto$opt_reduce.cc:134:opt_mux$908 $procmux$783_CMP $procmux$781_CMP $procmux$780_CMP $procmux$786_CMP $procmux$758_CMP }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$729: { $procmux$741_CMP $auto$opt_reduce.cc:134:opt_mux$912 $procmux$737_CMP $procmux$736_CMP $procmux$735_CMP $procmux$734_CMP $procmux$733_CMP $procmux$732_CMP $auto$opt_reduce.cc:134:opt_mux$910 $procmux$730_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
    Consolidated identical input bits for $mux cell $procmux$638:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285
      New ports: A=1'0, B=1'1, Y=$0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0]
      New connections: $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [31:1] = { $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] $0$memwr$\csr_file$verilog/CSR.v:59$281_EN[31:0]$285 [0] }
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$650:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0]
      New connections: $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [31:1] = { $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] $0$memwr$\data_block$verilog/data_mem.v:278$178_EN[31:0]$244 [0] }
    New ctrl vector for $pmux cell $procmux$685: { $procmux$660_CMP $procmux$684_CMP $auto$opt_reduce.cc:134:opt_mux$914 }
    New ctrl vector for $pmux cell $procmux$697: { $procmux$660_CMP $auto$opt_reduce.cc:134:opt_mux$916 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$709: { $procmux$715_CMP $procmux$714_CMP $auto$opt_reduce.cc:134:opt_mux$918 $procmux$711_CMP $procmux$710_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$644:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0]
      New connections: $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [31:1] = { $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] $0$memwr$\regfile$verilog/register_file.v:97$258_EN[31:0]$262 [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 12 changes.

19.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 110 unused wires.
<suppressed ~8 debug messages>

19.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.9. Rerunning OPT passes. (Maybe there is more to do..)

19.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

19.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.16. Finished OPT passes. (There is nothing left to do.)

19.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$744 ($pmux).
Removed top 1 bits (of 2) from port B of cell ALUControl.$procmux$747_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$760_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$770 ($pmux).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$784_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$785_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ALUControl.$procmux$786_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$793 ($pmux).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$799_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$803 ($pmux).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$819 ($mux).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$824_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$831 ($mux).
Removed top 5 bits (of 7) from port B of cell ALUControl.$procmux$838_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$863_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$864_CMP0 ($eq).
Removed top 4 bits (of 7) from wire ALUControl.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$4\ALUCtl[6:0].
Removed top 1 bits (of 3) from port B of cell alu.$eq$verilog/alu.v:79$18 ($eq).
Removed top 31 bits (of 32) from mux cell alu.$ternary$verilog/alu.v:115$26 ($mux).
Removed top 31 bits (of 32) from port Y of cell alu.$and$verilog/alu.v:166$40 ($and).
Removed top 31 bits (of 32) from port A of cell alu.$not$verilog/alu.v:166$42 ($not).
Removed top 31 bits (of 32) from port Y of cell alu.$or$verilog/alu.v:166$43 ($or).
Removed top 31 bits (of 32) from port A of cell alu.$or$verilog/alu.v:166$45 ($or).
Removed top 31 bits (of 32) from port B of cell alu.$eq$verilog/alu.v:166$46 ($eq).
Removed top 31 bits (of 32) from port B of cell alu.$and$verilog/alu.v:167$51 ($and).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$725_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$726_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alu.$procmux$727_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$734_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$735_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$736_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$737_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$738_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$739_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$740_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$and$verilog/alu.v:166$40_Y.
Removed top 31 bits (of 32) from wire alu.$or$verilog/alu.v:166$43_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$verilog/alu.v:115$26_Y.
Removed top 2 address bits (of 12) from memory read port csr_file.$memrd$\csr_file$verilog/CSR.v:61$286 (csr_file).
Removed top 2 address bits (of 12) from memory write port csr_file.$memwr$\csr_file$verilog/CSR.v:0$287 (csr_file).
Removed cell csr_file.$procmux$640 ($mux).
Removed cell csr_file.$procmux$642 ($mux).
Removed top 2 bits (of 12) from FF cell csr_file.$procdff$866 ($dff).
Removed top 31 bits (of 32) from FF cell csr_file.$procdff$868 ($dff).
Removed top 2 bits (of 12) from wire csr_file.$memwr$\csr_file$verilog/CSR.v:59$281_ADDR.
Removed top 22 address bits (of 32) from memory init port data_mem.$meminit$\data_block$verilog/data_mem.v:0$253 (data_block).
Removed top 22 address bits (of 32) from memory read port data_mem.$memrd$\data_block$verilog/data_mem.v:256$248 (data_block).
Removed top 22 address bits (of 32) from memory write port data_mem.$memwr$\data_block$verilog/data_mem.v:0$254 (data_block).
Removed top 18 bits (of 32) from port B of cell data_mem.$eq$verilog/data_mem.v:227$239 ($eq).
Removed top 19 bits (of 32) from port B of cell data_mem.$sub$verilog/data_mem.v:256$249 ($sub).
Removed top 18 bits (of 32) from port Y of cell data_mem.$sub$verilog/data_mem.v:256$249 ($sub).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$651_CMP0 ($eq).
Removed cell data_mem.$procmux$652 ($mux).
Removed cell data_mem.$procmux$654 ($mux).
Removed top 31 bits (of 32) from port B of cell data_mem.$procmux$684_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$687_CMP0 ($eq).
Removed top 18 bits (of 32) from FF cell data_mem.$procdff$888 ($dff).
Removed top 31 bits (of 32) from FF cell data_mem.$procdff$890 ($dff).
Removed top 4 bits (of 14) from FF cell data_mem.$procdff$888 ($dff).
Removed top 4 bits (of 14) from port Y of cell data_mem.$sub$verilog/data_mem.v:256$249 ($sub).
Removed top 12 bits (of 13) from port B of cell data_mem.$sub$verilog/data_mem.v:256$249 ($sub).
Removed top 22 bits (of 32) from wire data_mem.$0$memwr$\data_block$verilog/data_mem.v:278$178_ADDR[31:0]$242.
Removed top 22 bits (of 32) from wire data_mem.$memwr$\data_block$verilog/data_mem.v:278$178_ADDR.
Removed top 22 bits (of 32) from wire data_mem.$sub$verilog/data_mem.v:256$249_Y.
Removed top 1 bits (of 32) from mux cell imm_gen.$procmux$709 ($pmux).
Removed top 3 bits (of 4) from port B of cell imm_gen.$procmux$712_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$713_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$714_CMP0 ($eq).
Removed top 20 address bits (of 32) from memory init port instruction_memory.$meminit$\instruction_memory$verilog/instruction_mem.v:0$176 (instruction_memory).
Removed top 20 address bits (of 32) from memory read port instruction_memory.$memrd$\instruction_memory$verilog/instruction_mem.v:77$174 (instruction_memory).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\regfile$verilog/register_file.v:0$278 (regfile).
Removed cell regfile.$procmux$646 ($mux).
Removed cell regfile.$procmux$648 ($mux).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$873 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$878 ($dff).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:108$268 ($eq).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:109$273 ($eq).
Removed top 27 bits (of 32) from wire regfile.wrAddr_buf.
Removed top 1 bits (of 2) from port B of cell sign_mask_gen.$procmux$636_CMP0 ($eq).

19.9. Executing PEEPOPT pass (run peephole optimizers).

19.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.
<suppressed ~5 debug messages>

19.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$verilog/alu.v:126$28 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$735_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$verilog/alu.v:121$27 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$736_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$verilog/alu.v:131$29 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$734_CMP.
    No candidates found.

19.12. Executing TECHMAP pass (map to technology primitives).

19.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.12.2. Continuing TECHMAP pass.
No more expansions possible.

19.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~1 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALUControl:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ForwardingUnit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module adder:
  creating $macc model for $add$verilog/adder.v:53$1 ($add).
  creating $alu model for $macc $add$verilog/adder.v:53$1.
  creating $alu cell for $add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$930
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$verilog/alu.v:83$20 ($add).
  creating $alu model for $macc $add$verilog/alu.v:83$20.
  creating $alu cell for $add$verilog/alu.v:83$20: $auto$alumacc.cc:485:replace_alu$933
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_decision:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_predictor:
  creating $macc model for $add$verilog/branch_predictor.v:108$113 ($add).
  creating $alu model for $macc $add$verilog/branch_predictor.v:108$113.
  creating $alu cell for $add$verilog/branch_predictor.v:108$113: $auto$alumacc.cc:485:replace_alu$936
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csr_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ex_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_ex:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module if_id:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module imm_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mem_wb:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux2to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sign_mask_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

19.16. Executing OPT pass (performing simple optimizations).

19.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

19.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.9. Rerunning OPT passes. (Maybe there is more to do..)

19.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.16. Finished OPT passes. (There is nothing left to do.)

19.17. Executing FSM pass (extract and optimize FSM).

19.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking data_mem.state as FSM state register:
    Register has an initialization value.

19.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.18. Executing OPT pass (performing simple optimizations).

19.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.18.5. Finished fast OPT passes.

19.19. Executing MEMORY pass.

19.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\csr_file$verilog/CSR.v:0$287' in module `\csr_file': merged $dff to cell.
Checking cell `$memrd$\csr_file$verilog/CSR.v:61$286' in module `\csr_file': merged data $dff to cell.
Checking cell `$memwr$\data_block$verilog/data_mem.v:0$254' in module `\data_mem': merged $dff to cell.
Checking cell `$memrd$\data_block$verilog/data_mem.v:256$248' in module `\data_mem': merged data $dff with rd enable to cell.
Checking cell `$memrd$\instruction_memory$verilog/instruction_mem.v:77$174' in module `\instruction_memory': no (compatible) $dff found.
Checking cell `$memwr$\regfile$verilog/register_file.v:0$279' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:104$266' in module `\regfile': merged data $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:105$267' in module `\regfile': merged data $dff to cell.

19.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 12 unused cells and 16 unused wires.
<suppressed ~15 debug messages>

19.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\csr_file' in module `\csr_file':
  $memwr$\csr_file$verilog/CSR.v:0$287 ($memwr)
  $memrd$\csr_file$verilog/CSR.v:61$286 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_block' in module `\data_mem':
  $meminit$\data_block$verilog/data_mem.v:0$253 ($meminit)
  $memwr$\data_block$verilog/data_mem.v:0$254 ($memwr)
  $memrd$\data_block$verilog/data_mem.v:256$248 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\instruction_memory' in module `\instruction_memory':
  $meminit$\instruction_memory$verilog/instruction_mem.v:0$176 ($meminit)
  $memrd$\instruction_memory$verilog/instruction_mem.v:77$174 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\regfile' in module `\regfile':
  $meminit$\regfile$verilog/register_file.v:0$278 ($meminit)
  $memwr$\regfile$verilog/register_file.v:0$279 ($memwr)
  $memrd$\regfile$verilog/register_file.v:104$266 ($memrd)
  $memrd$\regfile$verilog/register_file.v:105$267 ($memrd)

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing csr_file.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: csr_file.7.0.0
Processing data_mem.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_block.7.0.0
Processing instruction_memory.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing regfile.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: regfile.1.0.1

19.22. Executing TECHMAP pass (map to technology primitives).

19.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

19.22.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e0af3bb0f311cacbcaf54e5fa3dc894f7a10f0d3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ab2bf1ac17224e15f2055f911eecc521283dcc27\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$09e926e3467f97309503de50620fbd9575875911\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a35a7348b9b4ad205a4cc5072b2a8c31f1df7b5b\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1434e1ad9f5afa60c3d737fd1f5b645a9bb4acf0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a6b46c286ddd11abb9cec4702a2793c56e4fde5d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2983f92fd13625c771964d0ba2d7e0858efd2487\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6fac2a6155ca4ac6b61f74e6e1428864a006c02f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6fa635f02b646dcdb1a6e784bec3190125507a6e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5b555553df310ec58dc83a8ca590be1af234dc15\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$696e9c9606d9bfcfe8d92435b9a0de923efe6e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$50758e1362d3bb69ae6978615b0eeb58ea239f71\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$23ceff872714b8871c8d48b1a5ee8c5f3debdb34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$aba35ddd80a73b32c66f984cf4b51fce945840d1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5e4b160946b162d1696d80c52f91e3df9d1fa710\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4c62c3b6c47463fe441c394d0b46c3f4b31ee0a8\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

19.23. Executing ICE40_BRAMINIT pass.

19.24. Executing OPT pass (performing simple optimizations).

19.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~4 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~22 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
<suppressed ~68 debug messages>
Optimizing module data_mem.
<suppressed ~65 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
<suppressed ~18 debug messages>
Optimizing module sign_mask_gen.
Optimizing module top.

19.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~9 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 497 unused wires.
<suppressed ~7 debug messages>

19.24.5. Finished fast OPT passes.

19.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \instruction_memory in module \instruction_memory:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

19.26. Executing OPT pass (performing simple optimizations).

19.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

19.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    Consolidated identical input bits for $mux cell $procmux$770:
      Old ports: A=3'010, B=3'110, Y=$8\ALUCtl[6:0] [2:0]
      New ports: A=1'0, B=1'1, Y=$8\ALUCtl[6:0] [2]
      New connections: $8\ALUCtl[6:0] [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $procmux$779:
      Old ports: A={ 4'0000 $8\ALUCtl[6:0] [2:0] }, B={ 25'0000101000011100010000000 $6\ALUCtl[6:0] [2:0] 14'00000010000000 }, Y=$7\ALUCtl[6:0]
      New ports: A={ 1'0 $8\ALUCtl[6:0] [2:0] }, B={ 13'0101011110000 $6\ALUCtl[6:0] [2:0] 8'00010000 }, Y=$7\ALUCtl[6:0] [3:0]
      New connections: $7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$793:
      Old ports: A=3'011, B=3'100, Y=$6\ALUCtl[6:0] [2:0]
      New ports: A=2'01, B=2'10, Y={ $6\ALUCtl[6:0] [2] $6\ALUCtl[6:0] [0] }
      New connections: $6\ALUCtl[6:0] [1] = $6\ALUCtl[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$819:
      Old ports: A=4'1111, B=4'0010, Y=$4\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$4\ALUCtl[6:0] [0]
      New connections: $4\ALUCtl[6:0] [3:1] = { $4\ALUCtl[6:0] [0] $4\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$831:
      Old ports: A=4'1111, B=4'0010, Y=$3\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$3\ALUCtl[6:0] [0]
      New connections: $3\ALUCtl[6:0] [3:1] = { $3\ALUCtl[6:0] [0] $3\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $pmux cell $procmux$846:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $2\ALUCtl[6:0] [6:4] $2\ALUCtl[6:0] [0] }
      New connections: $2\ALUCtl[6:0] [3:1] = { $2\ALUCtl[6:0] [0] 2'11 }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:187$225:
      Old ports: A={ 16'0000000000000000 \word_buf [31:16] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:16] }, Y=$ternary$verilog/data_mem.v:187$225_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:187$225_Y [16]
      New connections: { $ternary$verilog/data_mem.v:187$225_Y [31:17] $ternary$verilog/data_mem.v:187$225_Y [15:0] } = { $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] $ternary$verilog/data_mem.v:187$225_Y [16] \word_buf [31:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:190$226:
      Old ports: A={ 16'0000000000000000 \word_buf [15:0] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:0] }, Y=$ternary$verilog/data_mem.v:190$226_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:190$226_Y [16]
      New connections: { $ternary$verilog/data_mem.v:190$226_Y [31:17] $ternary$verilog/data_mem.v:190$226_Y [15:0] } = { $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] $ternary$verilog/data_mem.v:190$226_Y [16] \word_buf [15:0] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:195$229:
      Old ports: A={ 24'000000000000000000000000 \word_buf [31:24] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:24] }, Y=$ternary$verilog/data_mem.v:195$229_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:195$229_Y [8]
      New connections: { $ternary$verilog/data_mem.v:195$229_Y [31:9] $ternary$verilog/data_mem.v:195$229_Y [7:0] } = { $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] $ternary$verilog/data_mem.v:195$229_Y [8] \word_buf [31:24] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:198$230:
      Old ports: A={ 24'000000000000000000000000 \word_buf [23:16] }, B={ \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23:16] }, Y=$ternary$verilog/data_mem.v:198$230_Y
      New ports: A=1'0, B=\word_buf [23], Y=$ternary$verilog/data_mem.v:198$230_Y [8]
      New connections: { $ternary$verilog/data_mem.v:198$230_Y [31:9] $ternary$verilog/data_mem.v:198$230_Y [7:0] } = { $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] $ternary$verilog/data_mem.v:198$230_Y [8] \word_buf [23:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:202$232:
      Old ports: A={ 24'000000000000000000000000 \word_buf [15:8] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:8] }, Y=$ternary$verilog/data_mem.v:202$232_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:202$232_Y [8]
      New connections: { $ternary$verilog/data_mem.v:202$232_Y [31:9] $ternary$verilog/data_mem.v:202$232_Y [7:0] } = { $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] $ternary$verilog/data_mem.v:202$232_Y [8] \word_buf [15:8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$233:
      Old ports: A={ 24'000000000000000000000000 \word_buf [7:0] }, B={ \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7:0] }, Y=$ternary$verilog/data_mem.v:205$233_Y
      New ports: A=1'0, B=\word_buf [7], Y=$ternary$verilog/data_mem.v:205$233_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$233_Y [31:9] $ternary$verilog/data_mem.v:205$233_Y [7:0] } = { $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] $ternary$verilog/data_mem.v:205$233_Y [8] \word_buf [7:0] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:186$227:
      Old ports: A=$ternary$verilog/data_mem.v:190$226_Y, B=$ternary$verilog/data_mem.v:187$225_Y, Y=$ternary$verilog/data_mem.v:186$227_Y
      New ports: A={ $ternary$verilog/data_mem.v:190$226_Y [16] \word_buf [15:0] }, B={ $ternary$verilog/data_mem.v:187$225_Y [16] \word_buf [31:16] }, Y=$ternary$verilog/data_mem.v:186$227_Y [16:0]
      New connections: $ternary$verilog/data_mem.v:186$227_Y [31:17] = { $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] $ternary$verilog/data_mem.v:186$227_Y [16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:194$231:
      Old ports: A=$ternary$verilog/data_mem.v:198$230_Y, B=$ternary$verilog/data_mem.v:195$229_Y, Y=$ternary$verilog/data_mem.v:194$231_Y
      New ports: A={ $ternary$verilog/data_mem.v:198$230_Y [8] \word_buf [23:16] }, B={ $ternary$verilog/data_mem.v:195$229_Y [8] \word_buf [31:24] }, Y=$ternary$verilog/data_mem.v:194$231_Y [8:0]
      New connections: $ternary$verilog/data_mem.v:194$231_Y [31:9] = { $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] $ternary$verilog/data_mem.v:194$231_Y [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:201$234:
      Old ports: A=$ternary$verilog/data_mem.v:205$233_Y, B=$ternary$verilog/data_mem.v:202$232_Y, Y=$ternary$verilog/data_mem.v:201$234_Y
      New ports: A={ $ternary$verilog/data_mem.v:205$233_Y [8] \word_buf [7:0] }, B={ $ternary$verilog/data_mem.v:202$232_Y [8] \word_buf [15:8] }, Y=$ternary$verilog/data_mem.v:201$234_Y [8:0]
      New connections: $ternary$verilog/data_mem.v:201$234_Y [31:9] = { $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] $ternary$verilog/data_mem.v:201$234_Y [8] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:193$235:
      Old ports: A=$ternary$verilog/data_mem.v:201$234_Y, B=$ternary$verilog/data_mem.v:194$231_Y, Y=$ternary$verilog/data_mem.v:193$235_Y
      New ports: A=$ternary$verilog/data_mem.v:201$234_Y [8:0], B=$ternary$verilog/data_mem.v:194$231_Y [8:0], Y=$ternary$verilog/data_mem.v:193$235_Y [8:0]
      New connections: $ternary$verilog/data_mem.v:193$235_Y [31:9] = { $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] $ternary$verilog/data_mem.v:193$235_Y [8] }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 16 changes.

19.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\instruction_memory[4095]$9230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4094]$9228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4093]$9226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4092]$9224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4091]$9222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4090]$9220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4089]$9218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4088]$9216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4087]$9214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4086]$9212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4085]$9210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4084]$9208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4083]$9206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4082]$9204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4081]$9202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4080]$9200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4079]$9198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4078]$9196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4077]$9194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4076]$9192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4075]$9190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4074]$9188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4073]$9186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4072]$9184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4071]$9182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4070]$9180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4069]$9178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4068]$9176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4067]$9174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4066]$9172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4065]$9170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4064]$9168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4063]$9166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4062]$9164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4061]$9162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4060]$9160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4059]$9158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4058]$9156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4057]$9154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4056]$9152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4055]$9150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4054]$9148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4053]$9146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4052]$9144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4051]$9142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4050]$9140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4049]$9138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4048]$9136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4047]$9134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4046]$9132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4045]$9130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4044]$9128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4043]$9126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4042]$9124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4041]$9122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4040]$9120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4039]$9118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4038]$9116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4037]$9114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4036]$9112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4035]$9110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4034]$9108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4033]$9106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4032]$9104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4031]$9102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4030]$9100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4029]$9098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4028]$9096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4027]$9094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4026]$9092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4025]$9090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4024]$9088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4023]$9086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4022]$9084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4021]$9082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4020]$9080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4019]$9078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4018]$9076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4017]$9074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4016]$9072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4015]$9070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4014]$9068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4013]$9066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4012]$9064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4011]$9062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4010]$9060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4009]$9058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4008]$9056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4007]$9054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4006]$9052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4005]$9050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4004]$9048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4003]$9046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4002]$9044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4001]$9042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4000]$9040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3999]$9038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3998]$9036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3997]$9034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3996]$9032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3995]$9030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3994]$9028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3993]$9026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3992]$9024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3991]$9022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3990]$9020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3989]$9018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3988]$9016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3987]$9014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3986]$9012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3985]$9010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3984]$9008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3983]$9006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3982]$9004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3981]$9002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3980]$9000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3979]$8998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3978]$8996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3977]$8994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3976]$8992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3975]$8990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3974]$8988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3973]$8986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3972]$8984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3971]$8982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3970]$8980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3969]$8978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3968]$8976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3967]$8974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3966]$8972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3965]$8970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3964]$8968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3963]$8966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3962]$8964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3961]$8962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3960]$8960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3959]$8958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3958]$8956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3957]$8954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3956]$8952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3955]$8950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3954]$8948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3953]$8946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3952]$8944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3951]$8942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3950]$8940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3949]$8938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3948]$8936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3947]$8934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3946]$8932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3945]$8930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3944]$8928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3943]$8926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3942]$8924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3941]$8922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3940]$8920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3939]$8918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3938]$8916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3937]$8914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3936]$8912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3935]$8910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3934]$8908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3933]$8906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3932]$8904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3931]$8902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3930]$8900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3929]$8898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3928]$8896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3927]$8894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3926]$8892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3925]$8890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3924]$8888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3923]$8886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3922]$8884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3921]$8882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3920]$8880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3919]$8878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3918]$8876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3917]$8874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3916]$8872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3915]$8870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3914]$8868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3913]$8866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3912]$8864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3911]$8862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3910]$8860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3909]$8858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3908]$8856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3907]$8854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3906]$8852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3905]$8850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3904]$8848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3903]$8846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3902]$8844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3901]$8842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3900]$8840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3899]$8838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3898]$8836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3897]$8834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3896]$8832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3895]$8830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3894]$8828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3893]$8826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3892]$8824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3891]$8822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3890]$8820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3889]$8818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3888]$8816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3887]$8814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3886]$8812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3885]$8810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3884]$8808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3883]$8806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3882]$8804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3881]$8802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3880]$8800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3879]$8798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3878]$8796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3877]$8794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3876]$8792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3875]$8790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3874]$8788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3873]$8786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3872]$8784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3871]$8782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3870]$8780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3869]$8778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3868]$8776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3867]$8774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3866]$8772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3865]$8770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3864]$8768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3863]$8766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3862]$8764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3861]$8762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3860]$8760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3859]$8758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3858]$8756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3857]$8754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3856]$8752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3855]$8750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3854]$8748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3853]$8746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3852]$8744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3851]$8742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3850]$8740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3849]$8738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3848]$8736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3847]$8734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3846]$8732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3845]$8730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3844]$8728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3843]$8726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3842]$8724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3841]$8722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3840]$8720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3839]$8718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3838]$8716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3837]$8714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3836]$8712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3835]$8710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3834]$8708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3833]$8706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3832]$8704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3831]$8702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3830]$8700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3829]$8698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3828]$8696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3827]$8694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3826]$8692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3825]$8690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3824]$8688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3823]$8686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3822]$8684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3821]$8682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3820]$8680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3819]$8678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3818]$8676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3817]$8674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3816]$8672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3815]$8670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3814]$8668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3813]$8666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3812]$8664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3811]$8662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3810]$8660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3809]$8658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3808]$8656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3807]$8654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3806]$8652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3805]$8650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3804]$8648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3803]$8646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3802]$8644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3801]$8642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3800]$8640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3799]$8638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3798]$8636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3797]$8634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3796]$8632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3795]$8630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3794]$8628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3793]$8626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3792]$8624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3791]$8622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3790]$8620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3789]$8618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3788]$8616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3787]$8614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3786]$8612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3785]$8610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3784]$8608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3783]$8606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3782]$8604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3781]$8602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3780]$8600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3779]$8598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3778]$8596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3777]$8594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3776]$8592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3775]$8590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3774]$8588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3773]$8586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3772]$8584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3771]$8582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3770]$8580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3769]$8578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3768]$8576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3767]$8574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3766]$8572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3765]$8570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3764]$8568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3763]$8566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3762]$8564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3761]$8562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3760]$8560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3759]$8558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3758]$8556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3757]$8554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3756]$8552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3755]$8550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3754]$8548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3753]$8546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3752]$8544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3751]$8542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3750]$8540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3749]$8538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3748]$8536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3747]$8534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3746]$8532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3745]$8530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3744]$8528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3743]$8526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3742]$8524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3741]$8522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3740]$8520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3739]$8518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3738]$8516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3737]$8514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3736]$8512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3735]$8510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3734]$8508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3733]$8506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3732]$8504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3731]$8502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3730]$8500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3729]$8498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3728]$8496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3727]$8494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3726]$8492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3725]$8490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3724]$8488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3723]$8486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3722]$8484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3721]$8482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3720]$8480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3719]$8478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3718]$8476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3717]$8474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3716]$8472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3715]$8470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3714]$8468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3713]$8466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3712]$8464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3711]$8462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3710]$8460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3709]$8458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3708]$8456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3707]$8454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3706]$8452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3705]$8450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3704]$8448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3703]$8446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3702]$8444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3701]$8442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3700]$8440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3699]$8438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3698]$8436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3697]$8434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3696]$8432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3695]$8430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3694]$8428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3693]$8426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3692]$8424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3691]$8422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3690]$8420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3689]$8418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3688]$8416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3687]$8414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3686]$8412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3685]$8410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3684]$8408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3683]$8406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3682]$8404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3681]$8402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3680]$8400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3679]$8398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3678]$8396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3677]$8394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3676]$8392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3675]$8390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3674]$8388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3673]$8386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3672]$8384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3671]$8382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3670]$8380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3669]$8378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3668]$8376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3667]$8374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3666]$8372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3665]$8370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3664]$8368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3663]$8366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3662]$8364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3661]$8362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3660]$8360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3659]$8358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3658]$8356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3657]$8354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3656]$8352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3655]$8350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3654]$8348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3653]$8346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3652]$8344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3651]$8342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3650]$8340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3649]$8338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3648]$8336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3647]$8334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3646]$8332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3645]$8330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3644]$8328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3643]$8326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3642]$8324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3641]$8322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3640]$8320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3639]$8318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3638]$8316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3637]$8314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3636]$8312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3635]$8310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3634]$8308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3633]$8306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3632]$8304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3631]$8302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3630]$8300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3629]$8298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3628]$8296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3627]$8294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3626]$8292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3625]$8290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3624]$8288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3623]$8286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3622]$8284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3621]$8282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3620]$8280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3619]$8278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3618]$8276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3617]$8274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3616]$8272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3615]$8270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3614]$8268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3613]$8266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3612]$8264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3611]$8262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3610]$8260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3609]$8258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3608]$8256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3607]$8254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3606]$8252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3605]$8250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3604]$8248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3603]$8246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3602]$8244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3601]$8242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3600]$8240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3599]$8238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3598]$8236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3597]$8234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3596]$8232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3595]$8230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3594]$8228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3593]$8226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3592]$8224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3591]$8222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3590]$8220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3589]$8218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3588]$8216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3587]$8214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3586]$8212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3585]$8210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3584]$8208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3583]$8206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3582]$8204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3581]$8202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3580]$8200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3579]$8198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3578]$8196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3577]$8194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3576]$8192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3575]$8190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3574]$8188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3573]$8186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3572]$8184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3571]$8182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3570]$8180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3569]$8178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3568]$8176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3567]$8174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3566]$8172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3565]$8170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3564]$8168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3563]$8166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3562]$8164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3561]$8162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3560]$8160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3559]$8158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3558]$8156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3557]$8154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3556]$8152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3555]$8150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3554]$8148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3553]$8146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3552]$8144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3551]$8142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3550]$8140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3549]$8138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3548]$8136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3547]$8134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3546]$8132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3545]$8130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3544]$8128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3543]$8126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3542]$8124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3541]$8122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3540]$8120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3539]$8118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3538]$8116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3537]$8114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3536]$8112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3535]$8110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3534]$8108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3533]$8106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3532]$8104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3531]$8102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3530]$8100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3529]$8098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3528]$8096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3527]$8094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3526]$8092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3525]$8090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3524]$8088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3523]$8086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3522]$8084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3521]$8082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3520]$8080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3519]$8078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3518]$8076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3517]$8074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3516]$8072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3515]$8070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3514]$8068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3513]$8066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3512]$8064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3511]$8062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3510]$8060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3509]$8058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3508]$8056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3507]$8054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3506]$8052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3505]$8050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3504]$8048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3503]$8046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3502]$8044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3501]$8042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3500]$8040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3499]$8038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3498]$8036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3497]$8034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3496]$8032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3495]$8030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3494]$8028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3493]$8026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3492]$8024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3491]$8022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3490]$8020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3489]$8018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3488]$8016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3487]$8014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3486]$8012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3485]$8010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3484]$8008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3483]$8006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3482]$8004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3481]$8002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3480]$8000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3479]$7998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3478]$7996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3477]$7994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3476]$7992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3475]$7990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3474]$7988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3473]$7986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3472]$7984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3471]$7982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3470]$7980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3469]$7978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3468]$7976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3467]$7974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3466]$7972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3465]$7970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3464]$7968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3463]$7966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3462]$7964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3461]$7962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3460]$7960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3459]$7958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3458]$7956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3457]$7954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3456]$7952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3455]$7950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3454]$7948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3453]$7946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3452]$7944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3451]$7942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3450]$7940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3449]$7938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3448]$7936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3447]$7934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3446]$7932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3445]$7930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3444]$7928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3443]$7926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3442]$7924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3441]$7922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3440]$7920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3439]$7918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3438]$7916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3437]$7914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3436]$7912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3435]$7910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3434]$7908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3433]$7906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3432]$7904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3431]$7902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3430]$7900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3429]$7898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3428]$7896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3427]$7894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3426]$7892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3425]$7890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3424]$7888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3423]$7886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3422]$7884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3421]$7882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3420]$7880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3419]$7878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3418]$7876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3417]$7874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3416]$7872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3415]$7870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3414]$7868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3413]$7866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3412]$7864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3411]$7862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3410]$7860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3409]$7858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3408]$7856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3407]$7854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3406]$7852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3405]$7850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3404]$7848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3403]$7846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3402]$7844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3401]$7842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3400]$7840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3399]$7838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3398]$7836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3397]$7834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3396]$7832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3395]$7830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3394]$7828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3393]$7826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3392]$7824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3391]$7822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3390]$7820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3389]$7818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3388]$7816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3387]$7814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3386]$7812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3385]$7810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3384]$7808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3383]$7806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3382]$7804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3381]$7802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3380]$7800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3379]$7798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3378]$7796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3377]$7794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3376]$7792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3375]$7790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3374]$7788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3373]$7786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3372]$7784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3371]$7782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3370]$7780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3369]$7778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3368]$7776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3367]$7774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3366]$7772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3365]$7770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3364]$7768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3363]$7766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3362]$7764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3361]$7762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3360]$7760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3359]$7758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3358]$7756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3357]$7754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3356]$7752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3355]$7750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3354]$7748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3353]$7746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3352]$7744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3351]$7742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3350]$7740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3349]$7738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3348]$7736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3347]$7734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3346]$7732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3345]$7730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3344]$7728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3343]$7726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3342]$7724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3341]$7722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3340]$7720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3339]$7718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3338]$7716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3337]$7714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3336]$7712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3335]$7710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3334]$7708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3333]$7706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3332]$7704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3331]$7702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3330]$7700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3329]$7698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3328]$7696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3327]$7694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3326]$7692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3325]$7690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3324]$7688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3323]$7686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3322]$7684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3321]$7682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3320]$7680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3319]$7678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3318]$7676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3317]$7674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3316]$7672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3315]$7670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3314]$7668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3313]$7666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3312]$7664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3311]$7662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3310]$7660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3309]$7658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3308]$7656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3307]$7654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3306]$7652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3305]$7650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3304]$7648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3303]$7646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3302]$7644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3301]$7642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3300]$7640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3299]$7638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3298]$7636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3297]$7634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3296]$7632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3295]$7630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3294]$7628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3293]$7626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3292]$7624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3291]$7622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3290]$7620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3289]$7618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3288]$7616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3287]$7614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3286]$7612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3285]$7610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3284]$7608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3283]$7606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3282]$7604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3281]$7602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3280]$7600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3279]$7598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3278]$7596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3277]$7594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3276]$7592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3275]$7590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3274]$7588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3273]$7586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3272]$7584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3271]$7582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3270]$7580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3269]$7578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3268]$7576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3267]$7574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3266]$7572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3265]$7570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3264]$7568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3263]$7566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3262]$7564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3261]$7562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3260]$7560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3259]$7558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3258]$7556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3257]$7554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3256]$7552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3255]$7550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3254]$7548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3253]$7546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3252]$7544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3251]$7542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3250]$7540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3249]$7538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3248]$7536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3247]$7534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3246]$7532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3245]$7530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3244]$7528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3243]$7526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3242]$7524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3241]$7522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3240]$7520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3239]$7518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3238]$7516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3237]$7514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3236]$7512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3235]$7510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3234]$7508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3233]$7506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3232]$7504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3231]$7502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3230]$7500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3229]$7498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3228]$7496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3227]$7494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3226]$7492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3225]$7490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3224]$7488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3223]$7486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3222]$7484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3221]$7482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3220]$7480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3219]$7478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3218]$7476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3217]$7474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3216]$7472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3215]$7470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3214]$7468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3213]$7466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3212]$7464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3211]$7462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3210]$7460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3209]$7458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3208]$7456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3207]$7454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3206]$7452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3205]$7450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3204]$7448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3203]$7446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3202]$7444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3201]$7442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3200]$7440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3199]$7438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3198]$7436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3197]$7434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3196]$7432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3195]$7430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3194]$7428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3193]$7426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3192]$7424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3191]$7422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3190]$7420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3189]$7418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3188]$7416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3187]$7414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3186]$7412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3185]$7410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3184]$7408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3183]$7406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3182]$7404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3181]$7402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3180]$7400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3179]$7398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3178]$7396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3177]$7394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3176]$7392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3175]$7390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3174]$7388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3173]$7386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3172]$7384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3171]$7382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3170]$7380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3169]$7378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3168]$7376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3167]$7374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3166]$7372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3165]$7370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3164]$7368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3163]$7366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3162]$7364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3161]$7362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3160]$7360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3159]$7358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3158]$7356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3157]$7354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3156]$7352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3155]$7350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3154]$7348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3153]$7346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3152]$7344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3151]$7342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3150]$7340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3149]$7338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3148]$7336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3147]$7334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3146]$7332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3145]$7330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3144]$7328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3143]$7326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3142]$7324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3141]$7322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3140]$7320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3139]$7318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3138]$7316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3137]$7314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3136]$7312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3135]$7310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3134]$7308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3133]$7306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3132]$7304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3131]$7302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3130]$7300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3129]$7298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3128]$7296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3127]$7294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3126]$7292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3125]$7290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3124]$7288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3123]$7286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3122]$7284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3121]$7282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3120]$7280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3119]$7278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3118]$7276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3117]$7274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3116]$7272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3115]$7270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3114]$7268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3113]$7266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3112]$7264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3111]$7262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3110]$7260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3109]$7258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3108]$7256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3107]$7254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3106]$7252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3105]$7250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3104]$7248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3103]$7246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3102]$7244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3101]$7242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3100]$7240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3099]$7238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3098]$7236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3097]$7234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3096]$7232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3095]$7230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3094]$7228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3093]$7226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3092]$7224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3091]$7222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3090]$7220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3089]$7218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3088]$7216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3087]$7214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3086]$7212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3085]$7210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3084]$7208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3083]$7206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3082]$7204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3081]$7202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3080]$7200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3079]$7198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3078]$7196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3077]$7194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3076]$7192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3075]$7190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3074]$7188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3073]$7186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3072]$7184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3071]$7182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3070]$7180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3069]$7178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3068]$7176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3067]$7174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3066]$7172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3065]$7170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3064]$7168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3063]$7166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3062]$7164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3061]$7162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3060]$7160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3059]$7158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3058]$7156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3057]$7154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3056]$7152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3055]$7150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3054]$7148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3053]$7146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3052]$7144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3051]$7142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3050]$7140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3049]$7138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3048]$7136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3047]$7134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3046]$7132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3045]$7130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3044]$7128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3043]$7126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3042]$7124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3041]$7122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3040]$7120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3039]$7118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3038]$7116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3037]$7114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3036]$7112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3035]$7110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3034]$7108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3033]$7106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3032]$7104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3031]$7102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3030]$7100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3029]$7098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3028]$7096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3027]$7094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3026]$7092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3025]$7090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3024]$7088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3023]$7086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3022]$7084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3021]$7082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3020]$7080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3019]$7078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3018]$7076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3017]$7074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3016]$7072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3015]$7070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3014]$7068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3013]$7066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3012]$7064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3011]$7062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3010]$7060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3009]$7058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3008]$7056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3007]$7054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3006]$7052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3005]$7050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3004]$7048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3003]$7046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3002]$7044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3001]$7042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3000]$7040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2999]$7038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2998]$7036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2997]$7034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2996]$7032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2995]$7030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2994]$7028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2993]$7026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2992]$7024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2991]$7022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2990]$7020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2989]$7018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2988]$7016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2987]$7014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2986]$7012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2985]$7010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2984]$7008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2983]$7006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2982]$7004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2981]$7002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2980]$7000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2979]$6998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2978]$6996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2977]$6994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2976]$6992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2975]$6990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2974]$6988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2973]$6986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2972]$6984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2971]$6982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2970]$6980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2969]$6978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2968]$6976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2967]$6974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2966]$6972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2965]$6970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2964]$6968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2963]$6966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2962]$6964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2961]$6962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2960]$6960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2959]$6958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2958]$6956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2957]$6954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2956]$6952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2955]$6950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2954]$6948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2953]$6946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2952]$6944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2951]$6942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2950]$6940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2949]$6938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2948]$6936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2947]$6934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2946]$6932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2945]$6930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2944]$6928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2943]$6926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2942]$6924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2941]$6922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2940]$6920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2939]$6918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2938]$6916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2937]$6914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2936]$6912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2935]$6910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2934]$6908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2933]$6906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2932]$6904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2931]$6902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2930]$6900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2929]$6898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2928]$6896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2927]$6894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2926]$6892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2925]$6890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2924]$6888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2923]$6886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2922]$6884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2921]$6882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2920]$6880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2919]$6878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2918]$6876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2917]$6874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2916]$6872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2915]$6870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2914]$6868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2913]$6866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2912]$6864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2911]$6862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2910]$6860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2909]$6858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2908]$6856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2907]$6854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2906]$6852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2905]$6850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2904]$6848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2903]$6846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2902]$6844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2901]$6842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2900]$6840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2899]$6838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2898]$6836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2897]$6834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2896]$6832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2895]$6830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2894]$6828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2893]$6826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2892]$6824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2891]$6822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2890]$6820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2889]$6818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2888]$6816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2887]$6814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2886]$6812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2885]$6810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2884]$6808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2883]$6806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2882]$6804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2881]$6802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2880]$6800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2879]$6798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2878]$6796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2877]$6794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2876]$6792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2875]$6790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2874]$6788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2873]$6786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2872]$6784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2871]$6782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2870]$6780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2869]$6778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2868]$6776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2867]$6774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2866]$6772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2865]$6770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2864]$6768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2863]$6766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2862]$6764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2861]$6762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2860]$6760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2859]$6758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2858]$6756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2857]$6754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2856]$6752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2855]$6750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2854]$6748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2853]$6746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2852]$6744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2851]$6742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2850]$6740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2849]$6738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2848]$6736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2847]$6734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2846]$6732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2845]$6730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2844]$6728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2843]$6726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2842]$6724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2841]$6722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2840]$6720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2839]$6718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2838]$6716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2837]$6714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2836]$6712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2835]$6710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2834]$6708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2833]$6706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2832]$6704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2831]$6702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2830]$6700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2829]$6698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2828]$6696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2827]$6694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2826]$6692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2825]$6690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2824]$6688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2823]$6686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2822]$6684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2821]$6682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2820]$6680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2819]$6678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2818]$6676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2817]$6674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2816]$6672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2815]$6670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2814]$6668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2813]$6666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2812]$6664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2811]$6662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2810]$6660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2809]$6658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2808]$6656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2807]$6654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2806]$6652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2805]$6650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2804]$6648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2803]$6646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2802]$6644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2801]$6642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2800]$6640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2799]$6638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2798]$6636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2797]$6634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2796]$6632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2795]$6630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2794]$6628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2793]$6626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2792]$6624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2791]$6622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2790]$6620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2789]$6618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2788]$6616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2787]$6614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2786]$6612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2785]$6610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2784]$6608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2783]$6606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2782]$6604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2781]$6602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2780]$6600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2779]$6598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2778]$6596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2777]$6594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2776]$6592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2775]$6590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2774]$6588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2773]$6586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2772]$6584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2771]$6582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2770]$6580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2769]$6578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2768]$6576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2767]$6574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2766]$6572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2765]$6570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2764]$6568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2763]$6566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2762]$6564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2761]$6562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2760]$6560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2759]$6558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2758]$6556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2757]$6554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2756]$6552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2755]$6550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2754]$6548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2753]$6546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2752]$6544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2751]$6542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2750]$6540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2749]$6538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2748]$6536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2747]$6534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2746]$6532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2745]$6530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2744]$6528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2743]$6526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2742]$6524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2741]$6522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2740]$6520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2739]$6518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2738]$6516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2737]$6514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2736]$6512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2735]$6510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2734]$6508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2733]$6506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2732]$6504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2731]$6502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2730]$6500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2729]$6498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2728]$6496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2727]$6494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2726]$6492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2725]$6490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2724]$6488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2723]$6486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2722]$6484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2721]$6482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2720]$6480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2719]$6478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2718]$6476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2717]$6474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2716]$6472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2715]$6470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2714]$6468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2713]$6466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2712]$6464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2711]$6462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2710]$6460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2709]$6458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2708]$6456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2707]$6454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2706]$6452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2705]$6450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2704]$6448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2703]$6446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2702]$6444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2701]$6442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2700]$6440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2699]$6438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2698]$6436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2697]$6434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2696]$6432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2695]$6430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2694]$6428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2693]$6426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2692]$6424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2691]$6422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2690]$6420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2689]$6418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2688]$6416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2687]$6414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2686]$6412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2685]$6410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2684]$6408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2683]$6406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2682]$6404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2681]$6402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2680]$6400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2679]$6398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2678]$6396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2677]$6394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2676]$6392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2675]$6390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2674]$6388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2673]$6386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2672]$6384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2671]$6382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2670]$6380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2669]$6378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2668]$6376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2667]$6374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2666]$6372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2665]$6370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2664]$6368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2663]$6366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2662]$6364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2661]$6362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2660]$6360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2659]$6358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2658]$6356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2657]$6354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2656]$6352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2655]$6350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2654]$6348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2653]$6346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2652]$6344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2651]$6342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2650]$6340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2649]$6338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2648]$6336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2647]$6334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2646]$6332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2645]$6330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2644]$6328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2643]$6326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2642]$6324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2641]$6322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2640]$6320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2639]$6318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2638]$6316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2637]$6314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2636]$6312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2635]$6310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2634]$6308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2633]$6306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2632]$6304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2631]$6302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2630]$6300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2629]$6298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2628]$6296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2627]$6294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2626]$6292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2625]$6290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2624]$6288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2623]$6286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2622]$6284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2621]$6282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2620]$6280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2619]$6278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2618]$6276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2617]$6274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2616]$6272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2615]$6270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2614]$6268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2613]$6266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2612]$6264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2611]$6262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2610]$6260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2609]$6258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2608]$6256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2607]$6254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2606]$6252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2605]$6250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2604]$6248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2603]$6246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2602]$6244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2601]$6242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2600]$6240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2599]$6238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2598]$6236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2597]$6234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2596]$6232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2595]$6230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2594]$6228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2593]$6226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2592]$6224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2591]$6222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2590]$6220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2589]$6218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2588]$6216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2587]$6214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2586]$6212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2585]$6210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2584]$6208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2583]$6206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2582]$6204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2581]$6202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2580]$6200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2579]$6198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2578]$6196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2577]$6194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2576]$6192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2575]$6190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2574]$6188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2573]$6186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2572]$6184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2571]$6182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2570]$6180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2569]$6178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2568]$6176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2567]$6174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2566]$6172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2565]$6170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2564]$6168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2563]$6166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2562]$6164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2561]$6162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2560]$6160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2559]$6158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2558]$6156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2557]$6154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2556]$6152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2555]$6150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2554]$6148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2553]$6146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2552]$6144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2551]$6142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2550]$6140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2549]$6138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2548]$6136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2547]$6134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2546]$6132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2545]$6130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2544]$6128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2543]$6126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2542]$6124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2541]$6122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2540]$6120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2539]$6118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2538]$6116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2537]$6114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2536]$6112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2535]$6110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2534]$6108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2533]$6106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2532]$6104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2531]$6102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2530]$6100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2529]$6098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2528]$6096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2527]$6094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2526]$6092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2525]$6090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2524]$6088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2523]$6086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2522]$6084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2521]$6082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2520]$6080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2519]$6078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2518]$6076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2517]$6074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2516]$6072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2515]$6070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2514]$6068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2513]$6066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2512]$6064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2511]$6062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2510]$6060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2509]$6058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2508]$6056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2507]$6054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2506]$6052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2505]$6050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2504]$6048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2503]$6046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2502]$6044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2501]$6042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2500]$6040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2499]$6038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2498]$6036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2497]$6034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2496]$6032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2495]$6030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2494]$6028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2493]$6026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2492]$6024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2491]$6022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2490]$6020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2489]$6018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2488]$6016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2487]$6014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2486]$6012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2485]$6010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2484]$6008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2483]$6006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2482]$6004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2481]$6002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2480]$6000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2479]$5998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2478]$5996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2477]$5994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2476]$5992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2475]$5990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2474]$5988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2473]$5986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2472]$5984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2471]$5982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2470]$5980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2469]$5978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2468]$5976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2467]$5974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2466]$5972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2465]$5970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2464]$5968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2463]$5966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2462]$5964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2461]$5962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2460]$5960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2459]$5958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2458]$5956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2457]$5954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2456]$5952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2455]$5950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2454]$5948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2453]$5946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2452]$5944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2451]$5942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2450]$5940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2449]$5938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2448]$5936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2447]$5934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2446]$5932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2445]$5930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2444]$5928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2443]$5926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2442]$5924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2441]$5922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2440]$5920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2439]$5918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2438]$5916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2437]$5914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2436]$5912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2435]$5910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2434]$5908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2433]$5906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2432]$5904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2431]$5902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2430]$5900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2429]$5898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2428]$5896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2427]$5894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2426]$5892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2425]$5890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2424]$5888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2423]$5886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2422]$5884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2421]$5882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2420]$5880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2419]$5878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2418]$5876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2417]$5874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2416]$5872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2415]$5870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2414]$5868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2413]$5866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2412]$5864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2411]$5862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2410]$5860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2409]$5858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2408]$5856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2407]$5854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2406]$5852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2405]$5850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2404]$5848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2403]$5846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2402]$5844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2401]$5842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2400]$5840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2399]$5838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2398]$5836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2397]$5834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2396]$5832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2395]$5830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2394]$5828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2393]$5826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2392]$5824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2391]$5822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2390]$5820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2389]$5818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2388]$5816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2387]$5814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2386]$5812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2385]$5810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2384]$5808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2383]$5806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2382]$5804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2381]$5802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2380]$5800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2379]$5798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2378]$5796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2377]$5794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2376]$5792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2375]$5790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2374]$5788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2373]$5786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2372]$5784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2371]$5782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2370]$5780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2369]$5778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2368]$5776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2367]$5774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2366]$5772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2365]$5770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2364]$5768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2363]$5766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2362]$5764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2361]$5762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2360]$5760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2359]$5758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2358]$5756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2357]$5754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2356]$5752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2355]$5750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2354]$5748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2353]$5746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2352]$5744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2351]$5742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2350]$5740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2349]$5738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2348]$5736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2347]$5734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2346]$5732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2345]$5730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2344]$5728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2343]$5726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2342]$5724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2341]$5722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2340]$5720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2339]$5718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2338]$5716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2337]$5714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2336]$5712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2335]$5710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2334]$5708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2333]$5706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2332]$5704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2331]$5702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2330]$5700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2329]$5698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2328]$5696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2327]$5694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2326]$5692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2325]$5690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2324]$5688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2323]$5686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2322]$5684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2321]$5682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2320]$5680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2319]$5678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2318]$5676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2317]$5674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2316]$5672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2315]$5670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2314]$5668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2313]$5666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2312]$5664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2311]$5662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2310]$5660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2309]$5658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2308]$5656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2307]$5654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2306]$5652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2305]$5650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2304]$5648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2303]$5646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2302]$5644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2301]$5642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2300]$5640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2299]$5638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2298]$5636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2297]$5634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2296]$5632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2295]$5630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2294]$5628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2293]$5626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2292]$5624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2291]$5622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2290]$5620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2289]$5618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2288]$5616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2287]$5614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2286]$5612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2285]$5610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2284]$5608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2283]$5606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2282]$5604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2281]$5602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2280]$5600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2279]$5598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2278]$5596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2277]$5594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2276]$5592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2275]$5590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2274]$5588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2273]$5586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2272]$5584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2271]$5582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2270]$5580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2269]$5578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2268]$5576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2267]$5574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2266]$5572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2265]$5570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2264]$5568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2263]$5566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2262]$5564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2261]$5562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2260]$5560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2259]$5558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2258]$5556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2257]$5554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2256]$5552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2255]$5550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2254]$5548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2253]$5546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2252]$5544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2251]$5542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2250]$5540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2249]$5538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2248]$5536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2247]$5534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2246]$5532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2245]$5530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2244]$5528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2243]$5526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2242]$5524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2241]$5522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2240]$5520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2239]$5518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2238]$5516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2237]$5514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2236]$5512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2235]$5510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2234]$5508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2233]$5506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2232]$5504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2231]$5502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2230]$5500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2229]$5498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2228]$5496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2227]$5494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2226]$5492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2225]$5490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2224]$5488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2223]$5486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2222]$5484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2221]$5482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2220]$5480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2219]$5478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2218]$5476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2217]$5474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2216]$5472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2215]$5470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2214]$5468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2213]$5466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2212]$5464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2211]$5462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2210]$5460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2209]$5458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2208]$5456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2207]$5454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2206]$5452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2205]$5450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2204]$5448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2203]$5446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2202]$5444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2201]$5442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2200]$5440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2199]$5438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2198]$5436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2197]$5434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2196]$5432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2195]$5430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2194]$5428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2193]$5426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2192]$5424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2191]$5422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2190]$5420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2189]$5418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2188]$5416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2187]$5414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2186]$5412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2185]$5410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2184]$5408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2183]$5406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2182]$5404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2181]$5402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2180]$5400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2179]$5398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2178]$5396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2177]$5394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2176]$5392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2175]$5390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2174]$5388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2173]$5386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2172]$5384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2171]$5382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2170]$5380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2169]$5378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2168]$5376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2167]$5374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2166]$5372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2165]$5370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2164]$5368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2163]$5366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2162]$5364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2161]$5362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2160]$5360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2159]$5358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2158]$5356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2157]$5354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2156]$5352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2155]$5350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2154]$5348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2153]$5346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2152]$5344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2151]$5342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2150]$5340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2149]$5338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2148]$5336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2147]$5334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2146]$5332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2145]$5330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2144]$5328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2143]$5326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2142]$5324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2141]$5322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2140]$5320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2139]$5318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2138]$5316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2137]$5314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2136]$5312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2135]$5310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2134]$5308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2133]$5306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2132]$5304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2131]$5302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2130]$5300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2129]$5298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2128]$5296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2127]$5294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2126]$5292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2125]$5290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2124]$5288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2123]$5286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2122]$5284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2121]$5282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2120]$5280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2119]$5278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2118]$5276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2117]$5274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2116]$5272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2115]$5270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2114]$5268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2113]$5266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2112]$5264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2111]$5262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2110]$5260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2109]$5258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2108]$5256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2107]$5254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2106]$5252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2105]$5250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2104]$5248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2103]$5246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2102]$5244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2101]$5242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2100]$5240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2099]$5238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2098]$5236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2097]$5234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2096]$5232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2095]$5230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2094]$5228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2093]$5226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2092]$5224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2091]$5222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2090]$5220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2089]$5218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2088]$5216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2087]$5214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2086]$5212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2085]$5210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2084]$5208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2083]$5206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2082]$5204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2081]$5202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2080]$5200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2079]$5198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2078]$5196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2077]$5194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2076]$5192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2075]$5190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2074]$5188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2073]$5186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2072]$5184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2071]$5182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2070]$5180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2069]$5178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2068]$5176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2067]$5174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2066]$5172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2065]$5170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2064]$5168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2063]$5166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2062]$5164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2061]$5162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2060]$5160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2059]$5158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2058]$5156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2057]$5154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2056]$5152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2055]$5150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2054]$5148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2053]$5146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2052]$5144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2051]$5142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2050]$5140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2049]$5138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2048]$5136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2047]$5134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2046]$5132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2045]$5130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2044]$5128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2043]$5126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2042]$5124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2041]$5122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2040]$5120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2039]$5118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2038]$5116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2037]$5114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2036]$5112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2035]$5110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2034]$5108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2033]$5106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2032]$5104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2031]$5102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2030]$5100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2029]$5098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2028]$5096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2027]$5094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2026]$5092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2025]$5090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2024]$5088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2023]$5086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2022]$5084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2021]$5082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2020]$5080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2019]$5078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2018]$5076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2017]$5074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2016]$5072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2015]$5070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2014]$5068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2013]$5066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2012]$5064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2011]$5062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2010]$5060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2009]$5058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2008]$5056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2007]$5054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2006]$5052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2005]$5050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2004]$5048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2003]$5046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2002]$5044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2001]$5042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2000]$5040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1999]$5038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1998]$5036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1997]$5034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1996]$5032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1995]$5030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1994]$5028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1993]$5026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1992]$5024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1991]$5022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1990]$5020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1989]$5018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1988]$5016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1987]$5014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1986]$5012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1985]$5010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1984]$5008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1983]$5006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1982]$5004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1981]$5002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1980]$5000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1979]$4998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1978]$4996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1977]$4994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1976]$4992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1975]$4990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1974]$4988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1973]$4986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1972]$4984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1971]$4982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1970]$4980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1969]$4978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1968]$4976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1967]$4974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1966]$4972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1965]$4970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1964]$4968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1963]$4966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1962]$4964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1961]$4962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1960]$4960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1959]$4958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1958]$4956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1957]$4954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1956]$4952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1955]$4950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1954]$4948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1953]$4946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1952]$4944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1951]$4942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1950]$4940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1949]$4938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1948]$4936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1947]$4934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1946]$4932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1945]$4930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1944]$4928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1943]$4926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1942]$4924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1941]$4922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1940]$4920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1939]$4918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1938]$4916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1937]$4914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1936]$4912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1935]$4910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1934]$4908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1933]$4906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1932]$4904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1931]$4902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1930]$4900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1929]$4898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1928]$4896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1927]$4894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1926]$4892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1925]$4890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1924]$4888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1923]$4886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1922]$4884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1921]$4882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1920]$4880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1919]$4878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1918]$4876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1917]$4874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1916]$4872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1915]$4870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1914]$4868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1913]$4866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1912]$4864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1911]$4862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1910]$4860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1909]$4858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1908]$4856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1907]$4854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1906]$4852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1905]$4850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1904]$4848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1903]$4846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1902]$4844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1901]$4842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1900]$4840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1899]$4838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1898]$4836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1897]$4834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1896]$4832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1895]$4830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1894]$4828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1893]$4826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1892]$4824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1891]$4822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1890]$4820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1889]$4818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1888]$4816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1887]$4814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1886]$4812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1885]$4810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1884]$4808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1883]$4806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1882]$4804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1881]$4802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1880]$4800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1879]$4798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1878]$4796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1877]$4794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1876]$4792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1875]$4790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1874]$4788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1873]$4786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1872]$4784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1871]$4782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1870]$4780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1869]$4778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1868]$4776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1867]$4774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1866]$4772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1865]$4770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1864]$4768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1863]$4766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1862]$4764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1861]$4762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1860]$4760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1859]$4758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1858]$4756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1857]$4754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1856]$4752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1855]$4750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1854]$4748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1853]$4746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1852]$4744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1851]$4742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1850]$4740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1849]$4738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1848]$4736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1847]$4734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1846]$4732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1845]$4730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1844]$4728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1843]$4726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1842]$4724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1841]$4722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1840]$4720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1839]$4718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1838]$4716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1837]$4714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1836]$4712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1835]$4710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1834]$4708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1833]$4706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1832]$4704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1831]$4702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1830]$4700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1829]$4698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1828]$4696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1827]$4694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1826]$4692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1825]$4690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1824]$4688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1823]$4686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1822]$4684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1821]$4682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1820]$4680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1819]$4678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1818]$4676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1817]$4674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1816]$4672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1815]$4670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1814]$4668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1813]$4666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1812]$4664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1811]$4662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1810]$4660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1809]$4658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1808]$4656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1807]$4654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1806]$4652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1805]$4650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1804]$4648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1803]$4646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1802]$4644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1801]$4642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1800]$4640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1799]$4638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1798]$4636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1797]$4634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1796]$4632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1795]$4630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1794]$4628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1793]$4626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1792]$4624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1791]$4622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1790]$4620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1789]$4618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1788]$4616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1787]$4614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1786]$4612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1785]$4610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1784]$4608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1783]$4606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1782]$4604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1781]$4602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1780]$4600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1779]$4598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1778]$4596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1777]$4594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1776]$4592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1775]$4590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1774]$4588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1773]$4586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1772]$4584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1771]$4582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1770]$4580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1769]$4578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1768]$4576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1767]$4574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1766]$4572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1765]$4570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1764]$4568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1763]$4566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1762]$4564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1761]$4562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1760]$4560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1759]$4558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1758]$4556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1757]$4554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1756]$4552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1755]$4550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1754]$4548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1753]$4546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1752]$4544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1751]$4542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1750]$4540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1749]$4538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1748]$4536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1747]$4534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1746]$4532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1745]$4530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1744]$4528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1743]$4526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1742]$4524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1741]$4522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1740]$4520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1739]$4518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1738]$4516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1737]$4514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1736]$4512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1735]$4510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1734]$4508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1733]$4506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1732]$4504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1731]$4502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1730]$4500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1729]$4498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1728]$4496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1727]$4494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1726]$4492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1725]$4490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1724]$4488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1723]$4486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1722]$4484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1721]$4482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1720]$4480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1719]$4478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1718]$4476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1717]$4474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1716]$4472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1715]$4470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1714]$4468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1713]$4466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1712]$4464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1711]$4462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1710]$4460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1709]$4458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1708]$4456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1707]$4454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1706]$4452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1705]$4450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1704]$4448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1703]$4446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1702]$4444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1701]$4442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1700]$4440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1699]$4438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1698]$4436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1697]$4434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1696]$4432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1695]$4430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1694]$4428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1693]$4426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1692]$4424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1691]$4422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1690]$4420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1689]$4418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1688]$4416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1687]$4414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1686]$4412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1685]$4410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1684]$4408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1683]$4406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1682]$4404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1681]$4402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1680]$4400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1679]$4398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1678]$4396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1677]$4394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1676]$4392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1675]$4390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1674]$4388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1673]$4386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1672]$4384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1671]$4382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1670]$4380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1669]$4378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1668]$4376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1667]$4374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1666]$4372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1665]$4370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1664]$4368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1663]$4366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1662]$4364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1661]$4362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1660]$4360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1659]$4358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1658]$4356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1657]$4354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1656]$4352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1655]$4350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1654]$4348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1653]$4346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1652]$4344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1651]$4342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1650]$4340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1649]$4338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1648]$4336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1647]$4334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1646]$4332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1645]$4330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1644]$4328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1643]$4326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1642]$4324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1641]$4322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1640]$4320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1639]$4318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1638]$4316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1637]$4314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1636]$4312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1635]$4310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1634]$4308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1633]$4306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1632]$4304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1631]$4302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1630]$4300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1629]$4298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1628]$4296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1627]$4294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1626]$4292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1625]$4290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1624]$4288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1623]$4286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1622]$4284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1621]$4282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1620]$4280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1619]$4278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1618]$4276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1617]$4274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1616]$4272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1615]$4270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1614]$4268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1613]$4266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1612]$4264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1611]$4262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1610]$4260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1609]$4258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1608]$4256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1607]$4254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1606]$4252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1605]$4250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1604]$4248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1603]$4246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1602]$4244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1601]$4242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1600]$4240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1599]$4238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1598]$4236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1597]$4234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1596]$4232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1595]$4230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1594]$4228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1593]$4226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1592]$4224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1591]$4222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1590]$4220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1589]$4218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1588]$4216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1587]$4214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1586]$4212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1585]$4210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1584]$4208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1583]$4206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1582]$4204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1581]$4202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1580]$4200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1579]$4198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1578]$4196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1577]$4194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1576]$4192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1575]$4190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1574]$4188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1573]$4186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1572]$4184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1571]$4182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1570]$4180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1569]$4178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1568]$4176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1567]$4174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1566]$4172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1565]$4170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1564]$4168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1563]$4166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1562]$4164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1561]$4162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1560]$4160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1559]$4158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1558]$4156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1557]$4154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1556]$4152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1555]$4150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1554]$4148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1553]$4146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1552]$4144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1551]$4142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1550]$4140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1549]$4138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1548]$4136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1547]$4134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1546]$4132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1545]$4130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1544]$4128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1543]$4126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1542]$4124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1541]$4122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1540]$4120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1539]$4118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1538]$4116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1537]$4114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1536]$4112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1535]$4110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1534]$4108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1533]$4106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1532]$4104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1531]$4102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1530]$4100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1529]$4098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1528]$4096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1527]$4094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1526]$4092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1525]$4090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1524]$4088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1523]$4086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1522]$4084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1521]$4082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1520]$4080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1519]$4078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1518]$4076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1517]$4074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1516]$4072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1515]$4070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1514]$4068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1513]$4066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1512]$4064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1511]$4062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1510]$4060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1509]$4058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1508]$4056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1507]$4054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1506]$4052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1505]$4050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1504]$4048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1503]$4046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1502]$4044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1501]$4042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1500]$4040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1499]$4038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1498]$4036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1497]$4034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1496]$4032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1495]$4030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1494]$4028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1493]$4026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1492]$4024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1491]$4022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1490]$4020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1489]$4018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1488]$4016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1487]$4014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1486]$4012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1485]$4010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1484]$4008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1483]$4006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1482]$4004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1481]$4002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1480]$4000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1479]$3998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1478]$3996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1477]$3994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1476]$3992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1475]$3990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1474]$3988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1473]$3986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1472]$3984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1471]$3982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1470]$3980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1469]$3978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1468]$3976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1467]$3974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1466]$3972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1465]$3970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1464]$3968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1463]$3966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1462]$3964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1461]$3962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1460]$3960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1459]$3958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1458]$3956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1457]$3954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1456]$3952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1455]$3950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1454]$3948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1453]$3946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1452]$3944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1451]$3942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1450]$3940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1449]$3938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1448]$3936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1447]$3934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1446]$3932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1445]$3930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1444]$3928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1443]$3926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1442]$3924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1441]$3922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1440]$3920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1439]$3918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1438]$3916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1437]$3914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1436]$3912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1435]$3910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1434]$3908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1433]$3906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1432]$3904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1431]$3902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1430]$3900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1429]$3898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1428]$3896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1427]$3894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1426]$3892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1425]$3890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1424]$3888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1423]$3886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1422]$3884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1421]$3882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1420]$3880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1419]$3878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1418]$3876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1417]$3874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1416]$3872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1415]$3870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1414]$3868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1413]$3866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1412]$3864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1411]$3862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1410]$3860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1409]$3858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1408]$3856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1407]$3854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1406]$3852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1405]$3850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1404]$3848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1403]$3846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1402]$3844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1401]$3842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1400]$3840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1399]$3838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1398]$3836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1397]$3834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1396]$3832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1395]$3830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1394]$3828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1393]$3826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1392]$3824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1391]$3822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1390]$3820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1389]$3818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1388]$3816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1387]$3814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1386]$3812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1385]$3810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1384]$3808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1383]$3806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1382]$3804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1381]$3802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1380]$3800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1379]$3798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1378]$3796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1377]$3794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1376]$3792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1375]$3790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1374]$3788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1373]$3786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1372]$3784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1371]$3782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1370]$3780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1369]$3778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1368]$3776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1367]$3774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1366]$3772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1365]$3770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1364]$3768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1363]$3766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1362]$3764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1361]$3762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1360]$3760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1359]$3758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1358]$3756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1357]$3754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1356]$3752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1355]$3750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1354]$3748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1353]$3746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1352]$3744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1351]$3742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1350]$3740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1349]$3738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1348]$3736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1347]$3734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1346]$3732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1345]$3730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1344]$3728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1343]$3726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1342]$3724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1341]$3722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1340]$3720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1339]$3718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1338]$3716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1337]$3714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1336]$3712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1335]$3710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1334]$3708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1333]$3706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1332]$3704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1331]$3702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1330]$3700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1329]$3698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1328]$3696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1327]$3694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1326]$3692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1325]$3690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1324]$3688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1323]$3686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1322]$3684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1321]$3682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1320]$3680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1319]$3678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1318]$3676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1317]$3674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1316]$3672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1315]$3670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1314]$3668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1313]$3666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1312]$3664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1311]$3662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1310]$3660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1309]$3658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1308]$3656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1307]$3654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1306]$3652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1305]$3650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1304]$3648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1303]$3646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1302]$3644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1301]$3642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1300]$3640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1299]$3638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1298]$3636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1297]$3634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1296]$3632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1295]$3630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1294]$3628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1293]$3626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1292]$3624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1291]$3622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1290]$3620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1289]$3618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1288]$3616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1287]$3614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1286]$3612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1285]$3610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1284]$3608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1283]$3606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1282]$3604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1281]$3602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1280]$3600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1279]$3598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1278]$3596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1277]$3594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1276]$3592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1275]$3590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1274]$3588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1273]$3586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1272]$3584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1271]$3582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1270]$3580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1269]$3578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1268]$3576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1267]$3574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1266]$3572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1265]$3570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1264]$3568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1263]$3566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1262]$3564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1261]$3562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1260]$3560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1259]$3558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1258]$3556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1257]$3554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1256]$3552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1255]$3550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1254]$3548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1253]$3546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1252]$3544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1251]$3542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1250]$3540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1249]$3538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1248]$3536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1247]$3534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1246]$3532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1245]$3530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1244]$3528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1243]$3526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1242]$3524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1241]$3522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1240]$3520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1239]$3518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1238]$3516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1237]$3514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1236]$3512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1235]$3510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1234]$3508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1233]$3506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1232]$3504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1231]$3502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1230]$3500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1229]$3498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1228]$3496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1227]$3494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1226]$3492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1225]$3490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1224]$3488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1223]$3486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1222]$3484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1221]$3482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1220]$3480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1219]$3478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1218]$3476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1217]$3474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1216]$3472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1215]$3470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1214]$3468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1213]$3466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1212]$3464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1211]$3462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1210]$3460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1209]$3458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1208]$3456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1207]$3454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1206]$3452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1205]$3450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1204]$3448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1203]$3446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1202]$3444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1201]$3442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1200]$3440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1199]$3438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1198]$3436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1197]$3434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1196]$3432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1195]$3430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1194]$3428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1193]$3426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1192]$3424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1191]$3422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1190]$3420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1189]$3418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1188]$3416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1187]$3414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1186]$3412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1185]$3410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1184]$3408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1183]$3406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1182]$3404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1181]$3402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1180]$3400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1179]$3398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1178]$3396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1177]$3394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1176]$3392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1175]$3390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1174]$3388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1173]$3386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1172]$3384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1171]$3382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1170]$3380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1169]$3378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1168]$3376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1167]$3374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1166]$3372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1165]$3370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1164]$3368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1163]$3366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1162]$3364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1161]$3362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1160]$3360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1159]$3358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1158]$3356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1157]$3354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1156]$3352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1155]$3350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1154]$3348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1153]$3346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1152]$3344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1151]$3342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1150]$3340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1149]$3338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1148]$3336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1147]$3334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1146]$3332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1145]$3330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1144]$3328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1143]$3326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1142]$3324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1141]$3322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1140]$3320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1139]$3318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1138]$3316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1137]$3314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1136]$3312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1135]$3310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1134]$3308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1133]$3306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1132]$3304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1131]$3302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1130]$3300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1129]$3298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1128]$3296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1127]$3294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1126]$3292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1125]$3290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1124]$3288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1123]$3286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1122]$3284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1121]$3282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1120]$3280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1119]$3278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1118]$3276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1117]$3274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1116]$3272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1115]$3270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1114]$3268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1113]$3266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1112]$3264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1111]$3262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1110]$3260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1109]$3258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1108]$3256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1107]$3254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1106]$3252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1105]$3250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1104]$3248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1103]$3246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1102]$3244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1101]$3242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1100]$3240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1099]$3238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1098]$3236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1097]$3234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1096]$3232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1095]$3230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1094]$3228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1093]$3226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1092]$3224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1091]$3222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1090]$3220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1089]$3218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1088]$3216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1087]$3214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1086]$3212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1085]$3210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1084]$3208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1083]$3206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1082]$3204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1081]$3202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1080]$3200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1079]$3198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1078]$3196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1077]$3194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1076]$3192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1075]$3190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1074]$3188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1073]$3186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1072]$3184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1071]$3182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1070]$3180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1069]$3178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1068]$3176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1067]$3174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1066]$3172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1065]$3170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1064]$3168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1063]$3166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1062]$3164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1061]$3162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1060]$3160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1059]$3158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1058]$3156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1057]$3154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1056]$3152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1055]$3150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1054]$3148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1053]$3146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1052]$3144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1051]$3142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1050]$3140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1049]$3138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1048]$3136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1047]$3134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1046]$3132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1045]$3130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1044]$3128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1043]$3126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1042]$3124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1041]$3122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1040]$3120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1039]$3118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1038]$3116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1037]$3114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1036]$3112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1035]$3110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1034]$3108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1033]$3106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1032]$3104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1031]$3102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1030]$3100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1029]$3098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1028]$3096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1027]$3094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1026]$3092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1025]$3090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1024]$3088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1023]$3086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1022]$3084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1021]$3082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1020]$3080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1019]$3078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1018]$3076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1017]$3074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1016]$3072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1015]$3070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1014]$3068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1013]$3066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1012]$3064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1011]$3062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1010]$3060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1009]$3058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1008]$3056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1007]$3054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1006]$3052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1005]$3050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1004]$3048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1003]$3046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1002]$3044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1001]$3042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1000]$3040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[999]$3038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[998]$3036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[997]$3034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[996]$3032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[995]$3030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[994]$3028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[993]$3026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[992]$3024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[991]$3022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[990]$3020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[989]$3018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[988]$3016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[987]$3014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[986]$3012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[985]$3010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[984]$3008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[983]$3006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[982]$3004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[981]$3002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[980]$3000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[979]$2998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[978]$2996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[977]$2994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[976]$2992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[975]$2990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[974]$2988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[973]$2986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[972]$2984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[971]$2982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[970]$2980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[969]$2978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[968]$2976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[967]$2974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[966]$2972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[965]$2970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[964]$2968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[963]$2966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[962]$2964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[961]$2962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[960]$2960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[959]$2958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[958]$2956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[957]$2954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[956]$2952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[955]$2950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[954]$2948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[953]$2946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[952]$2944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[951]$2942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[950]$2940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[949]$2938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[948]$2936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[947]$2934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[946]$2932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[945]$2930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[944]$2928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[943]$2926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[942]$2924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[941]$2922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[940]$2920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[939]$2918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[938]$2916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[937]$2914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[936]$2912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[935]$2910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[934]$2908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[933]$2906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[932]$2904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[931]$2902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[930]$2900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[929]$2898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[928]$2896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[927]$2894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[926]$2892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[925]$2890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[924]$2888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[923]$2886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[922]$2884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[921]$2882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[920]$2880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[919]$2878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[918]$2876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[917]$2874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[916]$2872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[915]$2870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[914]$2868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[913]$2866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[912]$2864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[911]$2862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[910]$2860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[909]$2858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[908]$2856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[907]$2854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[906]$2852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[905]$2850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[904]$2848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[903]$2846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[902]$2844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[901]$2842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[900]$2840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[899]$2838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[898]$2836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[897]$2834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[896]$2832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[895]$2830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[894]$2828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[893]$2826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[892]$2824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[891]$2822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[890]$2820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[889]$2818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[888]$2816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[887]$2814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[886]$2812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[885]$2810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[884]$2808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[883]$2806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[882]$2804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[881]$2802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[880]$2800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[879]$2798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[878]$2796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[877]$2794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[876]$2792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[875]$2790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[874]$2788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[873]$2786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[872]$2784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[871]$2782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[870]$2780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[869]$2778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[868]$2776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[867]$2774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[866]$2772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[865]$2770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[864]$2768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[863]$2766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[862]$2764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[861]$2762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[860]$2760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[859]$2758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[858]$2756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[857]$2754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[856]$2752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[855]$2750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[854]$2748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[853]$2746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[852]$2744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[851]$2742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[850]$2740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[849]$2738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[848]$2736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[847]$2734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[846]$2732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[845]$2730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[844]$2728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[843]$2726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[842]$2724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[841]$2722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[840]$2720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[839]$2718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[838]$2716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[837]$2714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[836]$2712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[835]$2710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[834]$2708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[833]$2706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[832]$2704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[831]$2702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[830]$2700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[829]$2698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[828]$2696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[827]$2694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[826]$2692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[825]$2690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[824]$2688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[823]$2686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[822]$2684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[821]$2682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[820]$2680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[819]$2678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[818]$2676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[817]$2674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[816]$2672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[815]$2670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[814]$2668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[813]$2666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[812]$2664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[811]$2662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[810]$2660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[809]$2658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[808]$2656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[807]$2654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[806]$2652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[805]$2650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[804]$2648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[803]$2646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[802]$2644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[801]$2642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[800]$2640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[799]$2638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[798]$2636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[797]$2634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[796]$2632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[795]$2630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[794]$2628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[793]$2626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[792]$2624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[791]$2622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[790]$2620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[789]$2618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[788]$2616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[787]$2614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[786]$2612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[785]$2610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[784]$2608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[783]$2606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[782]$2604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[781]$2602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[780]$2600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[779]$2598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[778]$2596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[777]$2594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[776]$2592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[775]$2590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[774]$2588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[773]$2586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[772]$2584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[771]$2582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[770]$2580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[769]$2578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[768]$2576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[767]$2574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[766]$2572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[765]$2570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[764]$2568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[763]$2566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[762]$2564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[761]$2562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[760]$2560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[759]$2558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[758]$2556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[757]$2554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[756]$2552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[755]$2550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[754]$2548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[753]$2546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[752]$2544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[751]$2542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[750]$2540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[749]$2538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[748]$2536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[747]$2534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[746]$2532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[745]$2530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[744]$2528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[743]$2526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[742]$2524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[741]$2522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[740]$2520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[739]$2518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[738]$2516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[737]$2514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[736]$2512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[735]$2510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[734]$2508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[733]$2506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[732]$2504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[731]$2502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[730]$2500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[729]$2498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[728]$2496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[727]$2494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[726]$2492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[725]$2490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[724]$2488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[723]$2486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[722]$2484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[721]$2482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[720]$2480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[719]$2478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[718]$2476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[717]$2474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[716]$2472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[715]$2470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[714]$2468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[713]$2466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[712]$2464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[711]$2462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[710]$2460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[709]$2458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[708]$2456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[707]$2454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[706]$2452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[705]$2450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[704]$2448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[703]$2446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[702]$2444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[701]$2442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[700]$2440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[699]$2438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[698]$2436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[697]$2434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[696]$2432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[695]$2430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[694]$2428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[693]$2426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[692]$2424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[691]$2422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[690]$2420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[689]$2418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[688]$2416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[687]$2414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[686]$2412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[685]$2410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[684]$2408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[683]$2406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[682]$2404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[681]$2402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[680]$2400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[679]$2398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[678]$2396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[677]$2394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[676]$2392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[675]$2390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[674]$2388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[673]$2386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[672]$2384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[671]$2382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[670]$2380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[669]$2378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[668]$2376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[667]$2374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[666]$2372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[665]$2370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[664]$2368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[663]$2366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[662]$2364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[661]$2362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[660]$2360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[659]$2358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[658]$2356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[657]$2354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[656]$2352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[655]$2350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[654]$2348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[653]$2346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[652]$2344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[651]$2342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[650]$2340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[649]$2338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[648]$2336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[647]$2334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[646]$2332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[645]$2330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[644]$2328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[643]$2326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[642]$2324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[641]$2322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[640]$2320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[639]$2318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[638]$2316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[637]$2314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[636]$2312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[635]$2310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[634]$2308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[633]$2306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[632]$2304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[631]$2302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[630]$2300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[629]$2298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[628]$2296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[627]$2294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[626]$2292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[625]$2290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[624]$2288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[623]$2286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[622]$2284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[621]$2282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[620]$2280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[619]$2278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[618]$2276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[617]$2274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[616]$2272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[615]$2270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[614]$2268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[613]$2266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[612]$2264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[611]$2262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[610]$2260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[609]$2258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[608]$2256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[607]$2254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[606]$2252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[605]$2250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[604]$2248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[603]$2246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[602]$2244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[601]$2242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[600]$2240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[599]$2238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[598]$2236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[597]$2234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[596]$2232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[595]$2230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[594]$2228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[593]$2226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[592]$2224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[591]$2222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[590]$2220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[589]$2218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[588]$2216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[587]$2214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[586]$2212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[585]$2210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[584]$2208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[583]$2206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[582]$2204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[581]$2202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[580]$2200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[579]$2198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[578]$2196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[577]$2194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[576]$2192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[575]$2190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[574]$2188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[573]$2186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[572]$2184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[571]$2182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[570]$2180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[569]$2178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[568]$2176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[567]$2174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[566]$2172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[565]$2170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[564]$2168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[563]$2166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[562]$2164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[561]$2162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[560]$2160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[559]$2158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[558]$2156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[557]$2154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[556]$2152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[555]$2150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[554]$2148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[553]$2146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[552]$2144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[551]$2142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[550]$2140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[549]$2138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[548]$2136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[547]$2134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[546]$2132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[545]$2130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[544]$2128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[543]$2126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[542]$2124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[541]$2122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[540]$2120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[539]$2118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[538]$2116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[537]$2114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[536]$2112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[535]$2110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[534]$2108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[533]$2106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[532]$2104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[531]$2102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[530]$2100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[529]$2098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[528]$2096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[527]$2094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[526]$2092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[525]$2090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[524]$2088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[523]$2086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[522]$2084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[521]$2082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[520]$2080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[519]$2078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[518]$2076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[517]$2074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[516]$2072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[515]$2070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[514]$2068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[513]$2066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[512]$2064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[511]$2062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[510]$2060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[509]$2058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[508]$2056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[507]$2054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[506]$2052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[505]$2050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[504]$2048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[503]$2046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[502]$2044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[501]$2042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[500]$2040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[499]$2038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[498]$2036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[497]$2034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[496]$2032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[495]$2030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[494]$2028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[493]$2026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[492]$2024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[491]$2022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[490]$2020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[489]$2018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[488]$2016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[487]$2014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[486]$2012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[485]$2010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[484]$2008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[483]$2006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[482]$2004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[481]$2002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[480]$2000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[479]$1998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[478]$1996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[477]$1994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[476]$1992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[475]$1990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[474]$1988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[473]$1986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[472]$1984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[471]$1982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[470]$1980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[469]$1978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[468]$1976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[467]$1974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[466]$1972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[465]$1970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[464]$1968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[463]$1966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[462]$1964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[461]$1962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[460]$1960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[459]$1958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[458]$1956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[457]$1954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[456]$1952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[455]$1950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[454]$1948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[453]$1946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[452]$1944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[451]$1942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[450]$1940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[449]$1938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[448]$1936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[447]$1934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[446]$1932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[445]$1930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[444]$1928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[443]$1926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[442]$1924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[441]$1922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[440]$1920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[439]$1918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[438]$1916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[437]$1914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[436]$1912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[435]$1910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[434]$1908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[433]$1906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[432]$1904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[431]$1902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[430]$1900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[429]$1898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[428]$1896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[427]$1894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[426]$1892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[425]$1890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[424]$1888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[423]$1886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[422]$1884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[421]$1882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[420]$1880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[419]$1878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[418]$1876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[417]$1874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[416]$1872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[415]$1870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[414]$1868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[413]$1866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[412]$1864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[411]$1862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[410]$1860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[409]$1858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[408]$1856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[407]$1854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[406]$1852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[405]$1850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[404]$1848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[403]$1846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[402]$1844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[401]$1842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[400]$1840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[399]$1838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[398]$1836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[397]$1834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[396]$1832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[395]$1830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[394]$1828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[393]$1826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[392]$1824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[391]$1822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[390]$1820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[389]$1818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[388]$1816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[387]$1814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[386]$1812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[385]$1810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[384]$1808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[383]$1806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[382]$1804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[381]$1802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[380]$1800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[379]$1798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[378]$1796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[377]$1794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[376]$1792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[375]$1790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[374]$1788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[373]$1786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[372]$1784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[371]$1782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[370]$1780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[369]$1778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[368]$1776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[367]$1774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[366]$1772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[365]$1770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[364]$1768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[363]$1766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[362]$1764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[361]$1762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[360]$1760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[359]$1758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[358]$1756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[357]$1754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[356]$1752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[355]$1750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[354]$1748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[353]$1746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[352]$1744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[351]$1742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[350]$1740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[349]$1738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[348]$1736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[347]$1734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[346]$1732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[345]$1730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[344]$1728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[343]$1726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[342]$1724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[341]$1722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[340]$1720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[339]$1718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[338]$1716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[337]$1714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[336]$1712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[335]$1710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[334]$1708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[333]$1706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[332]$1704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[331]$1702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[330]$1700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[329]$1698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[328]$1696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[327]$1694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[326]$1692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[325]$1690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[324]$1688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[323]$1686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[322]$1684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[321]$1682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[320]$1680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[319]$1678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[318]$1676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[317]$1674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[316]$1672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[315]$1670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[314]$1668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[313]$1666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[312]$1664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[311]$1662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[310]$1660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[309]$1658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[308]$1656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[307]$1654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[306]$1652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[305]$1650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[304]$1648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[303]$1646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[302]$1644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[301]$1642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[300]$1640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[299]$1638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[298]$1636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[297]$1634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[296]$1632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[295]$1630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[294]$1628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[293]$1626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[292]$1624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[291]$1622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[290]$1620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[289]$1618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[288]$1616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[287]$1614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[286]$1612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[285]$1610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[284]$1608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[283]$1606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[282]$1604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[281]$1602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[280]$1600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[279]$1598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[278]$1596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[277]$1594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[276]$1592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[275]$1590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[274]$1588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[273]$1586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[272]$1584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[271]$1582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[270]$1580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[269]$1578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[268]$1576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[267]$1574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[266]$1572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[265]$1570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[264]$1568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[263]$1566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[262]$1564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[261]$1562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[260]$1560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[259]$1558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[258]$1556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[257]$1554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[256]$1552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[255]$1550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[254]$1548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[253]$1546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[252]$1544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[251]$1542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[250]$1540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[249]$1538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[248]$1536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[247]$1534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[246]$1532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[245]$1530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[244]$1528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[243]$1526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[242]$1524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[241]$1522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[240]$1520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[239]$1518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[238]$1516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[237]$1514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[236]$1512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[235]$1510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[234]$1508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[233]$1506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[232]$1504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[231]$1502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[230]$1500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[229]$1498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[228]$1496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[227]$1494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[226]$1492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[225]$1490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[224]$1488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[223]$1486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[222]$1484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[221]$1482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[220]$1480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[219]$1478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[218]$1476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[217]$1474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[216]$1472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[215]$1470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[214]$1468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[213]$1466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[212]$1464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[211]$1462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[210]$1460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[209]$1458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[208]$1456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[207]$1454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[206]$1452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[205]$1450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[204]$1448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[203]$1446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[202]$1444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[201]$1442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[200]$1440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[199]$1438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[198]$1436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[197]$1434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[196]$1432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[195]$1430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[194]$1428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[193]$1426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[192]$1424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[191]$1422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[190]$1420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[189]$1418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[188]$1416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[187]$1414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[186]$1412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[185]$1410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[184]$1408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[183]$1406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[182]$1404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[181]$1402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[180]$1400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[179]$1398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[178]$1396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[177]$1394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[176]$1392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[175]$1390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[174]$1388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[173]$1386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[172]$1384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[171]$1382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[170]$1380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[169]$1378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[168]$1376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[167]$1374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[166]$1372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[165]$1370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[164]$1368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[163]$1366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[162]$1364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[161]$1362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[160]$1360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[159]$1358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[158]$1356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[157]$1354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[156]$1352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[155]$1350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[154]$1348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[153]$1346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[152]$1344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[151]$1342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[150]$1340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[149]$1338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[148]$1336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[147]$1334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[146]$1332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[145]$1330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[144]$1328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[143]$1326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[142]$1324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[141]$1322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[140]$1320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[139]$1318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[138]$1316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[137]$1314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[136]$1312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[135]$1310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[134]$1308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[133]$1306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[132]$1304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[131]$1302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[130]$1300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[129]$1298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[128]$1296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[127]$1294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[126]$1292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[125]$1290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[124]$1288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[123]$1286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[122]$1284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[121]$1282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[120]$1280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[119]$1278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[118]$1276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[117]$1274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[116]$1272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[115]$1270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[114]$1268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[113]$1266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[112]$1264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[111]$1262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[110]$1260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[109]$1258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[108]$1256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[107]$1254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[106]$1252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[105]$1250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[104]$1248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[103]$1246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[102]$1244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[101]$1242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[100]$1240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[99]$1238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[98]$1236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[97]$1234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[96]$1232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[95]$1230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[94]$1228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[93]$1226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[92]$1224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[91]$1222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[90]$1220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[89]$1218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[88]$1216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[87]$1214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[86]$1212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[85]$1210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[84]$1208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[83]$1206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[82]$1204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[81]$1202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[80]$1200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[79]$1198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[78]$1196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[77]$1194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[76]$1192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[75]$1190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[74]$1188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[73]$1186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[72]$1184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[71]$1182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[70]$1180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[69]$1178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[68]$1176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[67]$1174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[66]$1172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[65]$1170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[64]$1168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[63]$1166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[62]$1164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[61]$1162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[60]$1160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[59]$1158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[58]$1156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[57]$1154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[56]$1152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[55]$1150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[54]$1148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[53]$1146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[52]$1144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[51]$1142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[50]$1140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[49]$1138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[48]$1136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[47]$1134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[46]$1132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[45]$1130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[44]$1128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[43]$1126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[42]$1124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[41]$1122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[40]$1120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[39]$1118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[38]$1116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[37]$1114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[36]$1112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[35]$1110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[34]$1108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[33]$1106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[32]$1104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[31]$1102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[30]$1100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[29]$1098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[28]$1096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[27]$1094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[26]$1092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[25]$1090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[24]$1088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[23]$1086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[22]$1084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[21]$1082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[20]$1080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[19]$1078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[18]$1076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[17]$1074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[16]$1072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[15]$1070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[14]$1068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[13]$1066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[12]$1064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[11]$1062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[10]$1060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[9]$1058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[8]$1056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[7]$1054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[6]$1052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[5]$1050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4]$1048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3]$1046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2]$1044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1]$1042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[0]$1040 ($dff) from module instruction_memory.
Replaced 4096 DFF cells.

19.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8195 unused wires.
<suppressed ~3 debug messages>

19.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~3399 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.9. Rerunning OPT passes. (Maybe there is more to do..)

19.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

19.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][284]$16225:
      Old ports: A=32'11111110100111111111000001101111, B=32'11111111000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][142]$a$12728
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$a$12728 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$a$12728 [31:5] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [3] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [1:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] 3'000 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][332]$16369:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][166]$a$12800
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$a$12800 [31:5] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [3] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][165]$15868:
      Old ports: A=499747, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][82]$b$12549
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][82]$b$12549 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$b$12549 [31:16] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [14:10] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [8:0] } = { $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] 7'0000001 $memory\instruction_memory$rdmux[0][10][82]$b$12549 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [15] 4'0100 $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][282]$16219:
      Old ports: A=460051, B=32871, Y=$memory\instruction_memory$rdmux[0][10][141]$a$12725
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$a$12725 [31:5] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [3] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][190]$15943:
      Old ports: A=32'11011110110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12587
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12587 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$a$12587 [31:5] $memory\instruction_memory$rdmux[0][10][95]$a$12587 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] 4'1111 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][153]$15832:
      Old ports: A=501507, B=32'11111100100001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12531
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12531 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$b$12531 [31:9] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [6:0] } = { $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] 2'00 $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8] 13'0100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][200]$15973:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][100]$a$12602
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31:27] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [25:8] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [6:0] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][150]$15823:
      Old ports: A=32'11111110000001000010000000100011, B=58720367, Y=$memory\instruction_memory$rdmux[0][10][75]$a$12527
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$a$12527 [31:14] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [12:3] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [1:0] } = { $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] 2'10 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][265]$16168:
      Old ports: A=464483, B=32'11111100100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][132]$b$12699
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][132]$b$12699 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$b$12699 [31:10] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [8:3] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [1:0] } = { $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] 3'111 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] 2'10 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][20]$15433:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][10]$a$12332
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$a$12332 [31:8] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [6] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [4:0] } = { $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] 2'01 $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][223]$16042:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][111]$b$12636
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$b$12636 [31:25] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [23:6] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [4:0] } = { $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] 2'01 $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][238]$16087:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][119]$a$12659
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$a$12659 [31:8] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [6] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [4:0] } = { $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] 1'0 $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][251]$16126:
      Old ports: A=17174115, B=67540579, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12678
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12678 [12:11]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$b$12678 [31:13] $memory\instruction_memory$rdmux[0][10][125]$b$12678 [10:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$b$12678 [12] 1'0 $memory\instruction_memory$rdmux[0][10][125]$b$12678 [11] 8'00000110 $memory\instruction_memory$rdmux[0][10][125]$b$12678 [12] 13'0011001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][281]$16216:
      Old ports: A=1088423219, B=32'11111110000001111001000011100011, Y=$memory\instruction_memory$rdmux[0][10][140]$b$12723
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$b$12723 [31:7] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [5] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [3:0] } = { $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][296]$16261:
      Old ports: A=1171, B=1939, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12746
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12746 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$a$12746 [31:9] $memory\instruction_memory$rdmux[0][10][148]$a$12746 [7:0] } = { 22'0000000000000000000001 $memory\instruction_memory$rdmux[0][10][148]$a$12746 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][309]$16300:
      Old ports: A=157288339, B=32'11110110111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12765
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12765 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$b$12765 [31:6] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [3:0] } = { $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [4] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][324]$16345:
      Old ports: A=9720851, B=267876243, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12788
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12788 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$a$12788 [31:8] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 2'01 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][338]$16387:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][169]$a$12809
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$a$12809 [31:16] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [14:3] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][277]$16204:
      Old ports: A=1299, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$b$12717
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$b$12717 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$b$12717 [31:5] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [3] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [1:0] } = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][138]$b$12717 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12717 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][16]$15421:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][8]$a$12326
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][8]$a$12326 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$a$12326 [31:14] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [12:5] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][46]$15511:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111100100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][23]$a$12371
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][23]$a$12371 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$a$12371 [31:8] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [6] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$a$12371 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][48]$15517:
      Old ports: A=32'11111100010001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][24]$a$12374
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$a$12374 [31:23] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [21:16] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [14:0] } = { $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] 1'1 $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] 2'00 $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] 4'0001 $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][49]$15520:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][24]$b$12375
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$b$12375 [31:21] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [19:10] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [8:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] 19'0100001000000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][313]$16312:
      Old ports: A=13915187, B=15742899, Y=$memory\instruction_memory$rdmux[0][10][156]$b$12771
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][156]$b$12771 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$b$12771 [31:15] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [13:8] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [6:0] } = { 10'0000000011 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] 2'10 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [14] 3'000 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] 3'101 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][270]$16183:
      Old ports: A=8390199, B=24467219, Y=$memory\instruction_memory$rdmux[0][10][135]$a$12707
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$a$12707 [31:9] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [7:3] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [2] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 5'01100 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][56]$15541:
      Old ports: A=32'11111110100001111010011110000011, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$a$12386
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$a$12386 [31:8] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [6] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] 2'01 $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] 6'010011 $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][254]$16135:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][127]$a$12683
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$a$12683 [31:5] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [3] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][185]$15928:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][92]$b$12579
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$b$12579 [15] $memory\instruction_memory$rdmux[0][10][92]$b$12579 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$b$12579 [31:16] $memory\instruction_memory$rdmux[0][10][92]$b$12579 [14:8] $memory\instruction_memory$rdmux[0][10][92]$b$12579 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][204]$15985:
      Old ports: A=492819, B=32'10101100100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][102]$a$12608
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$a$12608 [31:5] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [3] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [1:0] } = { $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][212]$16009:
      Old ports: A=32'11111110111101000010001000100011, B=134217839, Y=$memory\instruction_memory$rdmux[0][10][106]$a$12620
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$a$12620 [31:10] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [8:3] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [1:0] } = { $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [2] 2'10 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][171]$15886:
      Old ports: A=32'11111110000001000010010000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][85]$b$12558
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$b$12558 [31:11] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [9:3] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [1:0] } = { $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] 4'0000 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][69]$15580:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][34]$b$12405
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$b$12405 [31:5] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [3] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [1:0] } = { $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12405 [2] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][236]$16081:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][118]$a$12656
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][118]$a$12656 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$a$12656 [31:9] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [7:6] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][118]$a$12656 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][341]$16396:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][170]$b$12813
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$b$12813 [31:5] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [3] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][304]$16285:
      Old ports: A=32806035, B=9790771, Y=$memory\instruction_memory$rdmux[0][10][152]$a$12758
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$a$12758 [31:8] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [6] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] 4'1010 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] 3'010 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][61]$15556:
      Old ports: A=32'11111110110001000010010100000011, B=1870659823, Y=$memory\instruction_memory$rdmux[0][10][30]$b$12393
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$b$12393 [31:9] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [7:3] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [1:0] } = { $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 2'11 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 3'111 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] 1'1 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 3'000 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 2'00 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][291]$16246:
      Old ports: A=149408867, B=8390291, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12738
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12738 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$b$12738 [31:6] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 4'0001 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 1'1 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [4] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][79]$15610:
      Old ports: A=501635, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][39]$b$12420
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$b$12420 [31:8] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [6] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [4:0] } = { $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] 2'01 $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] 4'0100 $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][103]$15682:
      Old ports: A=15179811, B=6071, Y=$memory\instruction_memory$rdmux[0][10][51]$b$12456
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$b$12456 [31:14] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [12:3] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] 2'00 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] 2'01 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][13]$15412:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][6]$b$12321
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][6]$b$12321 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$b$12321 [31:14] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [12:5] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][105]$15688:
      Old ports: A=805799827, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][52]$b$12459
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$b$12459 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$b$12459 [31:16] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [14:6] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [4:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][52]$b$12459 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][127]$15754:
      Old ports: A=50331759, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][63]$b$12492
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$b$12492 [31:8] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [6:3] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [1:0] } = { $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] 1'1 $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] 2'00 $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][137]$15784:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][68]$b$12507
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$b$12507 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$b$12507 [31:26] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [24:11] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [9:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] 8'01000010 $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] 10'1000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][191]$15946:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][95]$b$12588
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$b$12588 [31:25] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [23:8] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [6:0] } = { $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] 2'11 $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] 1'1 $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][54]$15535:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][27]$a$12383
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$a$12383 [31:14] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [12:5] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [3:0] } = { $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] 2'00 $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] 3'001 $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][92]$15649:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][46]$a$12440
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$a$12440 [31:5] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [3] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [1:0] } = { $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][306]$16291:
      Old ports: A=32871, B=1084228659, Y=$memory\instruction_memory$rdmux[0][10][153]$a$12761
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12761 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$a$12761 [31:5] $memory\instruction_memory$rdmux[0][10][153]$a$12761 [3] $memory\instruction_memory$rdmux[0][10][153]$a$12761 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] 3'000 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][95]$15658:
      Old ports: A=32'11111100101001000010111000100011, B=32'11111100101101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][47]$b$12444
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][47]$b$12444 [20] $memory\instruction_memory$rdmux[0][10][47]$b$12444 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$b$12444 [31:21] $memory\instruction_memory$rdmux[0][10][47]$b$12444 [19:10] $memory\instruction_memory$rdmux[0][10][47]$b$12444 [8:0] } = 30'111111001010100001011000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][340]$16393:
      Old ports: A=345347, B=8390419, Y=$memory\instruction_memory$rdmux[0][10][170]$a$12812
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$a$12812 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12812 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$a$12812 [31:15] $memory\instruction_memory$rdmux[0][10][170]$a$12812 [13:5] $memory\instruction_memory$rdmux[0][10][170]$a$12812 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [14] 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][255]$16138:
      Old ports: A=32'11111110000001111001110011100011, B=32'11111110000001101000001011100011, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12684
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12684 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$b$12684 [31:11] $memory\instruction_memory$rdmux[0][10][127]$b$12684 [8:0] } = { 15'111111100000011 $memory\instruction_memory$rdmux[0][10][127]$b$12684 [10] 3'100 $memory\instruction_memory$rdmux[0][10][127]$b$12684 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12684 [10] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][91]$15646:
      Old ports: A=42017795, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][45]$b$12438
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][45]$b$12438 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12438 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$b$12438 [31:11] $memory\instruction_memory$rdmux[0][10][45]$b$12438 [9:5] $memory\instruction_memory$rdmux[0][10][45]$b$12438 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [4] $memory\instruction_memory$rdmux[0][10][45]$b$12438 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [10] 3'000 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][24]$15445:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][12]$a$12338
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][12]$a$12338 [22] $memory\instruction_memory$rdmux[0][10][12]$a$12338 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$a$12338 [31:23] $memory\instruction_memory$rdmux[0][10][12]$a$12338 [21:8] $memory\instruction_memory$rdmux[0][10][12]$a$12338 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][231]$16066:
      Old ports: A=103810963, B=15193187, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12648
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12648 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$b$12648 [31:6] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][271]$16186:
      Old ports: A=32'11111111111101100000011110010011, B=267876115, Y=$memory\instruction_memory$rdmux[0][10][135]$b$12708
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$b$12708 [31:13] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [11:8] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [6:0] } = { $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] 11'11111111011 $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] 1'0 $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][214]$16015:
      Old ports: A=49748579, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][107]$a$12623
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][107]$a$12623 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$a$12623 [31:7] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [5:3] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [1:0] } = { $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 3'111 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][59]$15550:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][29]$b$12390
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][29]$b$12390 [8] $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$b$12390 [31:9] $memory\instruction_memory$rdmux[0][10][29]$b$12390 [7:6] $memory\instruction_memory$rdmux[0][10][29]$b$12390 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][29]$b$12390 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][88]$15637:
      Old ports: A=32'11111000111001111101011011100011, B=32'11111110110001000010010100000011, Y=$memory\instruction_memory$rdmux[0][10][44]$a$12434
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$a$12434 [31:9] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [7:6] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [4:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] 3'011 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] 3'001 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] 2'01 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][71]$15586:
      Old ports: A=50398227, B=32'11111100101001000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12408
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12408 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$b$12408 [31:6] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [3:0] } = { $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5:4] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [4] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][157]$15844:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][78]$b$12537
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][78]$b$12537 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$b$12537 [31:9] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [7:6] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][78]$b$12537 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12537 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][252]$16129:
      Old ports: A=33952355, B=34050147, Y=$memory\instruction_memory$rdmux[0][10][126]$a$12680
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][126]$a$12680 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12680 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$a$12680 [31:16] $memory\instruction_memory$rdmux[0][10][126]$a$12680 [14:10] $memory\instruction_memory$rdmux[0][10][126]$a$12680 [8:0] } = { 15'000000100000011 $memory\instruction_memory$rdmux[0][10][126]$a$12680 [15] 14'00100001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][86]$15631:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12431
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12431 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$a$12431 [31:6] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] 3'101 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] 3'001 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][278]$16207:
      Old ports: A=156239251, B=13035187, Y=$memory\instruction_memory$rdmux[0][10][139]$a$12719
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$a$12719 [31:9] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [7:6] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] 2'00 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] 3'001 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][72]$15589:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12410
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12410 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$a$12410 [31:10] $memory\instruction_memory$rdmux[0][10][36]$a$12410 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][38]$15487:
      Old ports: A=34680355, B=42019875, Y=$memory\instruction_memory$rdmux[0][10][19]$a$12359
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][19]$a$12359 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12359 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$a$12359 [31:24] $memory\instruction_memory$rdmux[0][10][19]$a$12359 [22:10] $memory\instruction_memory$rdmux[0][10][19]$a$12359 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][19]$a$12359 [9] 19'0001001011000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][334]$16375:
      Old ports: A=8738067, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][167]$a$12803
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$a$12803 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$a$12803 [31:13] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [11:6] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [4:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][167]$a$12803 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][167]$a$12803 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][263]$16162:
      Old ports: A=13027427, B=32'11111101000101111110100011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$b$12696
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][131]$b$12696 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$b$12696 [31:23] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [21:8] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [6:0] } = { $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [22] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 3'011 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 12'010001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][299]$16270:
      Old ports: A=32'10000000100000000000010100110111, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][149]$b$12750
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$b$12750 [31:17] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [15:3] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][149]$b$12750 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][243]$16102:
      Old ports: A=32'11111101100001000010011110000011, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][121]$b$12666
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$b$12666 [31:8] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [6:5] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][257]$16144:
      Old ports: A=112656483, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12687
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12687 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$b$12687 [31:6] $memory\instruction_memory$rdmux[0][10][128]$b$12687 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 2'10 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][186]$15931:
      Old ports: A=32'11100000110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12581
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12581 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$a$12581 [31:5] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [2:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] 2'11 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][315]$16318:
      Old ports: A=10999395, B=32'11111111101101010000011110010011, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12774
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12774 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$b$12774 [31:6] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [3:0] } = { $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] 3'101 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] 2'01 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] 3'011 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][158]$15847:
      Old ports: A=133171091, B=32'11111100111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12539
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12539 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$a$12539 [31:6] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [3:0] } = { $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] 3'111 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][124]$15745:
      Old ports: A=42020387, B=67175443, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12488
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12488 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$a$12488 [31:6] $memory\instruction_memory$rdmux[0][10][62]$a$12488 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [4] $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] 1'1 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][188]$15937:
      Old ports: A=16189235, B=32'10011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][94]$a$12584
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$a$12584 [31:8] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [6] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [4:0] } = { $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] 2'00 $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][229]$16060:
      Old ports: A=32'11111110010001000010011110000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][114]$b$12645
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$b$12645 [31:14] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [12:5] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [3:0] } = { $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] 1'1 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] 2'01 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] 9'000011110 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][311]$16306:
      Old ports: A=28641171, B=5244563, Y=$memory\instruction_memory$rdmux[0][10][155]$b$12768
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][155]$b$12768 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$b$12768 [31:23] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [21:9] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [7:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] 2'10 $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] 15'000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][199]$15970:
      Old ports: A=16188979, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12600
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12600 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$b$12600 [31:3] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [1:0] } = { $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 3'111 $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 3'011 $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][78]$15607:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][39]$a$12419
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$a$12419 [12] $memory\instruction_memory$rdmux[0][10][39]$a$12419 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$a$12419 [31:13] $memory\instruction_memory$rdmux[0][10][39]$a$12419 [11:6] $memory\instruction_memory$rdmux[0][10][39]$a$12419 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [5] $memory\instruction_memory$rdmux[0][10][39]$a$12419 [5] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][181]$15916:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][90]$b$12573
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][90]$b$12573 [15] $memory\instruction_memory$rdmux[0][10][90]$b$12573 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$b$12573 [31:16] $memory\instruction_memory$rdmux[0][10][90]$b$12573 [14:8] $memory\instruction_memory$rdmux[0][10][90]$b$12573 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][196]$15961:
      Old ports: A=32'11111101000001000010010100000011, B=738197743, Y=$memory\instruction_memory$rdmux[0][10][98]$a$12596
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$a$12596 [31:9] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [7:3] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 1'1 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 3'110 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 5'00000 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 2'00 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][201]$15976:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12603
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12603 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$b$12603 [31:3] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [1:0] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 3'111 $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][233]$16072:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12651
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12651 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$b$12651 [31:6] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] 3'111 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] 2'00 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][285]$16228:
      Old ports: A=1123875, B=8463395, Y=$memory\instruction_memory$rdmux[0][10][142]$b$12729
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$b$12729 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12729 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$b$12729 [31:24] $memory\instruction_memory$rdmux[0][10][142]$b$12729 [22:10] $memory\instruction_memory$rdmux[0][10][142]$b$12729 [8:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][142]$b$12729 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][336]$16381:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][168]$a$12806
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$a$12806 [31:5] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [3] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] 2'00 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][109]$15700:
      Old ports: A=1350566127, B=329619, Y=$memory\instruction_memory$rdmux[0][10][54]$b$12465
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$b$12465 [31:5] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [3] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][58]$15547:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][29]$a$12389
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$a$12389 [31:14] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [12:5] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [3:0] } = { $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] 2'00 $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] 2'01 $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][320]$16333:
      Old ports: A=12029539, B=4621971, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12782
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12782 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$a$12782 [31:6] $memory\instruction_memory$rdmux[0][10][160]$a$12782 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5:4] $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] 3'011 $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] 4'1000 $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] 3'110 $memory\instruction_memory$rdmux[0][10][160]$a$12782 [4] $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][32]$15469:
      Old ports: A=552051235, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][16]$a$12350
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$a$12350 [31:8] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [6] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][180]$15913:
      Old ports: A=32'10111100110001000000011100010011, B=32'11011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][90]$a$12572
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][90]$a$12572 [29] $memory\instruction_memory$rdmux[0][10][90]$a$12572 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$a$12572 [31:30] $memory\instruction_memory$rdmux[0][10][90]$a$12572 [28:8] $memory\instruction_memory$rdmux[0][10][90]$a$12572 [6:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][90]$a$12572 [7] 28'1110011000100000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][143]$15802:
      Old ports: A=32'11111101110001000010011100000011, B=1088849715, Y=$memory\instruction_memory$rdmux[0][10][71]$b$12516
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$b$12516 [31:14] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [12:5] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] 2'11 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] 3'001 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][273]$16192:
      Old ports: A=32855955, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12711
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12711 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$b$12711 [31:6] $memory\instruction_memory$rdmux[0][10][136]$b$12711 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] 3'111 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] 4'0101 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5] 2'11 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][328]$16357:
      Old ports: A=83194979, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12794
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12794 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$a$12794 [31:6] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] 1'1 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] 5'11110 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] 2'01 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][138]$15787:
      Old ports: A=88080495, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][69]$a$12509
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$a$12509 [31:8] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [6:3] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [1:0] } = { $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] 1'1 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] 5'01000 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] 2'00 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][17]$15424:
      Old ports: A=32'11111110100001000010011100000011, B=15195747, Y=$memory\instruction_memory$rdmux[0][10][8]$b$12327
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$b$12327 [31:9] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [7:6] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [4:0] } = { $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] 2'01 $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] 3'001 $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] 3'110 $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][82]$15619:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][41]$a$12425
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$a$12425 [31:25] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [23:16] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [14:0] } = { $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][41]$a$12425 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][178]$15907:
      Old ports: A=2110228371, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][89]$a$12569
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$a$12569 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$a$12569 [31:26] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [24:8] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [6:0] } = { $memory\instruction_memory$rdmux[0][10][89]$a$12569 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][232]$16069:
      Old ports: A=32'11111100000001000010101000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][116]$a$12650
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$a$12650 [31:8] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [6] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] 11'00001000010 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [5] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][62]$15559:
      Old ports: A=329619, B=492947, Y=$memory\instruction_memory$rdmux[0][10][31]$a$12395
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][31]$a$12395 [15] $memory\instruction_memory$rdmux[0][10][31]$a$12395 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$a$12395 [31:16] $memory\instruction_memory$rdmux[0][10][31]$a$12395 [14:10] $memory\instruction_memory$rdmux[0][10][31]$a$12395 [8:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][31]$a$12395 [15] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][193]$15952:
      Old ports: A=2110228371, B=32'11111111000001000000011010010011, Y=$memory\instruction_memory$rdmux[0][10][96]$b$12591
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][96]$b$12591 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$b$12591 [31:26] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [24:9] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [7:0] } = { $memory\instruction_memory$rdmux[0][10][96]$b$12591 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][22]$15439:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][11]$a$12335
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][11]$a$12335 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$a$12335 [31:9] $memory\instruction_memory$rdmux[0][10][11]$a$12335 [7:6] $memory\instruction_memory$rdmux[0][10][11]$a$12335 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][31]$15466:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][15]$b$12348
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][15]$b$12348 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12348 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$b$12348 [31:26] $memory\instruction_memory$rdmux[0][10][15]$b$12348 [24:8] $memory\instruction_memory$rdmux[0][10][15]$b$12348 [6:0] } = { 8'11111101 $memory\instruction_memory$rdmux[0][10][15]$b$12348 [7] 21'000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][262]$16159:
      Old ports: A=32'11111100101101110001111011100011, B=32'11111100110101100100110011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$a$12695
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][131]$a$12695 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$a$12695 [31:15] $memory\instruction_memory$rdmux[0][10][131]$a$12695 [13:10] $memory\instruction_memory$rdmux[0][10][131]$a$12695 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] 4'1011 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] 2'00 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] 11'11011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][327]$16354:
      Old ports: A=32'11110001010111111111000001101111, B=67511, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12792
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12792 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$b$12792 [31:5] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [2:0] } = { $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 3'000 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4:3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][8]$15397:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][4]$a$12314
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$a$12314 [23] $memory\instruction_memory$rdmux[0][10][4]$a$12314 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$a$12314 [31:24] $memory\instruction_memory$rdmux[0][10][4]$a$12314 [22:8] $memory\instruction_memory$rdmux[0][10][4]$a$12314 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][4]$a$12314 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][97]$15664:
      Old ports: A=32'11111110000001000010011000100011, B=180355183, Y=$memory\instruction_memory$rdmux[0][10][48]$b$12447
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$b$12447 [31:10] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [8:3] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [1:0] } = { $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] 3'000 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][50]$15523:
      Old ports: A=79691887, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][25]$a$12377
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$a$12377 [31:8] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [6:3] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [1:0] } = { $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] 4'1000 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][207]$15994:
      Old ports: A=32'11111111111111111111011110110111, B=1556580243, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12612
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12612 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$b$12612 [31:3] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [1:0] } = { $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 3'111 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 2'11 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][101]$15676:
      Old ports: A=2528915, B=268896019, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12453
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12453 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$b$12453 [31:9] $memory\instruction_memory$rdmux[0][10][50]$b$12453 [6:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [8] 6'000000 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [8:7] 2'00 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [7] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][290]$16243:
      Old ports: A=1084720947, B=157288339, Y=$memory\instruction_memory$rdmux[0][10][145]$a$12737
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$a$12737 [31:8] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [6] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] 3'100 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][242]$16099:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12665
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12665 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$a$12665 [31:6] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 2'11 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 3'011 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][302]$16279:
      Old ports: A=16082227, B=8746291, Y=$memory\instruction_memory$rdmux[0][10][151]$a$12755
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][151]$a$12755 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$a$12755 [31:21] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [19:13] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [11:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$a$12755 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [20] 19'0101011010100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][116]$15721:
      Old ports: A=1291845871, B=329619, Y=$memory\instruction_memory$rdmux[0][10][58]$a$12476
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$a$12476 [31:5] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [3] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][217]$16024:
      Old ports: A=32'10110110010111111111000011101111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][108]$b$12627
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$b$12627 [31:5] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [3] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [1:0] } = { $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 2'00 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][67]$15574:
      Old ports: A=492819, B=62988419, Y=$memory\instruction_memory$rdmux[0][10][33]$b$12402
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$b$12402 [31:8] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [6:5] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] 3'000 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] 2'00 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][129]$15760:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][64]$b$12495
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$b$12495 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$b$12495 [31:14] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [12:5] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$b$12495 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][107]$15694:
      Old ports: A=2594707, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][53]$b$12462
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$b$12462 [31:14] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [12:5] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [3:0] } = { $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] 3'001 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][283]$16222:
      Old ports: A=32'11110110101001110000011100010011, B=15111987, Y=$memory\instruction_memory$rdmux[0][10][141]$b$12726
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$b$12726 [31:17] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [15:6] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [4:0] } = { $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] 1'0 $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] 2'01 $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] 5'10011 $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] 2'00 $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][182]$15919:
      Old ports: A=32'11010011010111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12575
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12575 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$a$12575 [31:5] $memory\instruction_memory$rdmux[0][10][91]$a$12575 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][220]$16033:
      Old ports: A=71303279, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][110]$a$12632
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$a$12632 [31:9] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [7:3] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [1:0] } = { $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 3'100 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 4'1000 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 2'00 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][26]$15451:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][13]$a$12341
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][13]$a$12341 [22] $memory\instruction_memory$rdmux[0][10][13]$a$12341 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$a$12341 [31:23] $memory\instruction_memory$rdmux[0][10][13]$a$12341 [21:8] $memory\instruction_memory$rdmux[0][10][13]$a$12341 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][303]$16282:
      Old ports: A=12656771, B=8463363, Y=$memory\instruction_memory$rdmux[0][10][151]$b$12756
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][151]$b$12756 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12756 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$b$12756 [31:11] $memory\instruction_memory$rdmux[0][10][151]$b$12756 [9:8] $memory\instruction_memory$rdmux[0][10][151]$b$12756 [6:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$b$12756 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][104]$15685:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][52]$a$12458
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$a$12458 [31:14] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [12:5] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [3:0] } = { $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] 3'001 $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][94]$15655:
      Old ports: A=43065891, B=50398227, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12443
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12443 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$a$12443 [31:6] $memory\instruction_memory$rdmux[0][10][47]$a$12443 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][47]$a$12443 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12443 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][142]$15799:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][71]$a$12515
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$a$12515 [31:14] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [12:5] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] 2'01 $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][326]$16351:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][163]$a$12791
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$a$12791 [31:9] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [7:6] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [4:0] } = { $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 3'010 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][40]$15493:
      Old ports: A=32'11111100101101000010010000100011, B=32'11111100110001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12362
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12362 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$a$12362 [31:11] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][20]$a$12362 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [10] 18'010000100000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][57]$15544:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$b$12387
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$b$12387 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$b$12387 [31:8] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [6] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] 1'1 $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][28]$b$12387 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][246]$16111:
      Old ports: A=32'11111111111101111000011110010011, B=24499731, Y=$memory\instruction_memory$rdmux[0][10][123]$a$12671
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$a$12671 [12] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$a$12671 [31:13] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [11:8] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [6:0] } = { $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] 1'1 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] 5'11101 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] 2'11 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][47]$15514:
      Old ports: A=545761155, B=32'11111100111101000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][23]$b$12372
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$b$12372 [31:8] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [6] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [4:0] } = { $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] 3'001 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] 2'01 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] 3'010 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] 2'11 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][39]$15490:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12360
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12360 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$b$12360 [31:6] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [3:0] } = { $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 3'100 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [4] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 3'001 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][208]$15997:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][104]$a$12614
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$a$12614 [31:25] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [23:6] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [4:0] } = { $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][25]$15448:
      Old ports: A=1089931187, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][12]$b$12339
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$b$12339 [31:14] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [12:5] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [3:0] } = { $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] 7'0111101 $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][27]$15454:
      Old ports: A=16189363, B=33019667, Y=$memory\instruction_memory$rdmux[0][10][13]$b$12342
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][13]$b$12342 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$b$12342 [31:13] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [11:6] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][13]$b$12342 [12] 8'11110111 $memory\instruction_memory$rdmux[0][10][13]$b$12342 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [12] 5'00111 $memory\instruction_memory$rdmux[0][10][13]$b$12342 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][307]$16294:
      Old ports: A=263443, B=167772399, Y=$memory\instruction_memory$rdmux[0][10][153]$b$12762
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$b$12762 [31:5] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [3] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][333]$16372:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][166]$b$12801
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$b$12801 [31:16] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [14:3] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] 2'00 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][43]$15502:
      Old ports: A=32'11111100100001000010010100000011, B=32'11101011010111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$b$12366
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$b$12366 [31:9] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [7:3] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][162]$15859:
      Old ports: A=2122392611, B=2130773011, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12545
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12545 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$a$12545 [31:6] $memory\instruction_memory$rdmux[0][10][81]$a$12545 [3:0] } = { 7'0111111 $memory\instruction_memory$rdmux[0][10][81]$a$12545 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12545 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][81]$a$12545 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][99]$15670:
      Old ports: A=32'11111101100001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][49]$b$12450
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$b$12450 [31:14] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [12:5] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] 2'01 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][70]$15583:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][35]$a$12407
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][35]$a$12407 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12407 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$a$12407 [31:24] $memory\instruction_memory$rdmux[0][10][35]$a$12407 [22:10] $memory\instruction_memory$rdmux[0][10][35]$a$12407 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][35]$a$12407 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][113]$15712:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][56]$b$12471
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$b$12471 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$b$12471 [31:16] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [14:9] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [7:0] } = { $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] 1'0 $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][56]$b$12471 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][30]$15463:
      Old ports: A=32'11111110110001000010011100000011, B=552050723, Y=$memory\instruction_memory$rdmux[0][10][15]$a$12347
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$a$12347 [31:9] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [7:6] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [4:0] } = { $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] 3'011 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] 3'001 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][42]$15499:
      Old ports: A=32'11111100110001000010010100000011, B=32'11101011110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$a$12365
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$a$12365 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$a$12365 [31:9] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [7:3] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 3'110 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][112]$15709:
      Old ports: A=1342670739, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][56]$a$12470
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$a$12470 [15] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$a$12470 [31:16] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [14:6] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][65]$15568:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][32]$b$12399
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$b$12399 [31:14] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [12:5] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [3:0] } = { $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] 2'00 $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] 2'01 $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][247]$16114:
      Old ports: A=267843219, B=267388947, Y=$memory\instruction_memory$rdmux[0][10][123]$b$12672
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$b$12672 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$b$12672 [31:12] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [10:8] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [6:0] } = { 13'0000111111110 $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][259]$16150:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][129]$b$12690
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][129]$b$12690 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$b$12690 [31:5] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [3] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][239]$16090:
      Old ports: A=32'11111100000001000010111000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][119]$b$12660
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$b$12660 [31:10] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [8:3] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [1:0] } = { $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] 2'00 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] 2'10 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][160]$15853:
      Old ports: A=67174675, B=32871, Y=$memory\instruction_memory$rdmux[0][10][80]$a$12542
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$a$12542 [31:5] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [3] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][253]$16132:
      Old ports: A=1299, B=34115683, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12681
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12681 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$b$12681 [31:6] $memory\instruction_memory$rdmux[0][10][126]$b$12681 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 3'000 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][184]$15925:
      Old ports: A=16189235, B=32'10111100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][92]$a$12578
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$a$12578 [31:8] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [6] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [4:0] } = { $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] 1'0 $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][119]$15730:
      Old ports: A=32'11111110110001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][59]$b$12480
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$b$12480 [31:14] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [12:5] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][7]$15394:
      Old ports: A=32'11111110000001000010001000100011, B=125829231, Y=$memory\instruction_memory$rdmux[0][10][3]$b$12312
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$b$12312 [31:10] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [8:3] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [1:0] } = { $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] 2'11 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] 2'10 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][316]$16321:
      Old ports: A=15995955, B=32'11111100000000000000011000110111, Y=$memory\instruction_memory$rdmux[0][10][158]$a$12776
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$a$12776 [31:13] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [11:3] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [1:0] } = { $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] 2'00 $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] 8'00011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][100]$15673:
      Old ports: A=5943, B=32'11111110110001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][50]$a$12452
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$a$12452 [31:8] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [6:3] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [1:0] } = { $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] 3'011 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][73]$15592:
      Old ports: A=117440623, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][36]$b$12411
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$b$12411 [31:9] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [7:3] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [1:0] } = { $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] 3'000 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] 2'00 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][77]$15604:
      Old ports: A=1542035, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][38]$b$12417
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$b$12417 [31:14] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [12:5] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [3:0] } = { $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] 2'01 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] 6'000111 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][102]$15679:
      Old ports: A=15107891, B=468739, Y=$memory\instruction_memory$rdmux[0][10][51]$a$12455
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][51]$a$12455 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$a$12455 [31:14] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [12:5] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] 4'0011 $memory\instruction_memory$rdmux[0][10][51]$a$12455 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][240]$16093:
      Old ports: A=32'11111101110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][120]$a$12662
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$a$12662 [31:14] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [12:5] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [3:0] } = { $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] 2'01 $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][170]$15883:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12557
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12557 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$a$12557 [31:6] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] 3'111 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] 2'00 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][133]$15772:
      Old ports: A=32'11111110100001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][66]$b$12501
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$b$12501 [31:14] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [12:5] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] 2'11 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][45]$15508:
      Old ports: A=32'11111100110001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][22]$b$12369
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$b$12369 [31:23] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [21:16] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [14:0] } = { $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] 1'1 $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] 7'0010001 $memory\instruction_memory$rdmux[0][10][22]$b$12369 [15] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][140]$15793:
      Old ports: A=16189363, B=501379, Y=$memory\instruction_memory$rdmux[0][10][70]$a$12512
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][70]$a$12512 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$a$12512 [31:14] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [12:5] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [13] 5'00011 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][132]$15769:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12500
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12500 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$a$12500 [31:6] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] 3'101 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] 3'001 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][110]$15703:
      Old ports: A=16031779, B=6071, Y=$memory\instruction_memory$rdmux[0][10][55]$a$12467
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$a$12467 [31:14] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [12:3] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] 2'00 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] 2'01 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][226]$16051:
      Old ports: A=369098991, B=329619, Y=$memory\instruction_memory$rdmux[0][10][113]$a$12641
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$a$12641 [31:5] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [3] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][256]$16141:
      Old ports: A=41943151, B=67667555, Y=$memory\instruction_memory$rdmux[0][10][128]$a$12686
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$a$12686 [31:10] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [8:3] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] 1'0 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][272]$16189:
      Old ports: A=132122003, B=11007667, Y=$memory\instruction_memory$rdmux[0][10][136]$a$12710
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$a$12710 [31:9] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [7:6] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [4:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] 1'1 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] 3'100 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] 2'01 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][29]$15460:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][14]$b$12345
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$b$12345 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$b$12345 [31:8] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [6] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [4:0] } = { 10'1111110011 $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12345 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][318]$16327:
      Old ports: A=12875443, B=34047075, Y=$memory\instruction_memory$rdmux[0][10][159]$a$12779
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$a$12779 [31:7] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [5] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][28]$15457:
      Old ports: A=16189363, B=1075304339, Y=$memory\instruction_memory$rdmux[0][10][14]$a$12344
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$a$12344 [31:13] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [11:6] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] 5'10111 $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][115]$15718:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][57]$b$12474
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$b$12474 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$b$12474 [31:9] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [7:6] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] 3'011 $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][155]$15838:
      Old ports: A=16156595, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][77]$b$12534
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][77]$b$12534 [13] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$b$12534 [31:14] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [12:5] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [3:0] } = { 11'00000000111 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] 3'011 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [13] 4'1000 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][118]$15727:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12479
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12479 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$a$12479 [31:6] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] 3'101 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][205]$15988:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][102]$b$12609
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][102]$b$12609 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$b$12609 [31:9] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [7:6] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][102]$b$12609 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [5] 19'0010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][163]$15862:
      Old ports: A=32'10011000000000010000000100010011, B=10167, Y=$memory\instruction_memory$rdmux[0][10][81]$b$12546
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$b$12546 [31:17] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [15:3] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [1:0] } = { $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] 12'000000000000 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 1'0 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][34]$15475:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][17]$a$12353
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][17]$a$12353 [24] $memory\instruction_memory$rdmux[0][10][17]$a$12353 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$a$12353 [31:25] $memory\instruction_memory$rdmux[0][10][17]$a$12353 [23:8] $memory\instruction_memory$rdmux[0][10][17]$a$12353 [6:0] } = 30'111111011000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][130]$15763:
      Old ports: A=32'11111110110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][65]$a$12497
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$a$12497 [31:14] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [12:5] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [3:0] } = { $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] 3'011 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] 2'01 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] 1'0 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][123]$15742:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][61]$b$12486
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$b$12486 [31:5] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [3] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [1:0] } = { $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12486 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][168]$15877:
      Old ports: A=32'11111110110001000010011100000011, B=1047529363, Y=$memory\instruction_memory$rdmux[0][10][84]$a$12554
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$a$12554 [31:14] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [12:5] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [3:0] } = { $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] 6'111110 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][166]$15871:
      Old ports: A=16777327, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][83]$a$12551
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$a$12551 [31:8] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [6:3] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [1:0] } = { $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] 3'000 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][125]$15748:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100101101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][62]$b$12489
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][62]$b$12489 [20] $memory\instruction_memory$rdmux[0][10][62]$b$12489 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$b$12489 [31:21] $memory\instruction_memory$rdmux[0][10][62]$b$12489 [19:10] $memory\instruction_memory$rdmux[0][10][62]$b$12489 [8:0] } = 30'111111001010100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][172]$15889:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][86]$a$12560
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$a$12560 [31:14] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [12:5] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [3:0] } = { $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] 1'0 $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] 2'00 $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] 2'01 $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][173]$15892:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][86]$b$12561
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][86]$b$12561 [8] $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$b$12561 [31:9] $memory\instruction_memory$rdmux[0][10][86]$b$12561 [7:6] $memory\instruction_memory$rdmux[0][10][86]$b$12561 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][86]$b$12561 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][147]$15814:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][73]$b$12522
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$b$12522 [31:14] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [12:5] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [3:0] } = { $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] 2'00 $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] 2'01 $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][12]$15409:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][6]$a$12320
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$a$12320 [31:14] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [12:5] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [3:0] } = { $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] 2'00 $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] 3'001 $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][179]$15910:
      Old ports: A=16189107, B=32'10011100110001000000011000010011, Y=$memory\instruction_memory$rdmux[0][10][89]$b$12570
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$b$12570 [31:27] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [25:6] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [4:0] } = { $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] 2'00 $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] 4'0011 $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] 2'01 $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] 8'00000110 $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][131]$15766:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][65]$b$12498
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][65]$b$12498 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$b$12498 [31:8] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [6] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][65]$b$12498 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][183]$15922:
      Old ports: A=1556580243, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][91]$b$12576
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$b$12576 [31:25] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [23:8] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [6:0] } = { $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] 1'1 $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] 3'111 $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][146]$15811:
      Old ports: A=16189363, B=499747, Y=$memory\instruction_memory$rdmux[0][10][73]$a$12521
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][73]$a$12521 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$a$12521 [31:14] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [12:5] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [13] 3'000 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][136]$15781:
      Old ports: A=16189363, B=1081595795, Y=$memory\instruction_memory$rdmux[0][10][68]$a$12506
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12506 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$a$12506 [31:13] $memory\instruction_memory$rdmux[0][10][68]$a$12506 [11:6] $memory\instruction_memory$rdmux[0][10][68]$a$12506 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [5] 7'1110111 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][331]$16366:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][165]$b$12798
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$b$12798 [14] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$b$12798 [31:15] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [13:5] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][194]$15955:
      Old ports: A=16156595, B=460179, Y=$memory\instruction_memory$rdmux[0][10][97]$a$12593
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][97]$a$12593 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$a$12593 [31:17] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [15:6] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] 3'011 $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][4]$15385:
      Old ports: A=32'11111100110001000010011110000011, B=501635, Y=$memory\instruction_memory$rdmux[0][10][2]$a$12308
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$a$12308 [31:23] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [21:16] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [14:0] } = { $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] 2'00 $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][2]$a$12308 [15] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][342]$16399:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][171]$a$12815
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$a$12815 [31:16] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [14:3] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] 2'00 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][128]$15757:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][64]$a$12494
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$a$12494 [31:14] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [12:5] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [3:0] } = { $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] 2'00 $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] 3'001 $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][84]$15625:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][42]$a$12428
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$a$12428 [31:14] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [12:5] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [3:0] } = { $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] 2'01 $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][211]$16006:
      Old ports: A=494928111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][105]$b$12618
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$b$12618 [31:5] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [3] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][225]$16048:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][112]$b$12639
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][112]$b$12639 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12639 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$b$12639 [31:16] $memory\instruction_memory$rdmux[0][10][112]$b$12639 [14:8] $memory\instruction_memory$rdmux[0][10][112]$b$12639 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][112]$b$12639 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][112]$b$12639 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][234]$16075:
      Old ports: A=32'11111110000001000010000000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][117]$a$12653
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$a$12653 [31:14] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [12:3] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [1:0] } = { $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][117]$a$12653 [2] 2'10 $memory\instruction_memory$rdmux[0][10][117]$a$12653 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][249]$16120:
      Old ports: A=12056499, B=267810323, Y=$memory\instruction_memory$rdmux[0][10][124]$b$12675
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$b$12675 [31:23] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [21:6] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][264]$16165:
      Old ports: A=1299, B=32'11111010111110001111011011100011, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12698
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12698 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$a$12698 [31:6] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [3:0] } = { $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 3'000 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 2'01 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5:4] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][276]$16201:
      Old ports: A=10978611, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$a$12716
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$a$12716 [31:5] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [3] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 2'00 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 5'10000 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][287]$16234:
      Old ports: A=328723, B=32855187, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12732
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12732 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$b$12732 [31:8] $memory\instruction_memory$rdmux[0][10][143]$b$12732 [6:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] 5'01010 $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] 1'0 $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] 11'01000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][149]$15820:
      Old ports: A=133171091, B=32'11111010111001111101010011100011, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12525
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12525 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$b$12525 [31:6] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [3:0] } = { $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] 3'111 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][312]$16309:
      Old ports: A=15996851, B=1084655283, Y=$memory\instruction_memory$rdmux[0][10][156]$a$12770
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][156]$a$12770 [15] $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$a$12770 [31:16] $memory\instruction_memory$rdmux[0][10][156]$a$12770 [14:9] $memory\instruction_memory$rdmux[0][10][156]$a$12770 [7:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [15] 7'0000001 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] 2'01 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [15] 3'000 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] 11'01110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][325]$16348:
      Old ports: A=32'11110010010111111111000001101111, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12789
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12789 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$b$12789 [31:5] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [2:0] } = { $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] 2'00 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [4:3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][335]$16378:
      Old ports: A=345347, B=25167635, Y=$memory\instruction_memory$rdmux[0][10][167]$b$12804
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$b$12804 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$b$12804 [31:15] $memory\instruction_memory$rdmux[0][10][167]$b$12804 [13:5] $memory\instruction_memory$rdmux[0][10][167]$b$12804 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][152]$15829:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][76]$a$12530
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$a$12530 [31:14] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [12:5] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [3:0] } = { $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] 2'01 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][154]$15835:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][77]$a$12533
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$a$12533 [31:14] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [12:5] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [3:0] } = { $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] 3'000 $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] 3'001 $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][41]$15496:
      Old ports: A=32'11111100110101000010000000100011, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$b$12363
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$b$12363 [31:21] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [19:10] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [8:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] 10'0010000100 $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][89]$15640:
      Old ports: A=1639973103, B=329619, Y=$memory\instruction_memory$rdmux[0][10][44]$b$12435
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$b$12435 [31:5] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [3] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] 3'000 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][15]$15418:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][7]$b$12324
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$b$12324 [31:14] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [12:5] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [3:0] } = { $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] 2'00 $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] 3'001 $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][177]$15904:
      Old ports: A=32'11111100111101000010100000100011, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][88]$b$12567
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][88]$b$12567 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$b$12567 [31:12] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [10:3] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [1:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 2'01 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][344]$16405:
      Old ports: A=345347, B=16779027, Y=$memory\instruction_memory$rdmux[0][10][172]$a$12818
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$a$12818 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12818 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$a$12818 [31:15] $memory\instruction_memory$rdmux[0][10][172]$a$12818 [13:5] $memory\instruction_memory$rdmux[0][10][172]$a$12818 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [14] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][14]$15415:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][7]$a$12323
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][7]$a$12323 [8] $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$a$12323 [31:9] $memory\instruction_memory$rdmux[0][10][7]$a$12323 [7:6] $memory\instruction_memory$rdmux[0][10][7]$a$12323 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] 3'011 $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][213]$16012:
      Old ports: A=32'11111100110001000010011100000011, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][106]$b$12621
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$b$12621 [31:14] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [12:5] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [3:0] } = { $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [4] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][106]$b$12621 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][286]$16231:
      Old ports: A=9511459, B=67438179, Y=$memory\instruction_memory$rdmux[0][10][143]$a$12731
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][143]$a$12731 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] }
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$a$12731 [31:14] $memory\instruction_memory$rdmux[0][10][143]$a$12731 [12:7] $memory\instruction_memory$rdmux[0][10][143]$a$12731 [5:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [13] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [13] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] 6'010000 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] 9'100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][96]$15661:
      Old ports: A=32'11111100110001000010101000100011, B=32'11111100110101000010100000100011, Y=$memory\instruction_memory$rdmux[0][10][48]$a$12446
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][48]$a$12446 [20] $memory\instruction_memory$rdmux[0][10][48]$a$12446 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$a$12446 [31:21] $memory\instruction_memory$rdmux[0][10][48]$a$12446 [19:10] $memory\instruction_memory$rdmux[0][10][48]$a$12446 [8:0] } = 30'111111001100100001010000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][135]$15778:
      Old ports: A=1106761491, B=133658387, Y=$memory\instruction_memory$rdmux[0][10][67]$b$12504
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][67]$b$12504 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [13] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$b$12504 [31:16] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [14] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [12:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][67]$b$12504 [15] 3'000 $memory\instruction_memory$rdmux[0][10][67]$b$12504 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [13] 23'11111011111011100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][210]$16003:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][105]$a$12617
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$a$12617 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12617 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$a$12617 [31:16] $memory\instruction_memory$rdmux[0][10][105]$a$12617 [14:8] $memory\instruction_memory$rdmux[0][10][105]$a$12617 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][105]$a$12617 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][105]$a$12617 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][329]$16360:
      Old ports: A=33556243, B=11005539, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12795
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12795 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$b$12795 [31:6] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 2'11 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][159]$15850:
      Old ports: A=19, B=62989315, Y=$memory\instruction_memory$rdmux[0][10][79]$b$12540
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$b$12540 [31:11] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [9:5] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] 2'00 $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] 11'00000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][64]$15565:
      Old ports: A=329619, B=514147, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12398
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12398 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$a$12398 [31:6] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [3:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] 1'1 $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5:4] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][3]$15382:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12306
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12306 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$b$12306 [31:6] $memory\instruction_memory$rdmux[0][10][1]$b$12306 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 3'100 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [4] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 3'001 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][261]$16156:
      Old ports: A=398435, B=32'11111110000001111000000011100011, Y=$memory\instruction_memory$rdmux[0][10][130]$b$12693
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][130]$b$12693 [10] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$b$12693 [31:11] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [9:8] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [6:0] } = { $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] 8'00000011 $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] 2'00 $memory\instruction_memory$rdmux[0][10][130]$b$12693 [10] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][68]$15577:
      Old ports: A=58795011, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][34]$a$12404
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$a$12404 [31:11] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [9:5] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][34]$a$12404 [4] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] 3'000 $memory\instruction_memory$rdmux[0][10][34]$a$12404 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][6]$15391:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][3]$a$12311
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$a$12311 [31:8] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [6] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [4:0] } = { $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] 1'0 $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] 2'01 $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][266]$16171:
      Old ports: A=32'11111100000001011000001011100011, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12701
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12701 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$a$12701 [31:6] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [3:0] } = { $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][133]$a$12701 [4] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][133]$a$12701 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5:4] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][322]$16339:
      Old ports: A=166725523, B=13039283, Y=$memory\instruction_memory$rdmux[0][10][161]$a$12785
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$a$12785 [31:9] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [7:6] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] 2'00 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] 2'11 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][2]$15379:
      Old ports: A=32'11111100000000010000000100010011, B=42020387, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12305
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12305 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$a$12305 [31:6] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][293]$16252:
      Old ports: A=32'11111111100001010000010100010011, B=8390455, Y=$memory\instruction_memory$rdmux[0][10][146]$b$12741
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$b$12741 [31:17] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [15:3] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [1:0] } = { $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] 5'10000 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] 7'0000001 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] 3'100 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][321]$16336:
      Old ports: A=5674899, B=514147, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12783
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12783 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$b$12783 [31:6] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] 3'011 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5] 2'01 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5:4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][134]$15775:
      Old ports: A=32'11111100111001111101011011100011, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][67]$a$12503
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][67]$a$12503 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$a$12503 [31:9] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [7:6] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [8] 3'011 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] 3'001 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][60]$15553:
      Old ports: A=2099091, B=32'11111010111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12392
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12392 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$a$12392 [31:6] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [3:0] } = { $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 3'100 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5:4] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [4] $memory\instruction_memory$rdmux[0][10][30]$a$12392 [4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][85]$15628:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][42]$b$12429
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][42]$b$12429 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$b$12429 [31:8] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [6] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][42]$b$12429 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][90]$15643:
      Old ports: A=492819, B=46211203, Y=$memory\instruction_memory$rdmux[0][10][45]$a$12437
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$a$12437 [31:8] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [6:5] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] 3'000 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] 1'1 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] 2'00 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][206]$15991:
      Old ports: A=1050515, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12611
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12611 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$a$12611 [31:6] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] 2'10 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] 3'000 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][269]$16180:
      Old ports: A=1683, B=32'11111100110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][134]$b$12705
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][134]$b$12705 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][134]$b$12705 [31:5] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [3] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [1:0] } = { $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] 2'00 $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12705 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [4] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12705 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][156]$15841:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][78]$a$12536
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$a$12536 [31:14] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [12:5] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [3:0] } = { $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] 2'01 $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][98]$15667:
      Old ports: A=32'11111110110001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][49]$a$12449
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$a$12449 [31:14] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [12:5] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] 3'001 $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][343]$16402:
      Old ports: A=17126675, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][171]$b$12816
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][171]$b$12816 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$b$12816 [31:13] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [11:6] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][171]$b$12816 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][171]$b$12816 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][297]$16264:
      Old ports: A=1043, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12747
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12747 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$b$12747 [31:3] $memory\instruction_memory$rdmux[0][10][148]$b$12747 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][148]$b$12747 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][10][148]$b$12747 [2] 2'00 $memory\instruction_memory$rdmux[0][10][148]$b$12747 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][114]$15715:
      Old ports: A=2594707, B=32'11111101000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][57]$a$12473
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$a$12473 [31:14] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [12:5] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [3:0] } = { $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] 2'00 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 3'001 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][121]$15736:
      Old ports: A=46211203, B=42017795, Y=$memory\instruction_memory$rdmux[0][10][60]$b$12483
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][60]$b$12483 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12483 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$b$12483 [31:11] $memory\instruction_memory$rdmux[0][10][60]$b$12483 [9:8] $memory\instruction_memory$rdmux[0][10][60]$b$12483 [6:0] } = { 9'000000101 $memory\instruction_memory$rdmux[0][10][60]$b$12483 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][310]$16303:
      Old ports: A=160434067, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12767
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12767 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$a$12767 [31:6] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][195]$15958:
      Old ports: A=492819, B=32'11011100000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][97]$b$12594
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][97]$b$12594 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$b$12594 [31:5] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [3] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [1:0] } = { $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [4] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][174]$15895:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12563
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12563 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$a$12563 [31:6] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [3:0] } = { $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 2'11 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [4] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 3'011 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][197]$15964:
      Old ports: A=329363, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12597
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12597 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$b$12597 [31:3] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 3'011 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 2'10 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][83]$15622:
      Old ports: A=32'11111110000001000010011100000011, B=16210019, Y=$memory\instruction_memory$rdmux[0][10][41]$b$12426
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$b$12426 [31:9] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [7:6] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [4:0] } = { $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] 2'01 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][176]$15901:
      Old ports: A=32'11111100000001000010101000100011, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12566
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12566 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$a$12566 [31:6] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [3:0] } = { $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [4] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][145]$15808:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][72]$b$12519
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$b$12519 [31:14] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [12:5] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [3:0] } = { $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] 2'00 $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] 3'001 $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][108]$15697:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][54]$a$12464
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$a$12464 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$a$12464 [31:9] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [7:6] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] 3'011 $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][235]$16078:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][117]$b$12654
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$b$12654 [31:14] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [12:5] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [3:0] } = { $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] 2'01 $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][167]$15874:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12552
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12552 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$b$12552 [31:6] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [3:0] } = { $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] 3'101 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][209]$16000:
      Old ports: A=492819, B=32'10111010000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][104]$b$12615
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$b$12615 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$b$12615 [31:5] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [3] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [1:0] } = { $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [4] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][216]$16021:
      Old ports: A=16189363, B=492819, Y=$memory\instruction_memory$rdmux[0][10][108]$a$12626
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$a$12626 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$a$12626 [31:16] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [14:6] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] 9'011100001 $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][222]$16039:
      Old ports: A=32'11111111111111111111011110110111, B=449283987, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12635
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12635 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$a$12635 [31:3] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [1:0] } = { $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][230]$16063:
      Old ports: A=32'11111100111101000010101000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][115]$a$12647
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$a$12647 [31:9] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [7:6] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][237]$16084:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12657
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12657 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$b$12657 [31:6] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [3:0] } = { $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [4] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 3'011 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][244]$16105:
      Old ports: A=15179811, B=32'11111111010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][122]$a$12668
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$a$12668 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$a$12668 [31:22] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [20:3] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [1:0] } = { $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [21] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][250]$16123:
      Old ports: A=32888211, B=84313187, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12677
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12677 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$a$12677 [31:6] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [5] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] 3'010 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12677 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][260]$16153:
      Old ports: A=67670627, B=47582307, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12692
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12692 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$a$12692 [31:11] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [8:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][130]$a$12692 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12692 [9] 2'00 $memory\instruction_memory$rdmux[0][10][130]$a$12692 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][267]$16174:
      Old ports: A=32871, B=32'11111100000001111000101011100011, Y=$memory\instruction_memory$rdmux[0][10][133]$b$12702
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$b$12702 [31:8] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [6:3] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [1:0] } = { $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] 7'0000000 $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] 4'1000 $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] 1'0 $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][274]$16195:
      Old ports: A=164627859, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12713
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12713 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$a$12713 [31:6] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [4] 2'00 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [4] 2'11 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][280]$16213:
      Old ports: A=1088816947, B=15128371, Y=$memory\instruction_memory$rdmux[0][10][140]$a$12722
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][140]$a$12722 [30] $memory\instruction_memory$rdmux[0][10][140]$a$12722 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$a$12722 [31] $memory\instruction_memory$rdmux[0][10][140]$a$12722 [29:13] $memory\instruction_memory$rdmux[0][10][140]$a$12722 [11:0] } = { 15'000000011100110 $memory\instruction_memory$rdmux[0][10][140]$a$12722 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12722 [12] 13'0011100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][289]$16240:
      Old ports: A=322961647, B=165676947, Y=$memory\instruction_memory$rdmux[0][10][144]$b$12735
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$b$12735 [31:5] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [3] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 10'0000000000 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][295]$16258:
      Old ports: A=14971955, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][147]$b$12744
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$b$12744 [31:5] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [3] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] 2'00 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] 1'0 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] 1'1 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][301]$16276:
      Old ports: A=32'10000000000000000000010000110111, B=32'11111111111101000100010000010011, Y=$memory\instruction_memory$rdmux[0][10][150]$b$12753
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$b$12753 [31:15] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [13:3] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] 1'0 $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] 11'00000010000 $memory\instruction_memory$rdmux[0][10][150]$b$12753 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][308]$16297:
      Old ports: A=165676947, B=1084720947, Y=$memory\instruction_memory$rdmux[0][10][154]$a$12764
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$a$12764 [31:8] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [6] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] 3'100 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][317]$16324:
      Old ports: A=32'11111111111101100000011000010011, B=7632787, Y=$memory\instruction_memory$rdmux[0][10][158]$b$12777
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$b$12777 [31:18] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [16:8] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [6:0] } = { $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] 7'1110100 $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] 3'011 $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][323]$16342:
      Old ports: A=1084720947, B=6722579, Y=$memory\instruction_memory$rdmux[0][10][161]$b$12786
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][161]$b$12786 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$b$12786 [31:13] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [11:6] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [12] 5'10011 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] 5'10001 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][330]$16363:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][165]$a$12797
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$a$12797 [31:16] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [14:3] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] 2'00 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][337]$16384:
      Old ports: A=16779191, B=49635939, Y=$memory\instruction_memory$rdmux[0][10][168]$b$12807
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$b$12807 [31:7] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [5:3] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 2'00 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][345]$16408:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][172]$b$12819
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$b$12819 [31:5] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [3] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][141]$15796:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][70]$b$12513
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$b$12513 [31:14] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [12:5] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [3:0] } = { $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] 2'00 $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] 3'001 $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] 1'0 $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][314]$16315:
      Old ports: A=16016435, B=5244819, Y=$memory\instruction_memory$rdmux[0][10][157]$a$12773
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][157]$a$12773 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$a$12773 [31:8] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [6] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 2'10 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 3'000 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 3'001 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][55]$15538:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][27]$b$12384
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$b$12384 [31:25] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [23:6] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [4:0] } = { $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] 2'01 $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][44]$15505:
      Old ports: A=32'11111100010001000010010100000011, B=32'11101010110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][22]$a$12368
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$a$12368 [31:9] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [7:3] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 2'10 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][292]$16249:
      Old ports: A=267876243, B=279368803, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12740
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12740 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$a$12740 [31:6] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5:4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] 3'011 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] 3'101 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][21]$15436:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][10]$b$12333
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$b$12333 [31:14] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [12:5] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [3:0] } = { $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] 2'00 $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] 1'0 $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] 2'01 $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][18]$15427:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][9]$a$12329
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$a$12329 [23] $memory\instruction_memory$rdmux[0][10][9]$a$12329 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$a$12329 [31:24] $memory\instruction_memory$rdmux[0][10][9]$a$12329 [22:8] $memory\instruction_memory$rdmux[0][10][9]$a$12329 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][9]$a$12329 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][51]$15526:
      Old ports: A=2594707, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][25]$b$12378
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$b$12378 [31:25] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [23:8] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [6:0] } = { $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] 3'001 $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][298]$16267:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][149]$a$12749
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$a$12749 [31:9] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [7:6] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [4:0] } = { $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] 3'010 $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] 1'0 $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][111]$15706:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][55]$b$12468
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$b$12468 [31:14] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [12:5] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [3:0] } = { $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 3'001 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 2'00 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][53]$15532:
      Old ports: A=32'11111110110001000010011100000011, B=49762915, Y=$memory\instruction_memory$rdmux[0][10][26]$b$12381
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$b$12381 [31:9] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [7:6] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [4:0] } = { $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] 4'1011 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 2'01 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] 2'10 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][52]$15529:
      Old ports: A=16189363, B=32'11111110100001111010011110000011, Y=$memory\instruction_memory$rdmux[0][10][26]$a$12380
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$a$12380 [31:14] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [12:5] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [3:0] } = { $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] 2'01 $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][33]$15472:
      Old ports: A=32'11111110000001000010011100000011, B=552051747, Y=$memory\instruction_memory$rdmux[0][10][16]$b$12351
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$b$12351 [31:9] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [7:6] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] 5'01001 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][161]$15856:
      Old ports: A=32'10000001000000010000000100010011, B=2115053091, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12543
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12543 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$b$12543 [31:6] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [3:0] } = { $memory\instruction_memory$rdmux[0][10][80]$b$12543 [4] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5:4] 3'000 $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] 2'00 $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][218]$16027:
      Old ports: A=492819, B=432013551, Y=$memory\instruction_memory$rdmux[0][10][109]$a$12629
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$a$12629 [31:5] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [3] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] 1'0 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][275]$16198:
      Old ports: A=32'10000000000000000000010100110111, B=32'11111111111101010100010100010011, Y=$memory\instruction_memory$rdmux[0][10][137]$b$12714
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$b$12714 [31:15] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [13:3] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] 9'000010100 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][245]$16108:
      Old ports: A=24467091, B=8390583, Y=$memory\instruction_memory$rdmux[0][10][122]$b$12669
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$b$12669 [31:13] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [11:3] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][258]$16147:
      Old ports: A=32'11111110000001110000000011100011, B=32'11111111111100000000010100010011, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12689
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12689 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$a$12689 [31:6] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [3:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][10]$15403:
      Old ports: A=501635, B=32'11111110110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$a$12317
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$a$12317 [31:23] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [21:8] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [6:0] } = { $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] 1'0 $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][189]$15940:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][94]$b$12585
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$b$12585 [15] $memory\instruction_memory$rdmux[0][10][94]$b$12585 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$b$12585 [31:16] $memory\instruction_memory$rdmux[0][10][94]$b$12585 [14:8] $memory\instruction_memory$rdmux[0][10][94]$b$12585 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][198]$15967:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][99]$a$12599
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$a$12599 [31:25] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [23:8] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [6:0] } = { $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] 2'11 $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][144]$15805:
      Old ports: A=15179811, B=32'11111100100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][72]$a$12518
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$a$12518 [31:9] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [7:6] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [4:0] } = { $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][227]$16054:
      Old ports: A=32'11111110111101000010001000100011, B=8388719, Y=$memory\instruction_memory$rdmux[0][10][113]$b$12642
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$b$12642 [31:10] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [8:3] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [1:0] } = { $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 2'01 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [2] 2'10 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][294]$16255:
      Old ports: A=10753075, B=32'11111111111101110000011100010011, Y=$memory\instruction_memory$rdmux[0][10][147]$a$12743
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$a$12743 [31:9] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [7:6] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [4:0] } = { $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 3'000 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [5] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][74]$15595:
      Old ports: A=32'11111110100001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][37]$a$12413
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$a$12413 [31:14] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [12:5] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [3:0] } = { $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] 3'001 $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][76]$15601:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][38]$a$12416
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$a$12416 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$a$12416 [31:8] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [6] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][38]$a$12416 [7] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12416 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][66]$15571:
      Old ports: A=8388719, B=1939, Y=$memory\instruction_memory$rdmux[0][10][33]$a$12401
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$a$12401 [31:5] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [3] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] 12'000000000000 $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][221]$16036:
      Old ports: A=3147667, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12633
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12633 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$b$12633 [31:6] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 3'110 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 3'000 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][75]$15598:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][37]$b$12414
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][37]$b$12414 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$b$12414 [31:14] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [12:5] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][117]$15724:
      Old ports: A=16031779, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][58]$b$12477
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$b$12477 [31:8] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [6] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [4:0] } = { $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] 3'011 $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][81]$15616:
      Old ports: A=32'11111110010001000010011100000011, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][40]$b$12423
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$b$12423 [31:9] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [7:6] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [4:0] } = { $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] 1'1 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] 3'001 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][120]$15733:
      Old ports: A=32'11110100111001111101100011100011, B=19, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12482
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12482 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$a$12482 [31:6] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [3:0] } = { $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 3'000 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][300]$16273:
      Old ports: A=10777907, B=24614803, Y=$memory\instruction_memory$rdmux[0][10][150]$a$12752
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$a$12752 [31:8] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [6] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] 2'01 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] 3'101 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][87]$15634:
      Old ports: A=32'11111110100001000010011100000011, B=132122515, Y=$memory\instruction_memory$rdmux[0][10][43]$b$12432
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$b$12432 [31:14] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [12:5] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] 2'11 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] 2'00 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][187]$15934:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][93]$b$12582
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][93]$b$12582 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$b$12582 [31:27] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [25:8] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [6:0] } = { $memory\instruction_memory$rdmux[0][10][93]$b$12582 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][106]$15691:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][53]$a$12461
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][53]$a$12461 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$a$12461 [31:16] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [14:9] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [7:0] } = { $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][53]$a$12461 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][1]$15376:
      Old ports: A=1073807635, B=1337983087, Y=$memory\instruction_memory$rdmux[0][10][0]$b$12303
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [31:5] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [3] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [1:0] } = { 4'0100 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][241]$16096:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][120]$b$12663
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][120]$b$12663 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$b$12663 [31:9] $memory\instruction_memory$rdmux[0][10][120]$b$12663 [7:6] $memory\instruction_memory$rdmux[0][10][120]$b$12663 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][120]$b$12663 [8] 2'11 $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] 9'110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][279]$16210:
      Old ports: A=48611427, B=157287955, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12720
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12720 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$b$12720 [31:6] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [4] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5:4] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] 3'000 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [4] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][305]$16288:
      Old ports: A=4269187, B=16843027, Y=$memory\instruction_memory$rdmux[0][10][152]$b$12759
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$b$12759 [31:8] $memory\instruction_memory$rdmux[0][10][152]$b$12759 [6:5] $memory\instruction_memory$rdmux[0][10][152]$b$12759 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] 2'00 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][126]$15751:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12491
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12491 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$a$12491 [31:10] $memory\instruction_memory$rdmux[0][10][63]$a$12491 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][175]$15898:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][87]$b$12564
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$b$12564 [31:8] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [6] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [4:0] } = { $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][87]$b$12564 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][215]$16018:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][107]$b$12624
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][107]$b$12624 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$b$12624 [31:27] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [25:8] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [6:0] } = { $memory\instruction_memory$rdmux[0][10][107]$b$12624 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][37]$15484:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][18]$b$12357
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$b$12357 [31:5] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [3] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [1:0] } = { $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12357 [2] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][248]$16117:
      Old ports: A=11008179, B=32855827, Y=$memory\instruction_memory$rdmux[0][10][124]$a$12674
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$a$12674 [31:9] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [7:6] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] 2'01 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][9]$15400:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][4]$b$12315
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$b$12315 [12] $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$b$12315 [31:13] $memory\instruction_memory$rdmux[0][10][4]$b$12315 [11:6] $memory\instruction_memory$rdmux[0][10][4]$b$12315 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][36]$15481:
      Old ports: A=62989315, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][18]$a$12356
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$a$12356 [31:11] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [9:5] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][18]$a$12356 [4] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] 8'00000100 $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] 3'000 $memory\instruction_memory$rdmux[0][10][18]$a$12356 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][202]$15979:
      Old ports: A=1556580243, B=32'11111111000001000000010110010011, Y=$memory\instruction_memory$rdmux[0][10][101]$a$12605
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$a$12605 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$a$12605 [31:25] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [23:10] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [8:0] } = { $memory\instruction_memory$rdmux[0][10][101]$a$12605 [24] 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12605 [24] 3'111 $memory\instruction_memory$rdmux[0][10][101]$a$12605 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] 4'0001 $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][5]$15388:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][2]$b$12309
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][2]$b$12309 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12309 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$b$12309 [31:8] $memory\instruction_memory$rdmux[0][10][2]$b$12309 [6] $memory\instruction_memory$rdmux[0][10][2]$b$12309 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][2]$b$12309 [5] 3'011 $memory\instruction_memory$rdmux[0][10][2]$b$12309 [5] $memory\instruction_memory$rdmux[0][10][2]$b$12309 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][2]$b$12309 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][0]$15373:
      Old ports: A=19, B=4407, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12302
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12302 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$a$12302 [31:3] $memory\instruction_memory$rdmux[0][10][0]$a$12302 [1:0] } = { 19'0000000000000000000 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] 3'000 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][23]$15442:
      Old ports: A=133171091, B=32'11111000111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12336
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12336 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$b$12336 [31:6] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [3:0] } = { $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5:4] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 3'111 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][164]$15865:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][82]$a$12548
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$a$12548 [31:8] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [6] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][63]$15562:
      Old ports: A=32'11111100000001000010010100000011, B=1522532591, Y=$memory\instruction_memory$rdmux[0][10][31]$b$12396
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$b$12396 [31:9] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [7:3] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [1:0] } = { $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 1'1 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 2'11 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] 3'000 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 2'00 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][11]$15406:
      Old ports: A=16211555, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$b$12318
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$b$12318 [31:9] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [7:6] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [4:0] } = { $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] 4'0011 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] 3'110 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][288]$16237:
      Old ports: A=134564451, B=263443, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12734
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12734 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$a$12734 [31:6] $memory\instruction_memory$rdmux[0][10][144]$a$12734 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] 10'0000000010 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5:4] $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][35]$15478:
      Old ports: A=552052259, B=19, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12354
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12354 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$b$12354 [31:6] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [3:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][169]$15880:
      Old ports: A=32'11111110111001111101011011100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][84]$b$12555
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$b$12555 [31:9] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [7:6] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] 3'001 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][224]$16045:
      Old ports: A=492819, B=32'10110010100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][112]$a$12638
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][112]$a$12638 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$a$12638 [31:5] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [3] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [1:0] } = { $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][192]$15949:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12590
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12590 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$a$12590 [31:3] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [1:0] } = { $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 3'111 $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][80]$15613:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][40]$a$12422
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$a$12422 [31:25] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [23:16] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [14:0] } = { $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][40]$a$12422 [15] $memory\instruction_memory$rdmux[0][10][40]$a$12422 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][319]$16330:
      Old ports: A=16021395, B=4195731, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12780
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12780 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$b$12780 [31:10] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [8:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] 1'1 $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] 3'000 $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][339]$16390:
      Old ports: A=25515283, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][169]$b$12810
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][169]$b$12810 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$b$12810 [31:13] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [11:6] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [12] 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][228]$16057:
      Old ports: A=32'11111110000001000010001000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][114]$a$12644
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] $memory\instruction_memory$rdmux[0][10][114]$a$12644 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$a$12644 [31:9] $memory\instruction_memory$rdmux[0][10][114]$a$12644 [7:6] $memory\instruction_memory$rdmux[0][10][114]$a$12644 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][114]$a$12644 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] 11'00010000100 $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][148]$15817:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][74]$a$12524
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][74]$a$12524 [8] $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$a$12524 [31:9] $memory\instruction_memory$rdmux[0][10][74]$a$12524 [7:6] $memory\instruction_memory$rdmux[0][10][74]$a$12524 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][93]$15652:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][46]$b$12441
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$b$12441 [23] $memory\instruction_memory$rdmux[0][10][46]$b$12441 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$b$12441 [31:24] $memory\instruction_memory$rdmux[0][10][46]$b$12441 [22:10] $memory\instruction_memory$rdmux[0][10][46]$b$12441 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][46]$b$12441 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][122]$15739:
      Old ports: A=37823619, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][61]$a$12485
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][61]$a$12485 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12485 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$a$12485 [31:8] $memory\instruction_memory$rdmux[0][10][61]$a$12485 [6:5] $memory\instruction_memory$rdmux[0][10][61]$a$12485 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [7] 2'00 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [7] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][151]$15826:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][75]$b$12528
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$b$12528 [31:14] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [12:5] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [3:0] } = { $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] 3'000 $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] 3'001 $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] 1'0 $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][139]$15790:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][69]$b$12510
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$b$12510 [31:14] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [12:5] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [3:0] } = { $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] 2'00 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] 3'001 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][19]$15430:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][9]$b$12330
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$b$12330 [12] $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$b$12330 [31:13] $memory\instruction_memory$rdmux[0][10][9]$b$12330 [11:6] $memory\instruction_memory$rdmux[0][10][9]$b$12330 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][203]$15982:
      Old ports: A=16091059, B=460179, Y=$memory\instruction_memory$rdmux[0][10][101]$b$12606
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$b$12606 [17] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$b$12606 [31:18] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [16:6] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] 3'011 $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][219]$16030:
      Old ports: A=329619, B=32'11111110111101000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12630
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12630 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$b$12630 [31:6] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [3:0] } = { $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] 1'0 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] 3'010 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [4] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [4] 5'00011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12514:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][71]$a$12515, B=$memory\instruction_memory$rdmux[0][10][71]$b$12516, Y=$memory\instruction_memory$rdmux[0][9][35]$b$10872
      New ports: A={ $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] 2'00 $memory\instruction_memory$rdmux[0][10][71]$a$12515 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12515 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] $memory\instruction_memory$rdmux[0][10][71]$b$12516 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12516 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10872 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10872 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [29:25] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [23:16] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [14] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [12:8] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [6:5] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] 3'011 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] 7'0001110 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12646:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][115]$a$12647, B=$memory\instruction_memory$rdmux[0][10][115]$b$12648, Y=$memory\instruction_memory$rdmux[0][9][57]$b$10938
      New ports: A={ $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] 2'11 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [8] 1'0 $memory\instruction_memory$rdmux[0][10][115]$a$12647 [5] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] 3'001 $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12648 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10938 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$b$10938 [31:25] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [23:22] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [19] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [17:14] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [12] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [5] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [18] 1'0 $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12331:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][10]$a$12332, B=$memory\instruction_memory$rdmux[0][10][10]$b$12333, Y=$memory\instruction_memory$rdmux[0][9][5]$a$10781
      New ports: A={ $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] 1'1 $memory\instruction_memory$rdmux[0][10][10]$a$12332 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12332 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12333 [13] 2'10 $memory\instruction_memory$rdmux[0][10][10]$b$12333 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$a$10781 [31:23] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [21] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [19:16] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [14] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [12:8] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [6] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [5] 2'01 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][145]$12736:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][145]$a$12737, B=$memory\instruction_memory$rdmux[0][10][145]$b$12738, Y=$memory\instruction_memory$rdmux[0][9][72]$b$10983
      New ports: A={ $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] 2'11 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [7] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12737 [5] 1'1 }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12738 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12738 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$b$10983 [30] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$b$10983 [31] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [29:25] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [20:9] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$b$10983 [22] 4'0000 $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [6] 2'00 $memory\instruction_memory$rdmux[0][9][72]$b$10983 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$10983 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][168]$12805:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][168]$a$12806, B=$memory\instruction_memory$rdmux[0][10][168]$b$12807, Y=$memory\instruction_memory$rdmux[0][9][84]$a$11018
      New ports: A={ $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] 3'000 $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12806 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12807 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11018 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [7:6] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$a$11018 [31:18] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [12:10] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [8] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [5] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [3] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [17] 4'0000 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] 2'00 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][146]$12739:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][146]$a$12740, B=$memory\instruction_memory$rdmux[0][10][146]$b$12741, Y=$memory\instruction_memory$rdmux[0][9][73]$a$10985
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5] $memory\instruction_memory$rdmux[0][10][146]$a$12740 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12741 [16] 1'0 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] 2'00 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] 1'1 $memory\instruction_memory$rdmux[0][10][146]$b$12741 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$a$10985 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [18] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [9] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7:4] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$a$10985 [31:30] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [27:19] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [17] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [15:13] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [11:10] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [8] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [3] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$a$10985 [29] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [29] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [6] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] 2'01 $memory\instruction_memory$rdmux[0][9][73]$a$10985 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12448:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][49]$a$12449, B=$memory\instruction_memory$rdmux[0][10][49]$b$12450, Y=$memory\instruction_memory$rdmux[0][9][24]$b$10839
      New ports: A={ $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] 2'10 $memory\instruction_memory$rdmux[0][10][49]$a$12449 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12450 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10839 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13:12] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10839 [31:26] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [21:14] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [11:8] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [6] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [3:0] } = { $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [5] 2'01 $memory\instruction_memory$rdmux[0][9][24]$b$10839 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12424:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][41]$a$12425, B=$memory\instruction_memory$rdmux[0][10][41]$b$12426, Y=$memory\instruction_memory$rdmux[0][9][20]$b$10827
      New ports: A={ $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] 1'0 $memory\instruction_memory$rdmux[0][10][41]$a$12425 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12425 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12425 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12426 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10827 [31:27] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21:17] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [14:9] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [6] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] 2'01 $memory\instruction_memory$rdmux[0][9][20]$b$10827 [16] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][86]$12559:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][86]$a$12560, B=$memory\instruction_memory$rdmux[0][10][86]$b$12561, Y=$memory\instruction_memory$rdmux[0][9][43]$a$10895
      New ports: A={ $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12560 [13] 3'110 $memory\instruction_memory$rdmux[0][10][86]$a$12560 [4] }, B={ $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] 1'1 $memory\instruction_memory$rdmux[0][10][86]$b$12561 [8] 1'0 $memory\instruction_memory$rdmux[0][10][86]$b$12561 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10895 [20] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [8:7] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$a$10895 [31:21] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [19:14] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [12:9] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [6] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [5] 2'01 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [4] 4'0001 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12472:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][57]$a$12473, B=$memory\instruction_memory$rdmux[0][10][57]$b$12474, Y=$memory\instruction_memory$rdmux[0][9][28]$b$10851
      New ports: A={ $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 2'11 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12473 [4] }, B={ $memory\instruction_memory$rdmux[0][10][57]$b$12474 [8] 3'000 $memory\instruction_memory$rdmux[0][10][57]$b$12474 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12474 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10851 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$b$10851 [31:16] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [14] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [11:10] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [6] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$b$10851 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [7] 8'00100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12316:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][5]$a$12317, B=$memory\instruction_memory$rdmux[0][10][5]$b$12318, Y=$memory\instruction_memory$rdmux[0][9][2]$b$10773
      New ports: A={ $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] 1'1 $memory\instruction_memory$rdmux[0][10][5]$a$12317 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12318 [8] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12318 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10773 [31:27] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [24:23] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [21:17] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [15:9] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [6] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [4:0] } = { $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26] 1'0 $memory\instruction_memory$rdmux[0][9][2]$b$10773 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$b$10773 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] 2'11 $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][80]$12541:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][80]$a$12542, B=$memory\instruction_memory$rdmux[0][10][80]$b$12543, Y=$memory\instruction_memory$rdmux[0][9][40]$a$10886
      New ports: A={ $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12542 [2] }, B={ $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12543 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$a$10886 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$a$10886 [31:27] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [25] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [23:17] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [15:10] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [8:6] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [3] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$a$10886 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] 2'00 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][96]$12589:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][96]$a$12590, B=$memory\instruction_memory$rdmux[0][10][96]$b$12591, Y=$memory\instruction_memory$rdmux[0][9][48]$a$10910
      New ports: A={ $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12590 [2] }, B={ $memory\instruction_memory$rdmux[0][10][96]$b$12591 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12591 [8] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][48]$a$10910 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [15] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$a$10910 [31:26] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [24:16] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [14:9] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [6] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [4:3] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$a$10910 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12457:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][52]$a$12458, B=$memory\instruction_memory$rdmux[0][10][52]$b$12459, Y=$memory\instruction_memory$rdmux[0][9][26]$a$10844
      New ports: A={ $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12458 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12458 [4] }, B={ $memory\instruction_memory$rdmux[0][10][52]$b$12459 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12459 [15] 3'001 $memory\instruction_memory$rdmux[0][10][52]$b$12459 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10844 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13:12] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10844 [31:29] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [27:23] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [20:16] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [14] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [11:8] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [6] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10844 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [5] 2'01 $memory\instruction_memory$rdmux[0][9][26]$a$10844 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [4] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12667:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][122]$a$12668, B=$memory\instruction_memory$rdmux[0][10][122]$b$12669, Y=$memory\instruction_memory$rdmux[0][9][61]$a$10949
      New ports: A={ $memory\instruction_memory$rdmux[0][10][122]$a$12668 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [21] 2'11 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] 3'010 $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12668 [2] }, B={ $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12669 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10949 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13:12] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$10949 [31:24] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [22] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [20:17] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [15:14] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [11:9] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [7:6] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [1:0] } = { $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$10949 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][113]$12640:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][113]$a$12641, B=$memory\instruction_memory$rdmux[0][10][113]$b$12642, Y=$memory\instruction_memory$rdmux[0][9][56]$b$10935
      New ports: A={ $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] 2'00 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12641 [2] }, B={ $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 1'1 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12642 [9] 3'010 $memory\instruction_memory$rdmux[0][10][113]$b$12642 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$10935 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [23] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$b$10935 [31:26] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [24] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [22:14] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [12:10] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [8] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [6] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [3] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [25] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [9] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [2] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][128]$12685:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][128]$a$12686, B=$memory\instruction_memory$rdmux[0][10][128]$b$12687, Y=$memory\instruction_memory$rdmux[0][9][64]$a$10958
      New ports: A={ $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] 2'00 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12686 [9] 2'10 $memory\instruction_memory$rdmux[0][10][128]$a$12686 [2] }, B={ $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5] 1'1 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12687 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][64]$a$10958 [26] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [23] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [20] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [10:9] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$a$10958 [31:27] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [25:24] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [22:21] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [19:17] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [15:11] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [8:6] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [3] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [23] 2'00 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [9] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [9] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [5] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12724:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][141]$a$12725, B=$memory\instruction_memory$rdmux[0][10][141]$b$12726, Y=$memory\instruction_memory$rdmux[0][9][70]$b$10977
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] 2'00 $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12725 [2] }, B={ $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] 1'1 $memory\instruction_memory$rdmux[0][10][141]$b$12726 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$b$10977 [31:26] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [24:17] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [15:13] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [11:10] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [8:6] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [3] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [1:0] } = { $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [9] 2'00 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [5] 3'000 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [4] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][157]$12772:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][157]$a$12773, B=$memory\instruction_memory$rdmux[0][10][157]$b$12774, Y=$memory\instruction_memory$rdmux[0][9][78]$b$11001
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12773 [7] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12773 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] 5'01101 $memory\instruction_memory$rdmux[0][10][157]$b$12774 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12774 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$b$11001 [31:25] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [23] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [21:19] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [17] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [15:14] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [12:10] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [8] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [3:0] } = { $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [4] 1'0 $memory\instruction_memory$rdmux[0][9][78]$b$11001 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [6] 2'01 $memory\instruction_memory$rdmux[0][9][78]$b$11001 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12811:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][170]$a$12812, B=$memory\instruction_memory$rdmux[0][10][170]$b$12813, Y=$memory\instruction_memory$rdmux[0][9][85]$a$11021
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12812 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12812 [4] 2'10 $memory\instruction_memory$rdmux[0][10][170]$a$12812 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] 1'1 $memory\instruction_memory$rdmux[0][10][170]$b$12813 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12813 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [9:8] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$a$11021 [31:18] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [15] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [13:10] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [7:6] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [3] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17] 6'000000 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [4] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17] 2'00 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [16] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] 3'000 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12334:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][11]$a$12335, B=$memory\instruction_memory$rdmux[0][10][11]$b$12336, Y=$memory\instruction_memory$rdmux[0][9][5]$b$10782
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] 2'11 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [8] 2'00 $memory\instruction_memory$rdmux[0][10][11]$a$12335 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12336 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10782 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$b$10782 [31:26] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [24:22] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [19] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [17:14] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [12:9] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [4] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [21] 2'10 $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10782 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][169]$12808:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][169]$a$12809, B=$memory\instruction_memory$rdmux[0][10][169]$b$12810, Y=$memory\instruction_memory$rdmux[0][9][84]$b$11019
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [15] 1'0 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] 1'1 $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] $memory\instruction_memory$rdmux[0][10][169]$a$12809 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] 2'10 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12810 [12] 1'0 $memory\instruction_memory$rdmux[0][10][169]$b$12810 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][84]$b$11019 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [16:14] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [5] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$b$11019 [31:24] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [22:21] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [19:17] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [13] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [11:8] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [6] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [4:3] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [20] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][23]$12370:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][23]$a$12371, B=$memory\instruction_memory$rdmux[0][10][23]$b$12372, Y=$memory\instruction_memory$rdmux[0][9][11]$b$10800
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][23]$a$12371 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12371 [5] }, B={ $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12372 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12372 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$b$10800 [31:27] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [25:16] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [14:10] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [8] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [6] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [4:0] } = { $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] 3'001 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] 2'01 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [15] 3'010 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][26]$12379:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][26]$a$12380, B=$memory\instruction_memory$rdmux[0][10][26]$b$12381, Y=$memory\instruction_memory$rdmux[0][9][13]$a$10805
      New ports: A={ $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] 1'1 $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [13] 3'110 $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12380 [4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [8] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12381 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$a$10805 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$a$10805 [31:26] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [24:23] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [21:17] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [14] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [12:9] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10805 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10805 [16] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [6] 1'0 $memory\instruction_memory$rdmux[0][9][13]$a$10805 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][31]$12394:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][31]$a$12395, B=$memory\instruction_memory$rdmux[0][10][31]$b$12396, Y=$memory\instruction_memory$rdmux[0][9][15]$b$10812
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12395 [15] 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12395 [9] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12396 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$b$10812 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$b$10812 [31:28] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [26:16] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [14] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [12:10] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [6:5] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [3] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [4] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12604:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][101]$a$12605, B=$memory\instruction_memory$rdmux[0][10][101]$b$12606, Y=$memory\instruction_memory$rdmux[0][9][50]$b$10917
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12605 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12605 [9] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][101]$b$12606 [17] 1'1 $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12606 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$b$10917 [31:27] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [25] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [23:18] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [15:10] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [8:6] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [4:0] } = { $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [5] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [5] 2'01 $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][29]$12388:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][29]$a$12389, B=$memory\instruction_memory$rdmux[0][10][29]$b$12390, Y=$memory\instruction_memory$rdmux[0][9][14]$b$10809
      New ports: A={ $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12389 [13] 3'110 $memory\instruction_memory$rdmux[0][10][29]$a$12389 [4] }, B={ $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12390 [8] 1'0 $memory\instruction_memory$rdmux[0][10][29]$b$12390 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$b$10809 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$b$10809 [31:21] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [19:14] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [12:9] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [6] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [3:0] } = { $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] 1'0 $memory\instruction_memory$rdmux[0][9][14]$b$10809 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$b$10809 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [4] 3'000 $memory\instruction_memory$rdmux[0][9][14]$b$10809 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][36]$12409:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][36]$a$12410, B=$memory\instruction_memory$rdmux[0][10][36]$b$12411, Y=$memory\instruction_memory$rdmux[0][9][18]$a$10820
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][36]$a$12410 [9] 3'010 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12411 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$a$10820 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10:8] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$a$10820 [31:25] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [23:11] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [7:6] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [4:3] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [1:0] } = { $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [2] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12310:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][3]$a$12311, B=$memory\instruction_memory$rdmux[0][10][3]$b$12312, Y=$memory\instruction_memory$rdmux[0][9][1]$b$10770
      New ports: A={ $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] 2'11 $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12311 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [9] 2'01 $memory\instruction_memory$rdmux[0][10][3]$b$12312 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10770 [31:28] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [26:24] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [22:21] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [19:14] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [12:11] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [8] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [6] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [4:3] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [1:0] } = { $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [2] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [20] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10770 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] 3'000 $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [2] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10770 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][78]$12535:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][78]$a$12536, B=$memory\instruction_memory$rdmux[0][10][78]$b$12537, Y=$memory\instruction_memory$rdmux[0][9][39]$a$10883
      New ports: A={ $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12536 [13] 3'110 $memory\instruction_memory$rdmux[0][10][78]$a$12536 [4] }, B={ $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] 1'1 $memory\instruction_memory$rdmux[0][10][78]$b$12537 [8] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12537 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10883 [20] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8:7] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$a$10883 [31:21] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [19:14] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [12:9] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [6] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5] 2'01 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [4] 3'000 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12565:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][88]$a$12566, B=$memory\instruction_memory$rdmux[0][10][88]$b$12567, Y=$memory\instruction_memory$rdmux[0][9][44]$a$10898
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12566 [5:4] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12567 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10898 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$a$10898 [31:22] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [19:12] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [8:6] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [3] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [1:0] } = { $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][136]$12709:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][136]$a$12710, B=$memory\instruction_memory$rdmux[0][10][136]$b$12711, Y=$memory\instruction_memory$rdmux[0][9][68]$a$10970
      New ports: A={ $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12710 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12710 [5] 1'1 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12711 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5] $memory\instruction_memory$rdmux[0][10][136]$b$12711 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$a$10970 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [22] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [20] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [17] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$a$10970 [31:26] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [24:23] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [21] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [19:18] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [16:10] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [7] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [8] 3'110 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12382:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][27]$a$12383, B=$memory\instruction_memory$rdmux[0][10][27]$b$12384, Y=$memory\instruction_memory$rdmux[0][9][13]$b$10806
      New ports: A={ $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] 2'10 $memory\instruction_memory$rdmux[0][10][27]$a$12383 [4] }, B={ $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] 2'00 $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12384 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [13:12] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10806 [31:26] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [21:17] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [15:14] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [11:8] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$b$10806 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][149]$12748:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][149]$a$12749, B=$memory\instruction_memory$rdmux[0][10][149]$b$12750, Y=$memory\instruction_memory$rdmux[0][9][74]$b$10989
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12749 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [16] 2'01 $memory\instruction_memory$rdmux[0][10][149]$b$12750 [2] $memory\instruction_memory$rdmux[0][10][149]$b$12750 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$b$10989 [18] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [12] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [5] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$b$10989 [31:19] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [17] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [15:13] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [11:9] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [7:6] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [4:3] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [1:0] } = { $memory\instruction_memory$rdmux[0][9][74]$b$10989 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [18] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] 3'000 $memory\instruction_memory$rdmux[0][9][74]$b$10989 [12] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [12] 9'010001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][59]$12478:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][59]$a$12479, B=$memory\instruction_memory$rdmux[0][10][59]$b$12480, Y=$memory\instruction_memory$rdmux[0][9][29]$b$10854
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5] 2'11 $memory\instruction_memory$rdmux[0][10][59]$a$12479 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5:4] $memory\instruction_memory$rdmux[0][10][59]$a$12479 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [13] 2'10 $memory\instruction_memory$rdmux[0][10][59]$b$12480 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10854 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$b$10854 [31:25] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [23] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [19] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [17:16] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [14] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [12:9] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [7:6] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [3:0] } = { $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] 5'00011 $memory\instruction_memory$rdmux[0][9][29]$b$10854 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][62]$12487:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][62]$a$12488, B=$memory\instruction_memory$rdmux[0][10][62]$b$12489, Y=$memory\instruction_memory$rdmux[0][9][31]$a$10859
      New ports: A={ $memory\instruction_memory$rdmux[0][10][62]$a$12488 [4] 3'001 $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12488 [5:4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][62]$b$12489 [20] 3'100 $memory\instruction_memory$rdmux[0][10][62]$b$12489 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][31]$a$10859 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [9] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$a$10859 [31:27] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [25:21] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [19] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [17] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [15:12] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [10] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [8:6] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [3:0] } = { $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [11] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][42]$12427:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][42]$a$12428, B=$memory\instruction_memory$rdmux[0][10][42]$b$12429, Y=$memory\instruction_memory$rdmux[0][9][21]$a$10829
      New ports: A={ $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12428 [13] 2'10 $memory\instruction_memory$rdmux[0][10][42]$a$12428 [4] }, B={ $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12429 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12429 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10829 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [20] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$a$10829 [31:23] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [19:14] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [12:8] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [6] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [5] 2'01 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [4] 5'00011 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12751:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][150]$a$12752, B=$memory\instruction_memory$rdmux[0][10][150]$b$12753, Y=$memory\instruction_memory$rdmux[0][9][75]$a$10991
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12752 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12752 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [14] 3'000 $memory\instruction_memory$rdmux[0][10][150]$b$12753 [2] $memory\instruction_memory$rdmux[0][10][150]$b$12753 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$10991 [31] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [5] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$10991 [30:26] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [24:21] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [19] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [17:15] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [12:9] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [6] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [4:3] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [1:0] } = { $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [14] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [18] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [8] 2'01 $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][32]$12397:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][32]$a$12398, B=$memory\instruction_memory$rdmux[0][10][32]$b$12399, Y=$memory\instruction_memory$rdmux[0][9][16]$a$10814
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12398 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12398 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12399 [13] 2'10 $memory\instruction_memory$rdmux[0][10][32]$b$12399 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][16]$a$10814 [20] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$a$10814 [31:21] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [19:17] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [14] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [12:8] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [6] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [3:0] } = { $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] 4'0001 $memory\instruction_memory$rdmux[0][9][16]$a$10814 [15] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12586:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][95]$a$12587, B=$memory\instruction_memory$rdmux[0][10][95]$b$12588, Y=$memory\instruction_memory$rdmux[0][9][47]$b$10908
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12587 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12588 [24] 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12588 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$10908 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [24] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [21] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$b$10908 [31:27] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [25] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [23:22] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [20:8] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [6:5] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [1:0] } = { $memory\instruction_memory$rdmux[0][9][47]$b$10908 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [24] 3'111 $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] 1'0 $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12376:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][25]$a$12377, B=$memory\instruction_memory$rdmux[0][10][25]$b$12378, Y=$memory\instruction_memory$rdmux[0][9][12]$b$10803
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 2'01 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12377 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12377 [2] }, B={ $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12378 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$b$12378 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10803 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$b$10803 [31:27] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [23] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [21:14] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [11:9] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [6:5] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [3] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [1:0] } = { $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][43]$12430:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][43]$a$12431, B=$memory\instruction_memory$rdmux[0][10][43]$b$12432, Y=$memory\instruction_memory$rdmux[0][9][21]$b$10830
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5] 2'11 $memory\instruction_memory$rdmux[0][10][43]$a$12431 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5:4] $memory\instruction_memory$rdmux[0][10][43]$a$12431 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [13] 2'10 $memory\instruction_memory$rdmux[0][10][43]$b$12432 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$b$10830 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$b$10830 [31:25] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [22] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [19] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [17:16] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [14] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [12:9] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [7:6] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [21] 1'0 $memory\instruction_memory$rdmux[0][9][21]$b$10830 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][21]$b$10830 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12652:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][117]$a$12653, B=$memory\instruction_memory$rdmux[0][10][117]$b$12654, Y=$memory\instruction_memory$rdmux[0][9][58]$b$10941
      New ports: A={ $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12653 [13] 3'010 $memory\instruction_memory$rdmux[0][10][117]$a$12653 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][117]$b$12654 [13] 2'10 $memory\instruction_memory$rdmux[0][10][117]$b$12654 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10941 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$b$10941 [31:19] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [17:14] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [12:8] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [6] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [3] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [1:0] } = { $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$10941 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10941 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [4] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][13]$12340:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][13]$a$12341, B=$memory\instruction_memory$rdmux[0][10][13]$b$12342, Y=$memory\instruction_memory$rdmux[0][9][6]$b$10785
      New ports: A={ $memory\instruction_memory$rdmux[0][10][13]$a$12341 [22] 2'10 $memory\instruction_memory$rdmux[0][10][13]$a$12341 [7] 2'00 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][13]$b$12342 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12342 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10785 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13:12] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$b$10785 [31:23] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [21:14] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [11:8] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [6] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10785 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [4] 2'01 $memory\instruction_memory$rdmux[0][9][6]$b$10785 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [12] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][166]$12799:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][166]$a$12800, B=$memory\instruction_memory$rdmux[0][10][166]$b$12801, Y=$memory\instruction_memory$rdmux[0][9][83]$a$11015
      New ports: A={ $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$a$12800 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12800 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] 2'10 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12801 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [16:15] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$a$11015 [31:22] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [20:17] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [14:13] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [11:8] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] 6'000000 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [16] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12757:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][152]$a$12758, B=$memory\instruction_memory$rdmux[0][10][152]$b$12759, Y=$memory\instruction_memory$rdmux[0][9][76]$a$10994
      New ports: A={ $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12758 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] 2'01 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] $memory\instruction_memory$rdmux[0][10][152]$b$12759 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12759 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$10994 [24] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [10] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$10994 [31:25] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [23:19] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [17] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [15:14] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [11] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [9] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [6] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [7] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] 2'00 $memory\instruction_memory$rdmux[0][9][76]$a$10994 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12364:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][21]$a$12365, B=$memory\instruction_memory$rdmux[0][10][21]$b$12366, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10797
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][21]$a$12365 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12365 [2] }, B={ $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12366 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10797 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10797 [31:24] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [21:9] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [7:3] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][34]$12403:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][34]$a$12404, B=$memory\instruction_memory$rdmux[0][10][34]$b$12405, Y=$memory\instruction_memory$rdmux[0][9][17]$a$10817
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] 1'1 $memory\instruction_memory$rdmux[0][10][34]$a$12404 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12404 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12405 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12405 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$a$10817 [31:28] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [26:25] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [23:17] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [15:11] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [9:5] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [3] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [1:0] } = { $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] 6'000000 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] 3'000 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12766:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][155]$a$12767, B=$memory\instruction_memory$rdmux[0][10][155]$b$12768, Y=$memory\instruction_memory$rdmux[0][9][77]$b$10998
      New ports: A={ $memory\instruction_memory$rdmux[0][10][155]$a$12767 [4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5:4] $memory\instruction_memory$rdmux[0][10][155]$a$12767 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12768 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$10998 [27] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [16] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [8] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$10998 [31:28] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [26:24] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [21:17] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [15:9] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [7:6] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [8] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [16] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [16] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][97]$12592:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][97]$a$12593, B=$memory\instruction_memory$rdmux[0][10][97]$b$12594, Y=$memory\instruction_memory$rdmux[0][9][48]$b$10911
      New ports: A={ $memory\instruction_memory$rdmux[0][10][97]$a$12593 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] 1'1 $memory\instruction_memory$rdmux[0][10][97]$a$12593 [5] 2'10 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12594 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][48]$b$10911 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [7] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$b$10911 [31:17] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [14:10] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [8] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [6] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [3] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [5] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 2'11 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][153]$12760:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][153]$a$12761, B=$memory\instruction_memory$rdmux[0][10][153]$b$12762, Y=$memory\instruction_memory$rdmux[0][9][76]$b$10995
      New ports: A={ $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12761 [2] 2'01 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12761 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12762 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [15] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [8] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$b$10995 [31:22] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [20:16] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [14:9] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [7:6] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] 2'00 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [8] 6'000000 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [4] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12673:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][124]$a$12674, B=$memory\instruction_memory$rdmux[0][10][124]$b$12675, Y=$memory\instruction_memory$rdmux[0][9][62]$a$10952
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12674 [5] }, B={ $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] 3'101 $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12675 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10952 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10952 [31:26] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [24:23] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [21:17] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [15:14] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [12] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [7:6] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [22] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9] 2'01 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12463:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][54]$a$12464, B=$memory\instruction_memory$rdmux[0][10][54]$b$12465, Y=$memory\instruction_memory$rdmux[0][9][27]$a$10847
      New ports: A={ $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] 1'1 $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [8] 1'0 $memory\instruction_memory$rdmux[0][10][54]$a$12464 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12464 [5] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12465 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10847 [31:21] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [19:18] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [14:10] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [6] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [3] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12469:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][56]$a$12470, B=$memory\instruction_memory$rdmux[0][10][56]$b$12471, Y=$memory\instruction_memory$rdmux[0][9][28]$a$10850
      New ports: A={ $memory\instruction_memory$rdmux[0][10][56]$a$12470 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] 1'1 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [15] 2'01 $memory\instruction_memory$rdmux[0][10][56]$a$12470 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12471 [15] 1'1 $memory\instruction_memory$rdmux[0][10][56]$b$12471 [8] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10850 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10850 [31:29] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [27:26] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [24:23] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [21:17] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [14] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [12:9] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [7:6] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10850 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10850 [16] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][159]$12778:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][159]$a$12779, B=$memory\instruction_memory$rdmux[0][10][159]$b$12780, Y=$memory\instruction_memory$rdmux[0][9][79]$b$11004
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [6] 1'1 $memory\instruction_memory$rdmux[0][10][159]$a$12779 [4] }, B={ $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12780 [9] 4'1001 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$b$11004 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$b$11004 [31:21] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [19] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [17:10] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [7] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [20] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] 2'01 $memory\instruction_memory$rdmux[0][9][79]$b$11004 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][77]$12532:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][77]$a$12533, B=$memory\instruction_memory$rdmux[0][10][77]$b$12534, Y=$memory\instruction_memory$rdmux[0][9][38]$b$10881
      New ports: A={ $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] 2'10 $memory\instruction_memory$rdmux[0][10][77]$a$12533 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12534 [13] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12534 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$b$10881 [31:26] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [24:21] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [19:17] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [14] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [11:8] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [6] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [15] 2'01 $memory\instruction_memory$rdmux[0][9][38]$b$10881 [15] 2'00 $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][37]$12412:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][37]$a$12413, B=$memory\instruction_memory$rdmux[0][10][37]$b$12414, Y=$memory\instruction_memory$rdmux[0][9][18]$b$10821
      New ports: A={ $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12413 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] 1'1 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12414 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [13:12] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$b$10821 [31:26] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [24] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [22:17] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [14] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [11:6] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [3:0] } = { $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5:4] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5] 2'01 $memory\instruction_memory$rdmux[0][9][18]$b$10821 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12418:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][39]$a$12419, B=$memory\instruction_memory$rdmux[0][10][39]$b$12420, Y=$memory\instruction_memory$rdmux[0][9][19]$b$10824
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [12] 1'0 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [12] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12419 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] 2'10 $memory\instruction_memory$rdmux[0][10][39]$b$12420 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12420 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10824 [31:26] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [24:22] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [20:16] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [14] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [11:8] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [6] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] 2'00 $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12433:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][44]$a$12434, B=$memory\instruction_memory$rdmux[0][10][44]$b$12435, Y=$memory\instruction_memory$rdmux[0][9][22]$a$10832
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] 1'1 $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12434 [5] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] 2'00 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12435 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10832 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10832 [31:28] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [26:23] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [21:14] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [11] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [6] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [3] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [1:0] } = { $memory\instruction_memory$rdmux[0][9][22]$a$10832 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [12] 2'00 $memory\instruction_memory$rdmux[0][9][22]$a$10832 [10] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [9] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [12] 1'0 $memory\instruction_memory$rdmux[0][9][22]$a$10832 [5] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][4]$12313:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][4]$a$12314, B=$memory\instruction_memory$rdmux[0][10][4]$b$12315, Y=$memory\instruction_memory$rdmux[0][9][2]$a$10772
      New ports: A={ $memory\instruction_memory$rdmux[0][10][4]$a$12314 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12314 [23] 3'110 $memory\instruction_memory$rdmux[0][10][4]$a$12314 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [12] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12315 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$a$10772 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13:12] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [7] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$a$10772 [31:26] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [24] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [21:14] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [11:8] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [6] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [3:0] } = { $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10772 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$a$10772 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][147]$12742:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][147]$a$12743, B=$memory\instruction_memory$rdmux[0][10][147]$b$12744, Y=$memory\instruction_memory$rdmux[0][9][73]$b$10986
      New ports: A={ $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] 1'0 $memory\instruction_memory$rdmux[0][10][147]$a$12743 [5] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12743 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] 2'01 $memory\instruction_memory$rdmux[0][10][147]$b$12744 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12744 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$b$10986 [24] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [22] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$b$10986 [31:25] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [23] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [21:14] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [11:9] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [7:6] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [3] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [13] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][103]$12610:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][103]$a$12611, B=$memory\instruction_memory$rdmux[0][10][103]$b$12612, Y=$memory\instruction_memory$rdmux[0][9][51]$b$10920
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12611 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 3'110 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12612 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][51]$b$10920 [20] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [6:4] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$b$10920 [31:21] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [19:17] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [14:7] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [3] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [6] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12613:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][104]$a$12614, B=$memory\instruction_memory$rdmux[0][10][104]$b$12615, Y=$memory\instruction_memory$rdmux[0][9][52]$a$10922
      New ports: A={ $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12614 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] 5'00110 $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12615 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$a$10922 [31:26] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [23:22] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [20:17] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [14:10] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [8:6] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [3] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [1:0] } = { $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$10922 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$10922 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][109]$12628:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][109]$a$12629, B=$memory\instruction_memory$rdmux[0][10][109]$b$12630, Y=$memory\instruction_memory$rdmux[0][9][54]$b$10929
      New ports: A={ $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12629 [2] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12630 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12630 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][54]$b$10929 [18] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [9] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [7] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$b$10929 [31:19] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [17:16] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [14] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [12:10] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [8] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [6] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [3] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10929 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [4] 3'000 $memory\instruction_memory$rdmux[0][9][54]$b$10929 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][51]$12454:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][51]$a$12455, B=$memory\instruction_memory$rdmux[0][10][51]$b$12456, Y=$memory\instruction_memory$rdmux[0][9][25]$b$10842
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [13] 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12455 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] 1'1 $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12456 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][25]$b$10842 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$b$10842 [31:18] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [16] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [14] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [12:9] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [7:6] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [3] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10842 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10842 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][60]$12481:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][60]$a$12482, B=$memory\instruction_memory$rdmux[0][10][60]$b$12483, Y=$memory\instruction_memory$rdmux[0][9][30]$a$10856
      New ports: A={ $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12482 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][60]$b$12483 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12483 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10856 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [10] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$a$10856 [31:17] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [15:14] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [12:11] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [9:8] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [6] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [3:0] } = { $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][111]$12634:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][111]$a$12635, B=$memory\instruction_memory$rdmux[0][10][111]$b$12636, Y=$memory\instruction_memory$rdmux[0][9][55]$b$10932
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12635 [2] }, B={ $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [24] 1'0 $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12636 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$10932 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [15] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$b$10932 [31:26] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [23:16] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [14:8] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [6] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [4:3] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$b$10932 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [25] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][67]$12502:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][67]$a$12503, B=$memory\instruction_memory$rdmux[0][10][67]$b$12504, Y=$memory\instruction_memory$rdmux[0][9][33]$b$10866
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12503 [8] 1'1 $memory\instruction_memory$rdmux[0][10][67]$a$12503 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][67]$b$12504 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12504 [13] 5'11001 }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10866 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [13:12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$b$10866 [31] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [29:27] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [25:16] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [14] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [11:9] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [6] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$b$10866 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [4] 2'01 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] 3'011 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12400:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][33]$a$12401, B=$memory\instruction_memory$rdmux[0][10][33]$b$12402, Y=$memory\instruction_memory$rdmux[0][9][16]$b$10815
      New ports: A={ $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] 3'000 $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12401 [2] }, B={ $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12402 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12402 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10815 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$b$10815 [31:24] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [22:17] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [14] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [12:10] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [8] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [6:5] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [3] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [15] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][6]$12319:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][6]$a$12320, B=$memory\instruction_memory$rdmux[0][10][6]$b$12321, Y=$memory\instruction_memory$rdmux[0][9][3]$a$10775
      New ports: A={ $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12320 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12321 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [13:12] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$a$10775 [31:26] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [24:23] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [21:17] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [14] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [11:6] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] 1'0 $memory\instruction_memory$rdmux[0][9][3]$a$10775 [5:4] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$a$10775 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][72]$12517:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][72]$a$12518, B=$memory\instruction_memory$rdmux[0][10][72]$b$12519, Y=$memory\instruction_memory$rdmux[0][9][36]$a$10874
      New ports: A={ $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] 2'01 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] 1'1 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [8] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12518 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12519 [13] 3'110 $memory\instruction_memory$rdmux[0][10][72]$b$12519 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$a$10874 [31:27] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [24] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [21:16] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [14] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [12:9] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [6] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] 3'001 $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10874 [4] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10874 [8] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12718:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][139]$a$12719, B=$memory\instruction_memory$rdmux[0][10][139]$b$12720, Y=$memory\instruction_memory$rdmux[0][9][69]$b$10974
      New ports: A={ $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12719 [8] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12719 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][139]$b$12720 [4] 2'10 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12720 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10974 [24] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$b$10974 [31:25] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [23:22] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [20:14] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [12:10] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [24] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [6:5] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [8] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [5] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [5] 2'00 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][15]$12346:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][15]$a$12347, B=$memory\instruction_memory$rdmux[0][10][15]$b$12348, Y=$memory\instruction_memory$rdmux[0][9][7]$b$10788
      New ports: A={ $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [8] 1'0 $memory\instruction_memory$rdmux[0][10][15]$a$12347 [5] }, B={ $memory\instruction_memory$rdmux[0][10][15]$b$12348 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12348 [7] 1'1 $memory\instruction_memory$rdmux[0][10][15]$b$12348 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$b$10788 [25] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [22] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$b$10788 [31:26] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [24:23] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [21:9] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [6] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [4:0] } = { $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] 2'01 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] 3'001 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] 4'0100 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][7]$12322:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][7]$a$12323, B=$memory\instruction_memory$rdmux[0][10][7]$b$12324, Y=$memory\instruction_memory$rdmux[0][9][3]$b$10776
      New ports: A={ $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12323 [8] 1'0 $memory\instruction_memory$rdmux[0][10][7]$a$12323 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12324 [13] 3'110 $memory\instruction_memory$rdmux[0][10][7]$b$12324 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10776 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$b$10776 [31:26] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [24] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [22] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [20:14] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [12:9] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [6] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][45]$12436:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][45]$a$12437, B=$memory\instruction_memory$rdmux[0][10][45]$b$12438, Y=$memory\instruction_memory$rdmux[0][9][22]$b$10833
      New ports: A={ $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12437 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12438 [10] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12438 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$b$10833 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [10] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$b$10833 [31:26] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [23:16] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [14] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [12:11] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [9:8] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [6:5] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [7] 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [15] 5'10000 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12550:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][83]$a$12551, B=$memory\instruction_memory$rdmux[0][10][83]$b$12552, Y=$memory\instruction_memory$rdmux[0][9][41]$b$10890
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12551 [2] }, B={ $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12552 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12552 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10890 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$b$10890 [31:22] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [19:14] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [12:10] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [6] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [3] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [1:0] } = { $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [4] 3'000 $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12406:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][35]$a$12407, B=$memory\instruction_memory$rdmux[0][10][35]$b$12408, Y=$memory\instruction_memory$rdmux[0][9][17]$b$10818
      New ports: A={ $memory\instruction_memory$rdmux[0][10][35]$a$12407 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12407 [9] 2'10 $memory\instruction_memory$rdmux[0][10][35]$a$12407 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12408 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12408 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10818 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$b$10818 [31:24] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [22:21] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [19:17] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [15:12] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [10] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [8:6] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [3:0] } = { $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] 3'000 $memory\instruction_memory$rdmux[0][9][17]$b$10818 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][85]$12556:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][85]$a$12557, B=$memory\instruction_memory$rdmux[0][10][85]$b$12558, Y=$memory\instruction_memory$rdmux[0][9][42]$b$10893
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [4] 1'1 $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5:4] $memory\instruction_memory$rdmux[0][10][85]$a$12557 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] 2'00 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12558 [10] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12558 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$b$10893 [31:29] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [27:25] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [23:22] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [20:16] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [14] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [12:11] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [9:6] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [3] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [1:0] } = { $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10893 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [15] 3'000 $memory\instruction_memory$rdmux[0][9][42]$b$10893 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10893 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][100]$12601:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][100]$a$12602, B=$memory\instruction_memory$rdmux[0][10][100]$b$12603, Y=$memory\instruction_memory$rdmux[0][9][50]$a$10916
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [26] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12603 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$a$10916 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$a$10916 [31:27] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [25] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [23:17] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [15:8] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [6] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [4:3] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [1:0] } = { $memory\instruction_memory$rdmux[0][9][50]$a$10916 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12358:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][19]$a$12359, B=$memory\instruction_memory$rdmux[0][10][19]$b$12360, Y=$memory\instruction_memory$rdmux[0][9][9]$b$10794
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][19]$a$12359 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12359 [9] 3'011 $memory\instruction_memory$rdmux[0][10][19]$a$12359 [9] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12360 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10794 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$b$10794 [31:27] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [25:24] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [22:21] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [19] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [17] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [15:12] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [10] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [8:6] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [3:0] } = { $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [11] 2'00 $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][9]$b$10794 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][90]$12571:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][90]$a$12572, B=$memory\instruction_memory$rdmux[0][10][90]$b$12573, Y=$memory\instruction_memory$rdmux[0][9][45]$a$10901
      New ports: A={ $memory\instruction_memory$rdmux[0][10][90]$a$12572 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12572 [29] 3'001 $memory\instruction_memory$rdmux[0][10][90]$a$12572 [7] }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][90]$b$12573 [15] 1'0 $memory\instruction_memory$rdmux[0][10][90]$b$12573 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][45]$a$10901 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$a$10901 [31] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [28:17] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [14:10] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [8] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [6:0] } = { $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] 2'00 $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] 4'0001 $memory\instruction_memory$rdmux[0][9][45]$a$10901 [16] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12745:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][148]$a$12746, B=$memory\instruction_memory$rdmux[0][10][148]$b$12747, Y=$memory\instruction_memory$rdmux[0][9][74]$a$10988
      New ports: A={ $memory\instruction_memory$rdmux[0][10][148]$a$12746 [8] $memory\instruction_memory$rdmux[0][10][148]$a$12746 [8] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12747 [2] 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12747 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$10988 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$a$10988 [31:10] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [6:3] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][160]$12781:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][160]$a$12782, B=$memory\instruction_memory$rdmux[0][10][160]$b$12783, Y=$memory\instruction_memory$rdmux[0][9][80]$a$11006
      New ports: A={ $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5] 4'0010 $memory\instruction_memory$rdmux[0][10][160]$a$12782 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12783 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11006 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [14] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$a$11006 [31:22] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [19:15] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [13] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [11:10] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [7:6] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [4] 3'011 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5] 2'10 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][99]$12598:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][99]$a$12599, B=$memory\instruction_memory$rdmux[0][10][99]$b$12600, Y=$memory\instruction_memory$rdmux[0][9][49]$b$10914
      New ports: A={ $memory\instruction_memory$rdmux[0][10][99]$a$12599 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12599 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12600 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$b$10914 [31:25] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [23:17] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [15:9] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [6] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [4:3] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [7] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12385:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][28]$a$12386, B=$memory\instruction_memory$rdmux[0][10][28]$b$12387, Y=$memory\instruction_memory$rdmux[0][9][14]$a$10808
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12386 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12386 [5] }, B={ $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] 2'10 $memory\instruction_memory$rdmux[0][10][28]$b$12387 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12387 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10808 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10808 [31:24] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [21:16] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [14:10] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [6] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][9][14]$a$10808 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$a$10808 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [15] 5'01001 $memory\instruction_memory$rdmux[0][9][14]$a$10808 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12775:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][158]$a$12776, B=$memory\instruction_memory$rdmux[0][10][158]$b$12777, Y=$memory\instruction_memory$rdmux[0][9][79]$a$11003
      New ports: A={ $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12776 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] 2'01 $memory\instruction_memory$rdmux[0][10][158]$a$12776 [2] }, B={ $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12777 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12777 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$a$11003 [31:27] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [25:24] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [22:19] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [16:13] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [11:10] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [8] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [6] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [4:3] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [1:0] } = { $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18] 3'000 $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] 2'01 $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12493:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][64]$a$12494, B=$memory\instruction_memory$rdmux[0][10][64]$b$12495, Y=$memory\instruction_memory$rdmux[0][9][32]$a$10862
      New ports: A={ $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12494 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [13] 2'01 $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12495 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10862 [31:27] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [25:23] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [21:16] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [14] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [11:8] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [6] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] 2'00 $memory\instruction_memory$rdmux[0][9][32]$a$10862 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$a$10862 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [7] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][107]$12622:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][107]$a$12623, B=$memory\instruction_memory$rdmux[0][10][107]$b$12624, Y=$memory\instruction_memory$rdmux[0][9][53]$b$10926
      New ports: A={ $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [6] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12623 [2] }, B={ $memory\instruction_memory$rdmux[0][10][107]$b$12624 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12624 [7] 4'0010 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$b$10926 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [7:4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$b$10926 [31:27] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [25:17] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [15:8] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [3] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$b$10926 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [6] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12568:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][89]$a$12569, B=$memory\instruction_memory$rdmux[0][10][89]$b$12570, Y=$memory\instruction_memory$rdmux[0][9][44]$b$10899
      New ports: A={ $memory\instruction_memory$rdmux[0][10][89]$a$12569 [25] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12569 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12569 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [26] 4'0100 $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12570 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10899 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10899 [30:27] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [24:23] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [21:16] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [14:9] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [6] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [4:0] } = { $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] 2'01 $memory\instruction_memory$rdmux[0][9][44]$b$10899 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [7] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][12]$12337:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][12]$a$12338, B=$memory\instruction_memory$rdmux[0][10][12]$b$12339, Y=$memory\instruction_memory$rdmux[0][9][6]$a$10784
      New ports: A={ $memory\instruction_memory$rdmux[0][10][12]$a$12338 [22] 2'11 $memory\instruction_memory$rdmux[0][10][12]$a$12338 [7] 2'00 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12339 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12339 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][6]$a$10784 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$a$10784 [31:23] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [21:14] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [12:9] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [6] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [5] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [8] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12727:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][142]$a$12728, B=$memory\instruction_memory$rdmux[0][10][142]$b$12729, Y=$memory\instruction_memory$rdmux[0][9][71]$a$10979
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12728 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][142]$b$12729 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12729 [9] 1'1 $memory\instruction_memory$rdmux[0][10][142]$b$12729 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$a$10979 [31:26] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [22:21] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [19:11] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [8:6] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [3] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [1:0] } = { $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [4] 2'00 $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] 1'1 $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [5] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10979 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][132]$12697:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][132]$a$12698, B=$memory\instruction_memory$rdmux[0][10][132]$b$12699, Y=$memory\instruction_memory$rdmux[0][9][66]$a$10964
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] 1'1 $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12698 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12699 [9] 3'010 $memory\instruction_memory$rdmux[0][10][132]$b$12699 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$10964 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$a$10964 [31:17] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [15:14] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [12:11] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [8] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [6] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [3] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10964 [4] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [5] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][92]$12577:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][92]$a$12578, B=$memory\instruction_memory$rdmux[0][10][92]$b$12579, Y=$memory\instruction_memory$rdmux[0][9][46]$a$10904
      New ports: A={ $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12578 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12578 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][92]$b$12579 [15] 1'0 $memory\instruction_memory$rdmux[0][10][92]$b$12579 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [7] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$a$10904 [31:27] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [25:17] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [14:10] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [8] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [4:0] } = { $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] 2'00 $memory\instruction_memory$rdmux[0][9][46]$a$10904 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [5] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [5] 2'01 $memory\instruction_memory$rdmux[0][9][46]$a$10904 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][82]$12547:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][82]$a$12548, B=$memory\instruction_memory$rdmux[0][10][82]$b$12549, Y=$memory\instruction_memory$rdmux[0][9][41]$a$10889
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12548 [5] }, B={ $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12549 [15] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12549 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10889 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$a$10889 [31:26] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [24] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [22:16] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [14:12] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [8] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [6] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [4:0] } = { $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] 2'01 $memory\instruction_memory$rdmux[0][9][41]$a$10889 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [15] 3'010 $memory\instruction_memory$rdmux[0][9][41]$a$10889 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12631:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][110]$a$12632, B=$memory\instruction_memory$rdmux[0][10][110]$b$12633, Y=$memory\instruction_memory$rdmux[0][9][55]$a$10931
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12632 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12633 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12633 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10931 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [22] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [20] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$a$10931 [31:27] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [25:23] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [19] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [17:14] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [12] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [7:6] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [3] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10931 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [20] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [8] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [5] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][98]$12595:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][98]$a$12596, B=$memory\instruction_memory$rdmux[0][10][98]$b$12597, Y=$memory\instruction_memory$rdmux[0][9][49]$a$10913
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12596 [2] }, B={ $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] 3'110 $memory\instruction_memory$rdmux[0][10][98]$b$12597 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$10913 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$a$10913 [31:27] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [25:13] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [11] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [9] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [6:5] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] 1'0 $memory\instruction_memory$rdmux[0][9][49]$a$10913 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][30]$12391:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][30]$a$12392, B=$memory\instruction_memory$rdmux[0][10][30]$b$12393, Y=$memory\instruction_memory$rdmux[0][9][15]$a$10811
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12392 [5:4] 1'0 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12393 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10811 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$a$10811 [31:27] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [25:24] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [22] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [20:19] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [17:14] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [12] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [10:9] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [6] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [3] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] 2'00 $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [8] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][121]$12664:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][121]$a$12665, B=$memory\instruction_memory$rdmux[0][10][121]$b$12666, Y=$memory\instruction_memory$rdmux[0][9][60]$b$10947
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12665 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] 1'1 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [7] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12666 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$10947 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [13] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$b$10947 [31:25] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [22] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [20:19] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [17:14] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [12:9] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [6] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$b$10947 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [7] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [7] 2'11 $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [4] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] 3'011 $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12715:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][138]$a$12716, B=$memory\instruction_memory$rdmux[0][10][138]$b$12717, Y=$memory\instruction_memory$rdmux[0][9][69]$a$10973
      New ports: A={ $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] 1'1 $memory\instruction_memory$rdmux[0][10][138]$a$12716 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12716 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12717 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$10973 [31:17] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [15:6] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [3] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] 2'00 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12679:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][126]$a$12680, B=$memory\instruction_memory$rdmux[0][10][126]$b$12681, Y=$memory\instruction_memory$rdmux[0][9][63]$a$10955
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][126]$a$12680 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12680 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12680 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12681 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10955 [19] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$a$10955 [31:20] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [18] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [14:10] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [8:6] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5] 5'00000 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [17] 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12373:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][24]$a$12374, B=$memory\instruction_memory$rdmux[0][10][24]$b$12375, Y=$memory\instruction_memory$rdmux[0][9][12]$a$10802
      New ports: A={ $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12374 [22] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12374 [15] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12375 [20] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12375 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$a$10802 [31:27] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [25:24] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [19:16] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [14:10] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [8] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [6] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [4:0] } = { $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [20] 2'01 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [15] 4'0100 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][84]$12553:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][84]$a$12554, B=$memory\instruction_memory$rdmux[0][10][84]$b$12555, Y=$memory\instruction_memory$rdmux[0][9][42]$a$10892
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12554 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12554 [4] }, B={ $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12555 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12555 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10892 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$a$10892 [31:25] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [23] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [20:19] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [17:14] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [12:9] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [6] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [3:0] } = { $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] 4'1111 $memory\instruction_memory$rdmux[0][9][42]$a$10892 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] 3'011 $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12712:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][137]$a$12713, B=$memory\instruction_memory$rdmux[0][10][137]$b$12714, Y=$memory\instruction_memory$rdmux[0][9][68]$b$10971
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][137]$a$12713 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12713 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12714 [14] 2'00 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [2] 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12714 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10971 [31] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$b$10971 [30:26] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [24:23] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [19:15] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [13:8] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [3] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [1:0] } = { $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][133]$12700:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][133]$a$12701, B=$memory\instruction_memory$rdmux[0][10][133]$b$12702, Y=$memory\instruction_memory$rdmux[0][9][66]$b$10965
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12701 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12702 [7] 2'10 $memory\instruction_memory$rdmux[0][10][133]$b$12702 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$b$10965 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [5:4] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$b$10965 [31:12] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [10:8] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [6] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [3] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [5] 3'000 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12415:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][38]$a$12416, B=$memory\instruction_memory$rdmux[0][10][38]$b$12417, Y=$memory\instruction_memory$rdmux[0][9][19]$a$10823
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12416 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12416 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12417 [13] 1'1 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12417 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10823 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$a$10823 [31:26] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [23] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [19:14] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [12:9] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [6] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10823 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [4] 3'000 $memory\instruction_memory$rdmux[0][9][19]$a$10823 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12475:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][58]$a$12476, B=$memory\instruction_memory$rdmux[0][10][58]$b$12477, Y=$memory\instruction_memory$rdmux[0][9][29]$a$10853
      New ports: A={ $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12476 [2] }, B={ $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12477 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10853 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10853 [31:27] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [24:19] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [17:16] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [14] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [12:9] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [6] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [3] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [1:0] } = { $memory\instruction_memory$rdmux[0][9][29]$a$10853 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] 2'00 $memory\instruction_memory$rdmux[0][9][29]$a$10853 [4] 3'000 $memory\instruction_memory$rdmux[0][9][29]$a$10853 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12367:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][22]$a$12368, B=$memory\instruction_memory$rdmux[0][10][22]$b$12369, Y=$memory\instruction_memory$rdmux[0][9][11]$a$10799
      New ports: A={ $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12368 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12368 [2] }, B={ $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12369 [15] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10799 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10799 [31:27] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [25:23] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [21:16] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [14:10] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [6:3] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [1:0] } = { $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [7] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12304:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][1]$a$12305, B=$memory\instruction_memory$rdmux[0][10][1]$b$12306, Y=$memory\instruction_memory$rdmux[0][9][0]$b$10767
      New ports: A={ $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [4] 2'01 $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5:4] $memory\instruction_memory$rdmux[0][10][1]$a$12305 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5] 1'1 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5:4] 3'010 $memory\instruction_memory$rdmux[0][10][1]$b$12306 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10767 [31:28] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [25:19] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [17] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [15:12] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [9] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [7:6] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [3:0] } = { $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [11] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10767 [18] 5'00000 $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][116]$12649:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][116]$a$12650, B=$memory\instruction_memory$rdmux[0][10][116]$b$12651, Y=$memory\instruction_memory$rdmux[0][9][58]$a$10940
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] 3'001 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [5] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12650 [5] 1'0 }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12651 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12651 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][58]$a$10940 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [23] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [11] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$a$10940 [31:29] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [27:24] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [22] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [20:16] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [14] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [12] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [10] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [6] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [3:0] } = { $memory\instruction_memory$rdmux[0][9][58]$a$10940 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$10940 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [15] 2'00 $memory\instruction_memory$rdmux[0][9][58]$a$10940 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12670:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][123]$a$12671, B=$memory\instruction_memory$rdmux[0][10][123]$b$12672, Y=$memory\instruction_memory$rdmux[0][9][61]$b$10950
      New ports: A={ $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] 2'10 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [12] 2'01 $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12671 [7] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12672 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$b$10950 [31:24] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [22:17] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [15:14] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [10] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [6:0] } = { $memory\instruction_memory$rdmux[0][9][61]$b$10950 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] 5'11110 $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [7] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [12] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12658:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][119]$a$12659, B=$memory\instruction_memory$rdmux[0][10][119]$b$12660, Y=$memory\instruction_memory$rdmux[0][9][59]$b$10944
      New ports: A={ $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] 2'10 $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12659 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12660 [9] 2'01 $memory\instruction_memory$rdmux[0][10][119]$b$12660 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10944 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$b$10944 [31:25] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [23:16] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [14] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [12] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [10] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [8] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [6] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [4:3] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [1:0] } = { $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [15] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [2] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][171]$12814:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][171]$a$12815, B=$memory\instruction_memory$rdmux[0][10][171]$b$12816, Y=$memory\instruction_memory$rdmux[0][9][85]$b$11022
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [15] 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] 1'1 $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] $memory\instruction_memory$rdmux[0][10][171]$a$12815 [2] }, B={ $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] 2'10 $memory\instruction_memory$rdmux[0][10][171]$b$12816 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12816 [12] 1'0 $memory\instruction_memory$rdmux[0][10][171]$b$12816 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$b$11022 [31:21] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [19:17] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [11:8] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [6] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [4:3] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12796:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][165]$a$12797, B=$memory\instruction_memory$rdmux[0][10][165]$b$12798, Y=$memory\instruction_memory$rdmux[0][9][82]$b$11013
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12797 [15] 2'01 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [2] 1'1 $memory\instruction_memory$rdmux[0][10][165]$a$12797 [2] }, B={ $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] 2'10 $memory\instruction_memory$rdmux[0][10][165]$b$12798 [14] 1'0 $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12798 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$b$11013 [31:21] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [19:17] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [13:8] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [6] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [3] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [2] 2'01 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [7] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12625:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][108]$a$12626, B=$memory\instruction_memory$rdmux[0][10][108]$b$12627, Y=$memory\instruction_memory$rdmux[0][9][54]$a$10928
      New ports: A={ $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12626 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12626 [5] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12627 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10928 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$a$10928 [31:22] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [20:18] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [14:10] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [8] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [6] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [3] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [5] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [5] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 2'11 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [4] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [4] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][131]$12694:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][131]$a$12695, B=$memory\instruction_memory$rdmux[0][10][131]$b$12696, Y=$memory\instruction_memory$rdmux[0][9][65]$b$10962
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] 1'0 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [14] 2'01 $memory\instruction_memory$rdmux[0][10][131]$a$12695 [9] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][131]$b$12696 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] 2'00 $memory\instruction_memory$rdmux[0][10][131]$b$12696 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$10962 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$b$10962 [31:24] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [21:17] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [12:11] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [8] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$10962 [13] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] 3'011 $memory\instruction_memory$rdmux[0][9][65]$b$10962 [9] 9'101100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][144]$12733:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][144]$a$12734, B=$memory\instruction_memory$rdmux[0][10][144]$b$12735, Y=$memory\instruction_memory$rdmux[0][9][72]$a$10982
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12734 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 2'00 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12735 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$10982 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [18] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [11] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$a$10982 [31:22] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [20:19] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [17:12] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [10] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [8] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [6] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [3] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [9] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [11] 2'00 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [5] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][154]$12763:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][154]$a$12764, B=$memory\instruction_memory$rdmux[0][10][154]$b$12765, Y=$memory\instruction_memory$rdmux[0][9][77]$a$10997
      New ports: A={ $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [7] 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12764 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][154]$b$12765 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12765 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][77]$a$10997 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$a$10997 [31:25] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [22:8] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [3:0] } = { $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6:5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [7] 3'100 $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [4] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [4] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12802:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][167]$a$12803, B=$memory\instruction_memory$rdmux[0][10][167]$b$12804, Y=$memory\instruction_memory$rdmux[0][9][83]$b$11016
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][167]$a$12803 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12803 [12] 1'0 $memory\instruction_memory$rdmux[0][10][167]$a$12803 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][167]$b$12804 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12804 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12804 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11016 [16] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$b$11016 [31:17] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [15] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [13] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [11:10] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [8:6] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [16] 12'000011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][17]$12352:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][17]$a$12353, B=$memory\instruction_memory$rdmux[0][10][17]$b$12354, Y=$memory\instruction_memory$rdmux[0][9][8]$b$10791
      New ports: A={ $memory\instruction_memory$rdmux[0][10][17]$a$12353 [24] 2'11 $memory\instruction_memory$rdmux[0][10][17]$a$12353 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12354 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$b$10791 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$b$10791 [31:25] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [23:10] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [6] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [3:0] } = { $memory\instruction_memory$rdmux[0][9][8]$b$10791 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9:8] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][18]$12355:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][18]$a$12356, B=$memory\instruction_memory$rdmux[0][10][18]$b$12357, Y=$memory\instruction_memory$rdmux[0][9][9]$a$10793
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][18]$a$12356 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12356 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12357 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12357 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$a$10793 [31:28] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [26:17] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [15:11] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [9:5] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [3] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [1:0] } = { $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] 5'00000 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] 3'000 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][130]$12691:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][130]$a$12692, B=$memory\instruction_memory$rdmux[0][10][130]$b$12693, Y=$memory\instruction_memory$rdmux[0][9][65]$a$10961
      New ports: A={ $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12692 [10:9] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] 1'1 $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12693 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12693 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12693 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$a$10961 [25] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [15] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$a$10961 [31:26] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [24:18] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [16] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [14:13] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [8] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [15] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [9] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12421:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][40]$a$12422, B=$memory\instruction_memory$rdmux[0][10][40]$b$12423, Y=$memory\instruction_memory$rdmux[0][9][20]$a$10826
      New ports: A={ $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] 1'0 $memory\instruction_memory$rdmux[0][10][40]$a$12422 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12422 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12423 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12423 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26:23] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10826 [31:27] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [22:16] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [14:9] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [6] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] 3'001 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][46]$12439:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][46]$a$12440, B=$memory\instruction_memory$rdmux[0][10][46]$b$12441, Y=$memory\instruction_memory$rdmux[0][9][23]$a$10835
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] 2'00 $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12440 [2] }, B={ $memory\instruction_memory$rdmux[0][10][46]$b$12441 [23] 2'11 $memory\instruction_memory$rdmux[0][10][46]$b$12441 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10835 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$a$10835 [31:24] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [22:17] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [15:11] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [8:6] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [3] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [1:0] } = { $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [9] 3'000 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [2] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12451:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][50]$a$12452, B=$memory\instruction_memory$rdmux[0][10][50]$b$12453, Y=$memory\instruction_memory$rdmux[0][9][25]$a$10841
      New ports: A={ $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12452 [2] }, B={ $memory\instruction_memory$rdmux[0][10][50]$b$12453 [8] 2'11 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$b$12453 [7] $memory\instruction_memory$rdmux[0][10][50]$b$12453 [8:7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10841 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13:12] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10841 [31:29] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [27:19] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [14] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [11:9] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [6:5] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [3] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [1:0] } = { $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [15] 7'0000110 $memory\instruction_memory$rdmux[0][9][25]$a$10841 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][162]$12787:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][162]$a$12788, B=$memory\instruction_memory$rdmux[0][10][162]$b$12789, Y=$memory\instruction_memory$rdmux[0][9][81]$a$11009
      New ports: A={ $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12788 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12789 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12789 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$a$11009 [31:14] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [11:9] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [6:5] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$a$11009 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12523:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][74]$a$12524, B=$memory\instruction_memory$rdmux[0][10][74]$b$12525, Y=$memory\instruction_memory$rdmux[0][9][37]$a$10877
      New ports: A={ $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] 2'11 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [8] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [8] 2'00 $memory\instruction_memory$rdmux[0][10][74]$a$12524 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12525 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10877 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$a$10877 [31:22] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [19] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [17:14] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [12:11] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [3:0] } = { $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10877 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [21] 2'10 $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12508:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][69]$a$12509, B=$memory\instruction_memory$rdmux[0][10][69]$b$12510, Y=$memory\instruction_memory$rdmux[0][9][34]$b$10869
      New ports: A={ $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] 2'01 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12509 [7] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12509 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [13] 1'1 $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12510 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10869 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$b$10869 [31:26] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [24] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [21:14] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [12:9] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [6:5] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [3] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [1:0] } = { $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][73]$12520:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][73]$a$12521, B=$memory\instruction_memory$rdmux[0][10][73]$b$12522, Y=$memory\instruction_memory$rdmux[0][9][36]$b$10875
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12521 [4] }, B={ $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12522 [13] 2'10 $memory\instruction_memory$rdmux[0][10][73]$b$12522 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [13] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$b$10875 [31:26] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [24:23] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [20:17] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [14] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [12:8] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [6] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10875 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [4] 2'01 $memory\instruction_memory$rdmux[0][9][36]$b$10875 [16] 3'000 $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12706:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][135]$a$12707, B=$memory\instruction_memory$rdmux[0][10][135]$b$12708, Y=$memory\instruction_memory$rdmux[0][9][67]$b$10968
      New ports: A={ $memory\instruction_memory$rdmux[0][10][135]$a$12707 [2] 2'00 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12707 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12707 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12708 [12] 1'1 $memory\instruction_memory$rdmux[0][10][135]$b$12708 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10968 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8:7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$b$10968 [31:24] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [22:18] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [16:14] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [11:9] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [6:3] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$b$10968 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [12] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10968 [12] 4'0110 $memory\instruction_memory$rdmux[0][9][67]$b$10968 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12574:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][91]$a$12575, B=$memory\instruction_memory$rdmux[0][10][91]$b$12576, Y=$memory\instruction_memory$rdmux[0][9][45]$b$10902
      New ports: A={ $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12575 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$b$12576 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10902 [29] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$b$10902 [31:30] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [28:25] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [20:8] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [6:5] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [1:0] } = { $memory\instruction_memory$rdmux[0][9][45]$b$10902 [24] 2'11 $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [24] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [2] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [2] 1'0 $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][61]$12484:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][61]$a$12485, B=$memory\instruction_memory$rdmux[0][10][61]$b$12486, Y=$memory\instruction_memory$rdmux[0][9][30]$b$10857
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [4] 1'1 $memory\instruction_memory$rdmux[0][10][61]$a$12485 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12485 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] 2'00 $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12486 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12486 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26:24] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$b$10857 [31:27] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [23:17] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [15:8] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [6:5] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [3] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [1:0] } = { $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] 2'00 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][0]$12301:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][0]$a$12302, B=$memory\instruction_memory$rdmux[0][10][0]$b$12303, Y=$memory\instruction_memory$rdmux[0][9][0]$a$10766
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] 2'10 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$a$10766 [30] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [12] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$a$10766 [31] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [29:17] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [15:13] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [11:9] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [7:5] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] 12'000000000000 $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][48]$12445:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][48]$a$12446, B=$memory\instruction_memory$rdmux[0][10][48]$b$12447, Y=$memory\instruction_memory$rdmux[0][9][24]$a$10838
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][48]$a$12446 [20] 3'110 $memory\instruction_memory$rdmux[0][10][48]$a$12446 [9] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12447 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10838 [25] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [11:9] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$a$10838 [31:26] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [24:23] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [21] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [19:14] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [12] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [8:3] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [1:0] } = { $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [22] 2'00 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] 7'0000000 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [2] 2'10 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][53]$12460:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][53]$a$12461, B=$memory\instruction_memory$rdmux[0][10][53]$b$12462, Y=$memory\instruction_memory$rdmux[0][9][26]$b$10845
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12461 [15] 1'1 $memory\instruction_memory$rdmux[0][10][53]$a$12461 [8] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [13] 1'1 $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12462 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][26]$b$10845 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [8:7] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$b$10845 [31:25] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [21:16] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [14] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [12:9] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [6:5] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] 3'001 $memory\instruction_memory$rdmux[0][9][26]$b$10845 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [15] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] 9'011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][70]$12511:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][70]$a$12512, B=$memory\instruction_memory$rdmux[0][10][70]$b$12513, Y=$memory\instruction_memory$rdmux[0][9][35]$a$10871
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [13] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12512 [4] }, B={ $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$b$12513 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [8] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$a$10871 [31:26] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [24:23] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [21:17] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [14] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [11:9] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [7:6] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5:4] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5] 2'01 $memory\instruction_memory$rdmux[0][9][35]$a$10871 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12676:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][125]$a$12677, B=$memory\instruction_memory$rdmux[0][10][125]$b$12678, Y=$memory\instruction_memory$rdmux[0][9][62]$b$10953
      New ports: A={ $memory\instruction_memory$rdmux[0][10][125]$a$12677 [5] 2'11 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [4] 2'00 $memory\instruction_memory$rdmux[0][10][125]$a$12677 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][125]$b$12678 [12:11] $memory\instruction_memory$rdmux[0][10][125]$b$12678 [12] $memory\instruction_memory$rdmux[0][10][125]$b$12678 [12:11] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10953 [26] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$b$10953 [31:27] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [25] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [23:16] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [14:13] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [10] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [8:6] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][66]$12499:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][66]$a$12500, B=$memory\instruction_memory$rdmux[0][10][66]$b$12501, Y=$memory\instruction_memory$rdmux[0][9][33]$a$10865
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5] 2'11 $memory\instruction_memory$rdmux[0][10][66]$a$12500 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5:4] $memory\instruction_memory$rdmux[0][10][66]$a$12500 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [13] 2'10 $memory\instruction_memory$rdmux[0][10][66]$b$12501 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$a$10865 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$a$10865 [31:25] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [22] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [19] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [17:16] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [14] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [12:9] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [7:6] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [21] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10865 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][33]$a$10865 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12526:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][75]$a$12527, B=$memory\instruction_memory$rdmux[0][10][75]$b$12528, Y=$memory\instruction_memory$rdmux[0][9][37]$b$10878
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12527 [13] 3'010 $memory\instruction_memory$rdmux[0][10][75]$a$12527 [2] }, B={ $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12528 [13] 2'10 $memory\instruction_memory$rdmux[0][10][75]$b$12528 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10878 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$b$10878 [31:26] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [24:19] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [17:14] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [12:8] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [3] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [1:0] } = { $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] 2'00 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12529:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][76]$a$12530, B=$memory\instruction_memory$rdmux[0][10][76]$b$12531, Y=$memory\instruction_memory$rdmux[0][9][38]$a$10880
      New ports: A={ $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] 2'11 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [13] 1'1 $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12530 [4] }, B={ $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8] 1'1 $memory\instruction_memory$rdmux[0][10][76]$b$12531 [8:7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$a$10880 [31:27] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [25:24] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [21:17] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [14] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [12:9] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [6:5] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] 2'00 $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10880 [16] 6'000110 $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][102]$12607:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][102]$a$12608, B=$memory\instruction_memory$rdmux[0][10][102]$b$12609, Y=$memory\instruction_memory$rdmux[0][9][51]$a$10919
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12608 [2] }, B={ $memory\instruction_memory$rdmux[0][10][102]$b$12609 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][102]$b$12609 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12609 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][51]$a$10919 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$a$10919 [31:23] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [20:16] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [14] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [12:11] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [7:6] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [3] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12466:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][55]$a$12467, B=$memory\instruction_memory$rdmux[0][10][55]$b$12468, Y=$memory\instruction_memory$rdmux[0][9][27]$b$10848
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] 1'1 $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12467 [2] }, B={ $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [13] 2'10 $memory\instruction_memory$rdmux[0][10][55]$b$12468 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [5:4] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10848 [31:26] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [24:22] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [20:19] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [17] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [14] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [12:9] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [7:6] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [3] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [1:0] } = { $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [15] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10848 [16] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10848 [4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][81]$12544:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][81]$a$12545, B=$memory\instruction_memory$rdmux[0][10][81]$b$12546, Y=$memory\instruction_memory$rdmux[0][9][40]$b$10887
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][81]$a$12545 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12545 [5] 3'110 $memory\instruction_memory$rdmux[0][10][81]$a$12545 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] 3'000 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12546 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10887 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25:23] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$b$10887 [30:26] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [22:17] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [15:11] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [9] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [7:6] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [3] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25] 8'00000000 $memory\instruction_memory$rdmux[0][9][40]$b$10887 [5] 2'00 $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][87]$12562:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][87]$a$12563, B=$memory\instruction_memory$rdmux[0][10][87]$b$12564, Y=$memory\instruction_memory$rdmux[0][9][43]$b$10896
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12563 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] 3'011 $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12564 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12564 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$b$10896 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$b$10896 [31:25] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [22] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [20:19] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [17:14] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [12:9] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$b$10896 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [4] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10896 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [6] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [6] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][8]$12325:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][8]$a$12326, B=$memory\instruction_memory$rdmux[0][10][8]$b$12327, Y=$memory\instruction_memory$rdmux[0][9][4]$a$10778
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] 1'1 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [13] 3'110 $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12326 [4] }, B={ $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] 1'1 $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [8] 1'0 $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12327 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$a$10778 [31:26] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [24] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [22:17] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [14] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [12:9] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10778 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [5:4] 2'01 $memory\instruction_memory$rdmux[0][9][4]$a$10778 [16] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][47]$12442:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][47]$a$12443, B=$memory\instruction_memory$rdmux[0][10][47]$b$12444, Y=$memory\instruction_memory$rdmux[0][9][23]$b$10836
      New ports: A={ $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] 2'10 $memory\instruction_memory$rdmux[0][10][47]$a$12443 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12443 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][47]$b$12444 [20] 3'011 $memory\instruction_memory$rdmux[0][10][47]$b$12444 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$b$10836 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11:9] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$b$10836 [31:21] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [19:17] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [15:12] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [8:6] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [3:0] } = { $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [4] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] 3'000 $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][63]$12490:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][63]$a$12491, B=$memory\instruction_memory$rdmux[0][10][63]$b$12492, Y=$memory\instruction_memory$rdmux[0][9][31]$b$10860
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][63]$a$12491 [9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12492 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [5] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$b$10860 [31:11] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [8] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [6] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [4:3] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [1:0] } = { $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [2] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][151]$12754:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][151]$a$12755, B=$memory\instruction_memory$rdmux[0][10][151]$b$12756, Y=$memory\instruction_memory$rdmux[0][9][75]$b$10992
      New ports: A={ $memory\instruction_memory$rdmux[0][10][151]$a$12755 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12755 [12] 3'101 }, B={ $memory\instruction_memory$rdmux[0][10][151]$b$12756 [7] 2'00 $memory\instruction_memory$rdmux[0][10][151]$b$12756 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12756 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][75]$b$10992 [22] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [20] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [12] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [10] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [7] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$b$10992 [31:23] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [21] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [19:13] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [11] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [9:8] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [6:5] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [3:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [20] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 3'010 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 3'100 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12655:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][118]$a$12656, B=$memory\instruction_memory$rdmux[0][10][118]$b$12657, Y=$memory\instruction_memory$rdmux[0][9][59]$a$10943
      New ports: A={ $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$a$12656 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12656 [8] 2'00 $memory\instruction_memory$rdmux[0][10][118]$a$12656 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [4] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] 2'01 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12657 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10943 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$a$10943 [31:22] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [19] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [17:14] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [12:10] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [3:0] } = { $memory\instruction_memory$rdmux[0][9][59]$a$10943 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [18] 6'111110 $memory\instruction_memory$rdmux[0][9][59]$a$10943 [5] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [21] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10943 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][143]$12730:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][143]$a$12731, B=$memory\instruction_memory$rdmux[0][10][143]$b$12732, Y=$memory\instruction_memory$rdmux[0][9][71]$b$10980
      New ports: A={ $memory\instruction_memory$rdmux[0][10][143]$a$12731 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12731 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12731 [6] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] 2'01 $memory\instruction_memory$rdmux[0][10][143]$b$12732 [7] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$b$10980 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [13] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$b$10980 [31:21] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [19:14] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [12:11] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [9:8] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [10] 3'010 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][161]$12784:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][161]$a$12785, B=$memory\instruction_memory$rdmux[0][10][161]$b$12786, Y=$memory\instruction_memory$rdmux[0][9][80]$b$11007
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [8] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12785 [5] }, B={ $memory\instruction_memory$rdmux[0][10][161]$b$12786 [12] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12786 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$b$11007 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [13:12] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [9:7] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$b$11007 [31:23] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [19:17] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [14] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [11:10] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [6] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [16] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [20] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [9] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [13] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][129]$12688:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][129]$a$12689, B=$memory\instruction_memory$rdmux[0][10][129]$b$12690, Y=$memory\instruction_memory$rdmux[0][9][64]$b$10959
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][129]$a$12689 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12689 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12690 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [5:4] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$b$10959 [31:26] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [24:21] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [19:8] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [6] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [3] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [1:0] } = { $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$b$10959 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10959 [4] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][105]$12616:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][105]$a$12617, B=$memory\instruction_memory$rdmux[0][10][105]$b$12618, Y=$memory\instruction_memory$rdmux[0][9][52]$b$10923
      New ports: A={ $memory\instruction_memory$rdmux[0][10][105]$a$12617 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12617 [7] $memory\instruction_memory$rdmux[0][10][105]$a$12617 [7] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12618 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12618 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$10923 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [9] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$b$10923 [31:16] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [14:10] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [8] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [6:5] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [3] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][172]$12817:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][172]$a$12818, B=$memory\instruction_memory$rdmux[0][10][172]$b$12819, Y=$memory\instruction_memory$rdmux[0][9][86]$a$11024
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12818 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12818 [4] 2'10 $memory\instruction_memory$rdmux[0][10][172]$a$12818 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] 1'1 $memory\instruction_memory$rdmux[0][10][172]$b$12819 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12819 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11024 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$a$11024 [31:18] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [13:10] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [7:6] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [3] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [17] 5'00000 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [9] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [17] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [17] 2'00 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [16] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [2] 3'000 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [8] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11024 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12505:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][68]$a$12506, B=$memory\instruction_memory$rdmux[0][10][68]$b$12507, Y=$memory\instruction_memory$rdmux[0][9][34]$a$10868
      New ports: A={ $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [5] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [12] 2'01 $memory\instruction_memory$rdmux[0][10][68]$a$12506 [5] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][68]$b$12507 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] 2'10 $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12507 [10] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10868 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13:10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$a$10868 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [29:26] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [22:14] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [9:6] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [3:0] } = { $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] 2'01 $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [12] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][2]$12307:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][2]$a$12308, B=$memory\instruction_memory$rdmux[0][10][2]$b$12309, Y=$memory\instruction_memory$rdmux[0][9][1]$a$10769
      New ports: A={ $memory\instruction_memory$rdmux[0][10][2]$a$12308 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12308 [15] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][2]$b$12309 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12309 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$a$10769 [31:23] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [21:16] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [14:8] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [6] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [4:0] } = { $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] 2'01 $memory\instruction_memory$rdmux[0][9][1]$a$10769 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [15] 6'010011 $memory\instruction_memory$rdmux[0][9][1]$a$10769 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][65]$12496:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][65]$a$12497, B=$memory\instruction_memory$rdmux[0][10][65]$b$12498, Y=$memory\instruction_memory$rdmux[0][9][32]$b$10863
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [13] 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12497 [4] }, B={ $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] 1'1 $memory\instruction_memory$rdmux[0][10][65]$b$12498 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12498 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$b$10863 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$b$10863 [31:23] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [21:14] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [12:9] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [6] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10863 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10863 [4] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [4] 11'00001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][9]$12328:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][9]$a$12329, B=$memory\instruction_memory$rdmux[0][10][9]$b$12330, Y=$memory\instruction_memory$rdmux[0][9][4]$b$10779
      New ports: A={ $memory\instruction_memory$rdmux[0][10][9]$a$12329 [7] $memory\instruction_memory$rdmux[0][10][9]$a$12329 [23] 3'110 $memory\instruction_memory$rdmux[0][10][9]$a$12329 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [12] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12330 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$b$10779 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13:12] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [7] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$b$10779 [31:26] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [24] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [21:14] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [11:8] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [6] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10779 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [5] 2'01 $memory\instruction_memory$rdmux[0][9][4]$b$10779 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][93]$12580:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][93]$a$12581, B=$memory\instruction_memory$rdmux[0][10][93]$b$12582, Y=$memory\instruction_memory$rdmux[0][9][46]$b$10905
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12581 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][93]$b$12582 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12582 [26] 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12582 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10905 [30] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$b$10905 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [29:27] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [25:22] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [20:8] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [6:5] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [1:0] } = { $memory\instruction_memory$rdmux[0][9][46]$b$10905 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] 1'0 $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12538:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][79]$a$12539, B=$memory\instruction_memory$rdmux[0][10][79]$b$12540, Y=$memory\instruction_memory$rdmux[0][9][39]$b$10884
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12539 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12539 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12540 [10] 3'000 $memory\instruction_memory$rdmux[0][10][79]$b$12540 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10884 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10884 [31:23] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [21:17] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [15:14] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [12:11] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [9] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [6] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [8] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][114]$12643:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][114]$a$12644, B=$memory\instruction_memory$rdmux[0][10][114]$b$12645, Y=$memory\instruction_memory$rdmux[0][9][57]$a$10937
      New ports: A={ $memory\instruction_memory$rdmux[0][10][114]$a$12644 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] 1'1 $memory\instruction_memory$rdmux[0][10][114]$a$12644 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12644 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [13] 2'11 $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12645 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$a$10937 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8:7] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$a$10937 [31:26] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [23:14] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [12:9] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [6] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] 2'01 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12361:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][20]$a$12362, B=$memory\instruction_memory$rdmux[0][10][20]$b$12363, Y=$memory\instruction_memory$rdmux[0][9][10]$a$10796
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][20]$a$12362 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12362 [10:9] }, B={ $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12363 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12363 [9] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10796 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [10:9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10796 [31:26] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [24] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [19:11] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [8:0] } = 25'1111110010000100000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][164]$12793:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][164]$a$12794, B=$memory\instruction_memory$rdmux[0][10][164]$b$12795, Y=$memory\instruction_memory$rdmux[0][9][82]$a$11012
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12794 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5] 2'10 $memory\instruction_memory$rdmux[0][10][164]$b$12795 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$a$11012 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$a$11012 [31:22] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [19:13] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [10] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [8] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [6] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][82]$a$11012 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] 1'1 $memory\instruction_memory$rdmux[0][9][82]$a$11012 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][94]$12583:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][94]$a$12584, B=$memory\instruction_memory$rdmux[0][10][94]$b$12585, Y=$memory\instruction_memory$rdmux[0][9][47]$a$10907
      New ports: A={ $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12584 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12584 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][94]$b$12585 [15] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12585 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [7] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$a$10907 [31:27] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [25:17] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [14:10] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [8] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [6] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [4:0] } = { $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10907 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [5] 2'01 $memory\instruction_memory$rdmux[0][9][47]$a$10907 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12619:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][106]$a$12620, B=$memory\instruction_memory$rdmux[0][10][106]$b$12621, Y=$memory\instruction_memory$rdmux[0][9][53]$a$10925
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12620 [9] 3'010 $memory\instruction_memory$rdmux[0][10][106]$a$12620 [2] }, B={ $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12621 [4] 1'0 $memory\instruction_memory$rdmux[0][10][106]$b$12621 [13] 3'110 $memory\instruction_memory$rdmux[0][10][106]$b$12621 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10925 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$a$10925 [31:28] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [26:22] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [19:14] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [12:10] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [7:6] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [3] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] 6'000000 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [8] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [4] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][112]$12637:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][112]$a$12638, B=$memory\instruction_memory$rdmux[0][10][112]$b$12639, Y=$memory\instruction_memory$rdmux[0][9][56]$a$10934
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12638 [2] }, B={ $memory\instruction_memory$rdmux[0][10][112]$b$12639 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12639 [7] $memory\instruction_memory$rdmux[0][10][112]$b$12639 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$10934 [15] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$a$10934 [31:16] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [14:10] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [8] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [6:5] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [3] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [15] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][120]$12661:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][120]$a$12662, B=$memory\instruction_memory$rdmux[0][10][120]$b$12663, Y=$memory\instruction_memory$rdmux[0][9][60]$a$10946
      New ports: A={ $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12662 [13] 3'110 $memory\instruction_memory$rdmux[0][10][120]$a$12662 [4] }, B={ $memory\instruction_memory$rdmux[0][10][120]$b$12663 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12663 [8] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12663 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$a$10946 [24] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [20] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [8:7] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$a$10946 [31:25] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [23:21] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [19:14] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [12:9] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [6] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5] 2'01 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [4] 2'00 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][127]$12682:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][127]$a$12683, B=$memory\instruction_memory$rdmux[0][10][127]$b$12684, Y=$memory\instruction_memory$rdmux[0][9][63]$b$10956
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] 2'00 $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12683 [2] }, B={ $memory\instruction_memory$rdmux[0][10][127]$b$12684 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12684 [10:9] 4'1100 }, Y={ $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$b$10956 [31:12] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [8] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [6] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [3] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [1:0] } = { $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] 3'000 $memory\instruction_memory$rdmux[0][9][63]$b$10956 [4] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [5] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [4] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][134]$12703:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][134]$a$12704, B=$memory\instruction_memory$rdmux[0][10][134]$b$12705, Y=$memory\instruction_memory$rdmux[0][9][67]$a$10967
      New ports: A=3'001, B={ $memory\instruction_memory$rdmux[0][10][134]$b$12705 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12705 [2] }, Y=$memory\instruction_memory$rdmux[0][9][67]$a$10967 [4:2]
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$a$10967 [31:5] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] 2'00 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3:2] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [4] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [2] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][140]$12721:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][140]$a$12722, B=$memory\instruction_memory$rdmux[0][10][140]$b$12723, Y=$memory\instruction_memory$rdmux[0][9][70]$a$10976
      New ports: A={ $memory\instruction_memory$rdmux[0][10][140]$a$12722 [30] 1'1 $memory\instruction_memory$rdmux[0][10][140]$a$12722 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12722 [12] 3'101 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12723 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12723 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$a$10976 [30] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [14] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [9] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$a$10976 [31] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [29:18] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [16:15] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [13] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [11:10] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [8:7] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [5] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [3:0] } = { $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] 1'0 $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$10976 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [12] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12343:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][14]$a$12344, B=$memory\instruction_memory$rdmux[0][10][14]$b$12345, Y=$memory\instruction_memory$rdmux[0][9][7]$a$10787
      New ports: A={ $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$a$12344 [12] 2'01 $memory\instruction_memory$rdmux[0][10][14]$a$12344 [5] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12345 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10787 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13:11] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$a$10787 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [29:23] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [19:14] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [10:8] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [6] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [3:0] } = { $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] 2'00 $memory\instruction_memory$rdmux[0][9][7]$a$10787 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [5] 2'01 $memory\instruction_memory$rdmux[0][9][7]$a$10787 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [12] 2'11 $memory\instruction_memory$rdmux[0][9][7]$a$10787 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][156]$12769:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][156]$a$12770, B=$memory\instruction_memory$rdmux[0][10][156]$b$12771, Y=$memory\instruction_memory$rdmux[0][9][78]$a$11000
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [15] 2'00 $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] $memory\instruction_memory$rdmux[0][10][156]$a$12770 [8] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][156]$b$12771 [14] 1'0 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] 1'1 $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12771 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$a$11000 [18] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$a$11000 [31:19] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [17:16] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [11:9] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [15] 7'0000001 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [12] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [15] 3'001 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][163]$12790:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][163]$a$12791, B=$memory\instruction_memory$rdmux[0][10][163]$b$12792, Y=$memory\instruction_memory$rdmux[0][9][81]$b$11010
      New ports: A={ $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12791 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12791 [5] 3'100 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12792 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$b$11010 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$b$11010 [31:26] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [24:22] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [19] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [17] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [15:13] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [11:9] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [6] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11010 [4] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [7] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][16]$12349:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][16]$a$12350, B=$memory\instruction_memory$rdmux[0][10][16]$b$12351, Y=$memory\instruction_memory$rdmux[0][9][8]$a$10790
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12350 [5] }, B={ $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12351 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12351 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$a$10790 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$a$10790 [31:26] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [24:23] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [21:11] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [6] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [4:0] } = { $memory\instruction_memory$rdmux[0][9][8]$a$10790 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [8] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10790 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10790 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] 3'001 $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] 10'0100000011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][0]$10765:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][0]$a$10766, B=$memory\instruction_memory$rdmux[0][9][0]$b$10767, Y=$memory\instruction_memory$rdmux[0][8][0]$a$9998
      New ports: A={ $memory\instruction_memory$rdmux[0][9][0]$a$10766 [30] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [3] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10766 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [12] 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10766 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [2] $memory\instruction_memory$rdmux[0][9][0]$a$10766 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [11] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [16] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10767 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][8][0]$a$9998 [30] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [23] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [18] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [16] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [12:8] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$a$9998 [31] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [29] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [24] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [22:19] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [17] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [15:13] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [7:6] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$a$9998 [28] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [28] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [3] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [3] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [18] 5'00000 $memory\instruction_memory$rdmux[0][8][0]$a$9998 [9] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9998 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][10]$10795:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][10]$a$10796, B=$memory\instruction_memory$rdmux[0][9][10]$b$10797, Y=$memory\instruction_memory$rdmux[0][8][5]$a$10013
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][10]$a$10796 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [10:9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [23:22] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10797 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][5]$a$10013 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$a$10013 [31:27] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [24] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [19:11] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [7:6] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [4:3] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [26] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][11]$10798:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][11]$a$10799, B=$memory\instruction_memory$rdmux[0][9][11]$b$10800, Y=$memory\instruction_memory$rdmux[0][8][5]$b$10014
      New ports: A={ $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [15] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10799 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [2] }, B={ $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10800 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10800 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][5]$b$10014 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$b$10014 [31:28] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [25:24] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [21:16] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [14:12] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [6] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [4:3] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [1:0] } = { $memory\instruction_memory$rdmux[0][8][5]$b$10014 [27] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [27] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [26] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][12]$10801:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][12]$a$10802, B=$memory\instruction_memory$rdmux[0][9][12]$b$10803, Y=$memory\instruction_memory$rdmux[0][8][6]$a$10016
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [20] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [15] 2'10 $memory\instruction_memory$rdmux[0][9][12]$a$10802 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$a$10016 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$a$10016 [31:30] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [28] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [19] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [17:16] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [14] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [11:10] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [6] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [3] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [1:0] } = { $memory\instruction_memory$rdmux[0][8][6]$a$10016 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [27] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10016 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [15] 2'00 $memory\instruction_memory$rdmux[0][8][6]$a$10016 [8] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][13]$10804:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][13]$a$10805, B=$memory\instruction_memory$rdmux[0][9][13]$b$10806, Y=$memory\instruction_memory$rdmux[0][8][6]$b$10017
      New ports: A={ $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [25] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10805 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10805 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [12] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][13]$b$10806 [7] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10806 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [13:12] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$b$10017 [31:27] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [20:17] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [14] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [11:9] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [3:0] } = { $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [5] 2'01 $memory\instruction_memory$rdmux[0][8][6]$b$10017 [16] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [6] 1'0 $memory\instruction_memory$rdmux[0][8][6]$b$10017 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][14]$10807:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][14]$a$10808, B=$memory\instruction_memory$rdmux[0][9][14]$b$10809, Y=$memory\instruction_memory$rdmux[0][8][7]$a$10019
      New ports: A={ $memory\instruction_memory$rdmux[0][9][14]$a$10808 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [15] 2'11 $memory\instruction_memory$rdmux[0][9][14]$a$10808 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][14]$b$10809 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [8] 1'1 $memory\instruction_memory$rdmux[0][9][14]$b$10809 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10809 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$a$10019 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [20] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [10:7] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$a$10019 [31:24] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [21] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [19:16] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [14] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [12:11] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [6] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [3:0] } = { $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [5] 2'01 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [15] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][15]$10810:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][15]$a$10811, B=$memory\instruction_memory$rdmux[0][9][15]$b$10812, Y=$memory\instruction_memory$rdmux[0][8][7]$b$10020
      New ports: A={ $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10811 [2] }, B={ $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10812 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10812 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$b$10020 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [24:21] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$b$10020 [30] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [25] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [20:19] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [17] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [14] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [12] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [10] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [6] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [3] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [1:0] } = { $memory\instruction_memory$rdmux[0][8][7]$b$10020 [27] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [23] 2'00 $memory\instruction_memory$rdmux[0][8][7]$b$10020 [15] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][16]$10813:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][16]$a$10814, B=$memory\instruction_memory$rdmux[0][9][16]$b$10815, Y=$memory\instruction_memory$rdmux[0][8][8]$a$10022
      New ports: A={ $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10814 [20] 1'1 $memory\instruction_memory$rdmux[0][9][16]$a$10814 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10814 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10815 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [23:22] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$a$10022 [31:27] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [25:24] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [21] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [19] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [17] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [14] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [12] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [10] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [6] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [3] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [22] 2'00 $memory\instruction_memory$rdmux[0][8][8]$a$10022 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][17]$10816:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][17]$a$10817, B=$memory\instruction_memory$rdmux[0][9][17]$b$10818, Y=$memory\instruction_memory$rdmux[0][8][8]$b$10023
      New ports: A={ $memory\instruction_memory$rdmux[0][9][17]$a$10817 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10817 [2] }, B={ $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [4] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [5] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [11] 1'1 $memory\instruction_memory$rdmux[0][9][17]$b$10818 [9] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10818 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27:23] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [13] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11:8] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [5:4] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$b$10023 [31:28] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [22:21] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [19:17] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [15:14] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [7:6] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [3] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] 3'000 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][18]$10819:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][18]$a$10820, B=$memory\instruction_memory$rdmux[0][9][18]$b$10821, Y=$memory\instruction_memory$rdmux[0][8][9]$a$10025
      New ports: A={ $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10820 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [10:8] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [5] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10820 [2] }, B={ $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10821 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10821 [13:12] 4'1111 $memory\instruction_memory$rdmux[0][9][18]$b$10821 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$a$10025 [31:28] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [21] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [19:17] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [14] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [11] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [6] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [3] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [1:0] } = { $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [4] 1'0 $memory\instruction_memory$rdmux[0][8][9]$a$10025 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$a$10025 [2] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][19]$10822:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][19]$a$10823, B=$memory\instruction_memory$rdmux[0][9][19]$b$10824, Y=$memory\instruction_memory$rdmux[0][8][9]$b$10026
      New ports: A={ $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [5] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [13] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10823 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26:20] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$b$10026 [31:27] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [19:17] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [14] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [11:10] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [6] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [3:0] } = { $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] 2'01 $memory\instruction_memory$rdmux[0][8][9]$b$10026 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$b$10026 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][1]$10768:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][1]$a$10769, B=$memory\instruction_memory$rdmux[0][9][1]$b$10770, Y=$memory\instruction_memory$rdmux[0][8][0]$b$9999
      New ports: A={ $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [15] 3'111 $memory\instruction_memory$rdmux[0][9][1]$a$10769 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10769 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][1]$b$10770 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [13] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [5] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$b$9999 [31:28] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [25:24] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [21] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [19:16] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [14] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [12:11] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [8] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [6] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [4:3] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [5] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [20] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9999 [13] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [15] 3'000 $memory\instruction_memory$rdmux[0][8][0]$b$9999 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10825:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][20]$a$10826, B=$memory\instruction_memory$rdmux[0][9][20]$b$10827, Y=$memory\instruction_memory$rdmux[0][8][10]$a$10028
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [26:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [15] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [5] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [5] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10028 [31:27] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [21:17] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [14:12] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [10:9] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [6] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [4:0] } = { $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [11] 2'01 $memory\instruction_memory$rdmux[0][8][10]$a$10028 [16] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][21]$10828:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][21]$a$10829, B=$memory\instruction_memory$rdmux[0][9][21]$b$10830, Y=$memory\instruction_memory$rdmux[0][8][10]$b$10029
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [20] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [13] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10829 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10829 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][21]$b$10830 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [4] $memory\instruction_memory$rdmux[0][9][21]$b$10830 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$b$10029 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [9:7] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$b$10029 [31:25] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [19] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [17:16] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [14] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [12:10] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [6] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [3:0] } = { $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [23] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10029 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][22]$10831:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][22]$a$10832, B=$memory\instruction_memory$rdmux[0][9][22]$b$10833, Y=$memory\instruction_memory$rdmux[0][8][11]$a$10031
      New ports: A={ $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [10:9] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [2] }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [15] 1'1 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [13] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [10] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [4] $memory\instruction_memory$rdmux[0][9][22]$b$10833 [7] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10833 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$a$10031 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [13:12] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$a$10031 [31:30] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [28] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [21:19] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [17] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [14] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [11] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [6] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [3] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$a$10031 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [12] 2'00 $memory\instruction_memory$rdmux[0][8][11]$a$10031 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10031 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][23]$10834:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][23]$a$10835, B=$memory\instruction_memory$rdmux[0][9][23]$b$10836, Y=$memory\instruction_memory$rdmux[0][8][11]$b$10032
      New ports: A={ $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [9] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10835 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10835 [2] }, B={ $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10836 [11:9] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10836 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [23] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [13] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11:8] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [5:4] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$b$10032 [31:27] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [24] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [22:21] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [19:17] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [15:14] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [12] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [7:6] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [3] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] 3'000 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][24]$10837:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][24]$a$10838, B=$memory\instruction_memory$rdmux[0][9][24]$b$10839, Y=$memory\instruction_memory$rdmux[0][8][12]$a$10034
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [25] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10838 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [11:9] 4'0010 $memory\instruction_memory$rdmux[0][9][24]$a$10838 [2] }, B={ $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [5] 1'1 $memory\instruction_memory$rdmux[0][9][24]$b$10839 [13:12] 4'0111 $memory\instruction_memory$rdmux[0][9][24]$b$10839 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][12]$a$10034 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$a$10034 [31:28] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [26] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [21] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [19] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [17:14] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [6] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [3] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10034 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][25]$10840:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][25]$a$10841, B=$memory\instruction_memory$rdmux[0][9][25]$b$10842, Y=$memory\instruction_memory$rdmux[0][8][12]$b$10035
      New ports: A={ $memory\instruction_memory$rdmux[0][9][25]$a$10841 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][25]$a$10841 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10842 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][12]$b$10035 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [13:12] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [5:4] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$b$10035 [31:29] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [27:26] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [24:23] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [21:19] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [14] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [11:10] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [6] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [3] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [15] 4'0000 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][26]$10843:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][26]$a$10844, B=$memory\instruction_memory$rdmux[0][9][26]$b$10845, Y=$memory\instruction_memory$rdmux[0][8][13]$a$10037
      New ports: A={ $memory\instruction_memory$rdmux[0][9][26]$a$10844 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10844 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][26]$a$10844 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10845 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10845 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$a$10037 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [13:12] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$a$10037 [31:29] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [27] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [20:17] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [14] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [11:9] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [6] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [3:0] } = { $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [5] 2'01 $memory\instruction_memory$rdmux[0][8][13]$a$10037 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][27]$10846:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][27]$a$10847, B=$memory\instruction_memory$rdmux[0][9][27]$b$10848, Y=$memory\instruction_memory$rdmux[0][8][13]$b$10038
      New ports: A={ $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [17:15] 2'00 $memory\instruction_memory$rdmux[0][9][27]$a$10847 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [2] }, B={ $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [15] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [16] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10848 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$b$10038 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$b$10038 [31:29] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [27:26] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [24] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [19] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [14] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [11] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [6] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [1:0] } = { $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] 4'0000 $memory\instruction_memory$rdmux[0][8][13]$b$10038 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][28]$10849:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][28]$a$10850, B=$memory\instruction_memory$rdmux[0][9][28]$b$10851, Y=$memory\instruction_memory$rdmux[0][8][14]$a$10040
      New ports: A={ $memory\instruction_memory$rdmux[0][9][28]$a$10850 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10850 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [16] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [13] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10850 [8] 1'1 $memory\instruction_memory$rdmux[0][9][28]$a$10850 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][14]$a$10040 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [13:12] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$a$10040 [31:29] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [27] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [23] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [20:18] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [14] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [11:10] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [6] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [3:0] } = { $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [22] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [5] 10'0100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][29]$10852:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][29]$a$10853, B=$memory\instruction_memory$rdmux[0][9][29]$b$10854, Y=$memory\instruction_memory$rdmux[0][8][14]$b$10041
      New ports: A={ $memory\instruction_memory$rdmux[0][9][29]$a$10853 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [18] 1'0 $memory\instruction_memory$rdmux[0][9][29]$a$10853 [4] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [2] }, B={ $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [13] 1'1 $memory\instruction_memory$rdmux[0][9][29]$b$10854 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [4] $memory\instruction_memory$rdmux[0][9][29]$b$10854 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][14]$b$10041 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [13] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$b$10041 [31:29] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [23] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [19] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [14] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [12:10] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [6] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [3] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [1:0] } = { $memory\instruction_memory$rdmux[0][8][14]$b$10041 [28:27] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [22] 4'0000 $memory\instruction_memory$rdmux[0][8][14]$b$10041 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [2] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][2]$10771:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][2]$a$10772, B=$memory\instruction_memory$rdmux[0][9][2]$b$10773, Y=$memory\instruction_memory$rdmux[0][8][1]$a$10001
      New ports: A={ $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [12] $memory\instruction_memory$rdmux[0][9][2]$a$10772 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][2]$a$10772 [7] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10772 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][2]$b$10773 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$a$10001 [31:27] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [24] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [20:17] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [14] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [11:9] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$a$10001 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$a$10001 [16] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [6] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][30]$10855:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][30]$a$10856, B=$memory\instruction_memory$rdmux[0][9][30]$b$10857, Y=$memory\instruction_memory$rdmux[0][8][15]$a$10043
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [10] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10856 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10856 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [26:24] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10857 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$a$10043 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11:10] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5:4] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$a$10043 [31:28] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [22:17] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [15:14] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [12] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [6] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [3] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$a$10043 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] 2'00 $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][31]$10858:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][31]$a$10859, B=$memory\instruction_memory$rdmux[0][9][31]$b$10860, Y=$memory\instruction_memory$rdmux[0][8][15]$b$10044
      New ports: A={ $memory\instruction_memory$rdmux[0][9][31]$a$10859 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10859 [11] 1'1 $memory\instruction_memory$rdmux[0][9][31]$a$10859 [9] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10859 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [7] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10860 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10860 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$b$10044 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [23] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [16] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [13] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$b$10044 [31:27] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [24] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [19] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [17] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [15:14] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [12] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [8] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [6] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [3] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] 6'000000 $memory\instruction_memory$rdmux[0][8][15]$b$10044 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][32]$10861:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][32]$a$10862, B=$memory\instruction_memory$rdmux[0][9][32]$b$10863, Y=$memory\instruction_memory$rdmux[0][8][16]$a$10046
      New ports: A={ $memory\instruction_memory$rdmux[0][9][32]$a$10862 [26] 1'0 $memory\instruction_memory$rdmux[0][9][32]$a$10862 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][32]$a$10862 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] 1'1 $memory\instruction_memory$rdmux[0][9][32]$b$10863 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10863 [13] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10863 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10863 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26:25] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [16:15] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [13:12] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [8:7] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$a$10046 [31:27] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [24] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [20:17] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [14] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [11:9] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [6] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [5] 2'01 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][33]$10864:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][33]$a$10865, B=$memory\instruction_memory$rdmux[0][9][33]$b$10866, Y=$memory\instruction_memory$rdmux[0][8][16]$b$10047
      New ports: A={ $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [21] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [13] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10865 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10865 [4] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10865 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][33]$b$10866 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [4] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10866 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [5] $memory\instruction_memory$rdmux[0][9][33]$b$10866 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$b$10047 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$b$10047 [31] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [29:28] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [19] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [17] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [14] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [11:10] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$b$10047 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [27] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10047 [16] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [12] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][34]$10867:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][34]$a$10868, B=$memory\instruction_memory$rdmux[0][9][34]$b$10869, Y=$memory\instruction_memory$rdmux[0][8][17]$a$10049
      New ports: A={ $memory\instruction_memory$rdmux[0][9][34]$a$10868 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [13:10] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10869 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$a$10049 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$a$10049 [31] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [29:27] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [24] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [19:15] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [6] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [3] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [1:0] } = { $memory\instruction_memory$rdmux[0][8][17]$a$10049 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] 1'0 $memory\instruction_memory$rdmux[0][8][17]$a$10049 [9] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][35]$10870:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][35]$a$10871, B=$memory\instruction_memory$rdmux[0][9][35]$b$10872, Y=$memory\instruction_memory$rdmux[0][8][17]$b$10050
      New ports: A={ $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [16] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10871 [8] 1'1 $memory\instruction_memory$rdmux[0][9][35]$a$10871 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][35]$b$10872 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] 1'0 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [24] 2'11 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [13] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10872 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$b$10050 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [17:15] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [13:12] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$b$10050 [31] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [29:27] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [21] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [19:18] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [14] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [11:9] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [6] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [3:0] } = { $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [4] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][36]$10873:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][36]$a$10874, B=$memory\instruction_memory$rdmux[0][9][36]$b$10875, Y=$memory\instruction_memory$rdmux[0][8][18]$a$10052
      New ports: A={ $memory\instruction_memory$rdmux[0][9][36]$a$10874 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [4] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10874 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [4] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [13] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10875 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26:25] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [23:20] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [16:15] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8:7] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$a$10052 [31:27] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [24] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [19:17] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [14] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [11:9] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [6] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [3:0] } = { $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] 3'001 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [16] 2'00 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][37]$10876:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][37]$a$10877, B=$memory\instruction_memory$rdmux[0][9][37]$b$10878, Y=$memory\instruction_memory$rdmux[0][8][18]$b$10053
      New ports: A={ $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10877 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [21] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10877 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [10:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [18] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10878 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$b$10053 [31:28] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [19] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [17:15] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [11] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [3] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [1:0] } = { $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10053 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [12] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10053 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][38]$10879:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][38]$a$10880, B=$memory\instruction_memory$rdmux[0][9][38]$b$10881, Y=$memory\instruction_memory$rdmux[0][8][19]$a$10055
      New ports: A={ $memory\instruction_memory$rdmux[0][9][38]$a$10880 [26] 1'0 $memory\instruction_memory$rdmux[0][9][38]$a$10880 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [13] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10880 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [4] }, B={ $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10881 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26:25] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [23:20] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [9:7] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$a$10055 [31:27] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [24] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [19:18] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [14] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [11:10] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [6] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] 5'00100 $memory\instruction_memory$rdmux[0][8][19]$a$10055 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][39]$10882:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][39]$a$10883, B=$memory\instruction_memory$rdmux[0][9][39]$b$10884, Y=$memory\instruction_memory$rdmux[0][8][19]$b$10056
      New ports: A={ $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [20] 1'1 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10883 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10883 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [8] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$b$10056 [31:28] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [23] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [19] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [17] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [14] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [12:11] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [22] 1'0 $memory\instruction_memory$rdmux[0][8][19]$b$10056 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][3]$10774:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][3]$a$10775, B=$memory\instruction_memory$rdmux[0][9][3]$b$10776, Y=$memory\instruction_memory$rdmux[0][8][1]$b$10002
      New ports: A={ $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [5] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [4] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10775 [13:12] 2'11 $memory\instruction_memory$rdmux[0][9][3]$a$10775 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10776 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [8:7] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$b$10002 [31:27] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [24] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [20:17] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [14] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [11:9] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [6] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10002 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$b$10002 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][40]$10885:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][40]$a$10886, B=$memory\instruction_memory$rdmux[0][9][40]$b$10887, Y=$memory\instruction_memory$rdmux[0][8][20]$a$10058
      New ports: A={ $memory\instruction_memory$rdmux[0][9][40]$a$10886 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [24] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10886 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10886 [2] }, B={ $memory\instruction_memory$rdmux[0][9][40]$b$10887 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [25:23] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10887 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [5] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10887 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10887 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$a$10058 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [27:23] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [20] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [10:4] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$a$10058 [30:28] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [22:21] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [19:17] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [15:14] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [12:11] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [3] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$a$10058 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [27] 5'00000 $memory\instruction_memory$rdmux[0][8][20]$a$10058 [6] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][41]$10888:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][41]$a$10889, B=$memory\instruction_memory$rdmux[0][9][41]$b$10890, Y=$memory\instruction_memory$rdmux[0][8][20]$b$10059
      New ports: A={ $memory\instruction_memory$rdmux[0][9][41]$a$10889 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10889 [15] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10889 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10889 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$b$10059 [31:27] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [19] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [17:16] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [14] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [12] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [8] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [6] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [3] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] 1'0 $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] 2'00 $memory\instruction_memory$rdmux[0][8][20]$b$10059 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][42]$10891:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][42]$a$10892, B=$memory\instruction_memory$rdmux[0][9][42]$b$10893, Y=$memory\instruction_memory$rdmux[0][8][21]$a$10061
      New ports: A={ $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] 1'1 $memory\instruction_memory$rdmux[0][9][42]$a$10892 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] 2'11 $memory\instruction_memory$rdmux[0][9][42]$a$10892 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10892 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [13] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10893 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10893 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10893 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$a$10061 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$a$10061 [31] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [29] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [27:26] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [20:19] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [17:16] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [14] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [11] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [1:0] } = { $memory\instruction_memory$rdmux[0][8][21]$a$10061 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [4] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10061 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [12] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10061 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][43]$10894:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][43]$a$10895, B=$memory\instruction_memory$rdmux[0][9][43]$b$10896, Y=$memory\instruction_memory$rdmux[0][8][21]$b$10062
      New ports: A={ $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [20] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [13] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [8] $memory\instruction_memory$rdmux[0][9][43]$a$10895 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10895 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [4] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10896 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$b$10062 [31:27] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [22] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [19] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [17:16] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [14] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [12:11] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [3:0] } = { $memory\instruction_memory$rdmux[0][8][21]$b$10062 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [21] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10062 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][44]$10897:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][44]$a$10898, B=$memory\instruction_memory$rdmux[0][9][44]$b$10899, Y=$memory\instruction_memory$rdmux[0][8][22]$a$10064
      New ports: A={ $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [2] }, B={ $memory\instruction_memory$rdmux[0][9][44]$b$10899 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] 1'1 $memory\instruction_memory$rdmux[0][9][44]$b$10899 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [15] 3'001 $memory\instruction_memory$rdmux[0][9][44]$b$10899 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][8][22]$a$10064 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [5:4] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$a$10064 [30] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [28:27] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [23] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [19] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [17] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [14] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [12] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [10] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [6] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [3] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$a$10064 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [16] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][45]$10900:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][45]$a$10901, B=$memory\instruction_memory$rdmux[0][9][45]$b$10902, Y=$memory\instruction_memory$rdmux[0][8][22]$b$10065
      New ports: A={ $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10901 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10901 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][45]$b$10902 [24] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10902 [29] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10902 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][22]$b$10065 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$b$10065 [27:25] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [20:17] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [14:10] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [8] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [6:5] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$b$10065 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10065 [16] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10065 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][46]$10903:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][46]$a$10904, B=$memory\instruction_memory$rdmux[0][9][46]$b$10905, Y=$memory\instruction_memory$rdmux[0][8][23]$a$10067
      New ports: A={ $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10904 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [5] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [7] $memory\instruction_memory$rdmux[0][9][46]$a$10904 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][46]$b$10905 [30] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$a$10067 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$a$10067 [28] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [25] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [23] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [20:17] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [14:10] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [8] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [6] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$a$10067 [27] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [22] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [5] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$a$10067 [16] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$a$10067 [4] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][47]$10906:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][47]$a$10907, B=$memory\instruction_memory$rdmux[0][9][47]$b$10908, Y=$memory\instruction_memory$rdmux[0][8][23]$b$10068
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10907 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [7] $memory\instruction_memory$rdmux[0][9][47]$a$10907 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][47]$b$10908 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10908 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10908 [24] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [21] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10908 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$b$10068 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$b$10068 [31] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [29:28] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [23] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [20:17] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [14:10] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [8] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [6] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$b$10068 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [27] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [22] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [5] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$b$10068 [16] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$b$10068 [4] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][48]$10909:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][48]$a$10910, B=$memory\instruction_memory$rdmux[0][9][48]$b$10911, Y=$memory\instruction_memory$rdmux[0][8][24]$a$10070
      New ports: A={ $memory\instruction_memory$rdmux[0][9][48]$a$10910 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [15] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$10910 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$10910 [5] 2'10 $memory\instruction_memory$rdmux[0][9][48]$a$10910 [2] }, B={ $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] 1'1 $memory\instruction_memory$rdmux[0][9][48]$b$10911 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [7] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10911 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$a$10070 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$a$10070 [30:27] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [23] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [20:18] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [14:10] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [6] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [22] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [5] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10070 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][49]$10912:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][49]$a$10913, B=$memory\instruction_memory$rdmux[0][9][49]$b$10914, Y=$memory\instruction_memory$rdmux[0][8][24]$b$10071
      New ports: A={ $memory\instruction_memory$rdmux[0][9][49]$a$10913 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10913 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [7] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$10914 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$10914 [5] 2'10 $memory\instruction_memory$rdmux[0][9][49]$b$10914 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$b$10071 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$b$10071 [31:28] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [23:21] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [19:18] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [14] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [11] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [9] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [6] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$b$10071 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [12] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [12] 1'0 $memory\instruction_memory$rdmux[0][8][24]$b$10071 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][4]$10777:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][4]$a$10778, B=$memory\instruction_memory$rdmux[0][9][4]$b$10779, Y=$memory\instruction_memory$rdmux[0][8][2]$a$10004
      New ports: A={ $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [5:4] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10778 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [5:4] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [12] $memory\instruction_memory$rdmux[0][9][4]$b$10779 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][4]$b$10779 [7] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10779 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26:25] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [23:20] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$a$10004 [31:27] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [24] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [19:17] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [14] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [11:9] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] 3'001 $memory\instruction_memory$rdmux[0][8][2]$a$10004 [16] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [6] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][50]$10915:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][50]$a$10916, B=$memory\instruction_memory$rdmux[0][9][50]$b$10917, Y=$memory\instruction_memory$rdmux[0][8][25]$a$10073
      New ports: A={ $memory\instruction_memory$rdmux[0][9][50]$a$10916 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [7] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10916 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10916 [2] }, B={ $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [9] 1'1 $memory\instruction_memory$rdmux[0][9][50]$b$10917 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][25]$a$10073 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [9] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [7] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$a$10073 [30:28] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [25] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [23] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [21:18] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [14:10] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [8] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [6] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [4:3] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$a$10073 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][51]$10918:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][51]$a$10919, B=$memory\instruction_memory$rdmux[0][9][51]$b$10920, Y=$memory\instruction_memory$rdmux[0][8][25]$b$10074
      New ports: A={ $memory\instruction_memory$rdmux[0][9][51]$a$10919 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$10919 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10919 [2] }, B={ $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [20] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [6] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10920 [6:4] 1'0 $memory\instruction_memory$rdmux[0][9][51]$b$10920 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][25]$b$10074 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$b$10074 [31:29] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [27] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [19] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [17] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [14] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [2] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][52]$10921:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][52]$a$10922, B=$memory\instruction_memory$rdmux[0][9][52]$b$10923, Y=$memory\instruction_memory$rdmux[0][8][26]$a$10076
      New ports: A={ $memory\instruction_memory$rdmux[0][9][52]$a$10922 [24] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$10922 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] 2'00 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [15] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10923 [9] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10923 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$a$10076 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$a$10076 [31] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [29:28] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [26] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [19] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [14:13] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [11:10] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [8] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [6] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [3] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10076 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][53]$10924:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][53]$a$10925, B=$memory\instruction_memory$rdmux[0][9][53]$b$10926, Y=$memory\instruction_memory$rdmux[0][8][26]$b$10077
      New ports: A={ $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] 3'000 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [13] 2'00 $memory\instruction_memory$rdmux[0][9][53]$a$10925 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [4] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [2] }, B={ $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [26] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [6] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10926 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][53]$b$10926 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$b$10077 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$b$10077 [31:29] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [23] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [19] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [17] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [10] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$b$10077 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [14] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][54]$10927:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][54]$a$10928, B=$memory\instruction_memory$rdmux[0][9][54]$b$10929, Y=$memory\instruction_memory$rdmux[0][8][27]$a$10079
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] 2'00 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [5] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [17] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$10928 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [2] }, B={ $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [18] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10929 [9] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [7] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$10929 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$a$10079 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13:12] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$a$10079 [31] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [29] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [26:25] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [22] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [19] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [14] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [11:10] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [8] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [6] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [3] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10079 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][55]$10930:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][55]$a$10931, B=$memory\instruction_memory$rdmux[0][9][55]$b$10932, Y=$memory\instruction_memory$rdmux[0][8][27]$b$10080
      New ports: A={ $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10931 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [22] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [20] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$10931 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [5] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [2] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [2] }, B={ $memory\instruction_memory$rdmux[0][9][55]$b$10932 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [5] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [15] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] 3'011 $memory\instruction_memory$rdmux[0][9][55]$b$10932 [7] 1'0 $memory\instruction_memory$rdmux[0][9][55]$b$10932 [5] 2'10 $memory\instruction_memory$rdmux[0][9][55]$b$10932 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$b$10080 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$b$10080 [31:30] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [28] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [21] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [19] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [10] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$b$10080 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [14] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][56]$10933:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][56]$a$10934, B=$memory\instruction_memory$rdmux[0][9][56]$b$10935, Y=$memory\instruction_memory$rdmux[0][8][28]$a$10082
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] 3'011 $memory\instruction_memory$rdmux[0][9][56]$a$10934 [15] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10934 [2] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$10935 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [23] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [4] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10935 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10935 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10082 [26:25] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$a$10082 [31:27] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [24] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [22] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [20:19] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [14] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [11:10] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [8] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [6] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [3] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [1:0] } = { $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10082 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][57]$10936:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][57]$a$10937, B=$memory\instruction_memory$rdmux[0][9][57]$b$10938, Y=$memory\instruction_memory$rdmux[0][8][28]$b$10083
      New ports: A={ $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10937 [13] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$10937 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][57]$b$10938 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [5] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [6:4] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$b$10083 [26:20] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$b$10083 [31:27] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [19] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [17] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [15:14] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [12] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [3:0] } = { $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10083 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][58]$10939:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][58]$a$10940, B=$memory\instruction_memory$rdmux[0][9][58]$b$10941, Y=$memory\instruction_memory$rdmux[0][8][29]$a$10085
      New ports: A={ $memory\instruction_memory$rdmux[0][9][58]$a$10940 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [23] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [11] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$10940 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] 2'00 $memory\instruction_memory$rdmux[0][9][58]$b$10941 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [13] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [13] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$a$10085 [31:29] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [22] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [20:19] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [17:16] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [14] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [12] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [6] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [3] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [26] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [4] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10085 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [15] 2'00 $memory\instruction_memory$rdmux[0][8][29]$a$10085 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][59]$10942:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][59]$a$10943, B=$memory\instruction_memory$rdmux[0][9][59]$b$10944, Y=$memory\instruction_memory$rdmux[0][8][29]$b$10086
      New ports: A={ $memory\instruction_memory$rdmux[0][9][59]$a$10943 [18] 3'110 $memory\instruction_memory$rdmux[0][9][59]$a$10943 [5] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10943 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [13] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [5] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10944 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$b$10086 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$b$10086 [31] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [29:27] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [22] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [19] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [17:16] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [14] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [10] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [3] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$b$10086 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [21] 1'0 $memory\instruction_memory$rdmux[0][8][29]$b$10086 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [12] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][5]$10780:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][5]$a$10781, B=$memory\instruction_memory$rdmux[0][9][5]$b$10782, Y=$memory\instruction_memory$rdmux[0][8][2]$b$10005
      New ports: A={ $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [20] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [13] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [7] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10781 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [4] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10782 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [8] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10782 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$b$10005 [31:28] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [26] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [23] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [19] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [17:16] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [14] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [12:11] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [21] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10005 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [6] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][60]$10945:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][60]$a$10946, B=$memory\instruction_memory$rdmux[0][9][60]$b$10947, Y=$memory\instruction_memory$rdmux[0][8][30]$a$10088
      New ports: A={ $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [24] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [20] 1'1 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5] $memory\instruction_memory$rdmux[0][9][60]$a$10946 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10946 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][60]$b$10947 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [7] 1'1 $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [4] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$10947 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10947 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][30]$a$10088 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [11] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$a$10088 [31] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [29] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [27] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [19] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [17:16] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [14] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [10:9] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [3:0] } = { $memory\instruction_memory$rdmux[0][8][30]$a$10088 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [26] 1'0 $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][61]$10948:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][61]$a$10949, B=$memory\instruction_memory$rdmux[0][9][61]$b$10950, Y=$memory\instruction_memory$rdmux[0][8][30]$b$10089
      New ports: A={ $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$10949 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [5:2] }, B={ $memory\instruction_memory$rdmux[0][9][61]$b$10950 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [23] 3'111 $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [7] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [9:7] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$b$10089 [31:29] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [27:26] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [24] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [19] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [14] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [10] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [6] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [1:0] } = { $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [12] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [9] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][62]$10951:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][62]$a$10952, B=$memory\instruction_memory$rdmux[0][9][62]$b$10953, Y=$memory\instruction_memory$rdmux[0][8][31]$a$10091
      New ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$10952 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [13] 1'1 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10952 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][9][62]$b$10953 [26] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [15] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [12:11] 1'1 $memory\instruction_memory$rdmux[0][9][62]$b$10953 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10091 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [20] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$a$10091 [31:27] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [23] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [21] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [19:18] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [14] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][31]$a$10091 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [4] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10091 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][63]$10954:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][63]$a$10955, B=$memory\instruction_memory$rdmux[0][9][63]$b$10956, Y=$memory\instruction_memory$rdmux[0][8][31]$b$10092
      New ports: A={ $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [19] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [9] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10955 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [5] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$10956 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$b$10092 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [21] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [17:15] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$b$10092 [31:26] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [24:22] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [20] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [18] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [14:13] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [8] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [6] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [3] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [1:0] } = { $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] 4'0000 $memory\instruction_memory$rdmux[0][8][31]$b$10092 [17] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10092 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][64]$10957:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][64]$a$10958, B=$memory\instruction_memory$rdmux[0][9][64]$b$10959, Y=$memory\instruction_memory$rdmux[0][8][32]$a$10094
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [26] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [23] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [23] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [20] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [9] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [10:9] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10958 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [2] $memory\instruction_memory$rdmux[0][9][64]$a$10958 [2] }, B={ $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [4] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [2] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10959 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10959 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10959 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [16:15] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$a$10094 [31:28] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [24] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [19:17] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [14:11] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [8] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [6] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [1:0] } = { $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [16] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10094 [4] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][65]$10960:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][65]$a$10961, B=$memory\instruction_memory$rdmux[0][9][65]$b$10962, Y=$memory\instruction_memory$rdmux[0][8][32]$b$10095
      New ports: A={ $memory\instruction_memory$rdmux[0][9][65]$a$10961 [15] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [25] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10961 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [9] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [15] 2'00 $memory\instruction_memory$rdmux[0][9][65]$a$10961 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$10961 [7] }, B={ $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$10962 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] 2'01 $memory\instruction_memory$rdmux[0][9][65]$b$10962 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [9] 1'1 $memory\instruction_memory$rdmux[0][9][65]$b$10962 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$10962 [7] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$b$10095 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$b$10095 [31:27] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [24] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [18] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [8] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [6:0] } = { $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [17] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][66]$10963:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][66]$a$10964, B=$memory\instruction_memory$rdmux[0][9][66]$b$10965, Y=$memory\instruction_memory$rdmux[0][8][33]$a$10097
      New ports: A={ $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10964 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10964 [2] }, B={ $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [5] 2'00 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10965 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10965 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$a$10097 [31:28] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [25:22] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [19:18] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [14] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [8] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [6] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][67]$10966:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][67]$a$10967, B=$memory\instruction_memory$rdmux[0][9][67]$b$10968, Y=$memory\instruction_memory$rdmux[0][8][33]$b$10098
      New ports: A={ $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10967 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [2] $memory\instruction_memory$rdmux[0][9][67]$a$10967 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][67]$b$10968 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [8:7] 3'010 $memory\instruction_memory$rdmux[0][9][67]$b$10968 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$b$10098 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [13:12] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$b$10098 [31:29] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [27:26] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [22:19] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [16:14] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [11:9] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [5] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$b$10098 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][68]$10969:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][68]$a$10970, B=$memory\instruction_memory$rdmux[0][9][68]$b$10971, Y=$memory\instruction_memory$rdmux[0][8][34]$a$10100
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [8] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [22] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10970 [20] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [17] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10970 [6:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][68]$b$10971 [31] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [20] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10971 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [4] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][34]$a$10100 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$a$10100 [30:29] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [26] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [19:18] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [16:15] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [12:10] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [3] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [1:0] } = { $memory\instruction_memory$rdmux[0][8][34]$a$10100 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [25] 1'0 $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][69]$10972:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][69]$a$10973, B=$memory\instruction_memory$rdmux[0][9][69]$b$10974, Y=$memory\instruction_memory$rdmux[0][8][34]$b$10101
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [16] 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10973 [2] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [2] }, B={ $memory\instruction_memory$rdmux[0][9][69]$b$10974 [6] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [24] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$10974 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [8] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [5] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [9:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][34]$b$10101 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [14:13] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$b$10101 [31:26] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [23] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [19] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [15] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [12:10] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [3] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [18] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [5] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][6]$10783:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][6]$a$10784, B=$memory\instruction_memory$rdmux[0][9][6]$b$10785, Y=$memory\instruction_memory$rdmux[0][8][3]$a$10007
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [13] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10784 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10784 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10785 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10785 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][3]$a$10007 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13:12] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$a$10007 [31] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [29:23] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [21] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [19:14] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [11:9] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [6] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10007 [20] 2'01 $memory\instruction_memory$rdmux[0][8][3]$a$10007 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10007 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][70]$10975:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][70]$a$10976, B=$memory\instruction_memory$rdmux[0][9][70]$b$10977, Y=$memory\instruction_memory$rdmux[0][8][35]$a$10103
      New ports: A={ $memory\instruction_memory$rdmux[0][9][70]$a$10976 [30] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [14] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [9] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10976 [6] 1'1 $memory\instruction_memory$rdmux[0][9][70]$a$10976 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [5] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [9] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10977 [2] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][35]$a$10103 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [22:21] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [17:14] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [7:4] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$a$10103 [31] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [29:26] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [24:23] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [20:18] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [13] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [11:10] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [8] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [3] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [21] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [17] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][71]$10978:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][71]$a$10979, B=$memory\instruction_memory$rdmux[0][9][71]$b$10980, Y=$memory\instruction_memory$rdmux[0][8][35]$b$10104
      New ports: A={ $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [4] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [5] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [2] }, B={ $memory\instruction_memory$rdmux[0][9][71]$b$10980 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [13] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10980 [5] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10980 [7:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][35]$b$10104 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$b$10104 [31:27] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [22:21] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [19] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [17:14] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [11] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [3] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [12] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][72]$10981:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][72]$a$10982, B=$memory\instruction_memory$rdmux[0][9][72]$b$10983, Y=$memory\instruction_memory$rdmux[0][8][36]$a$10106
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [18] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10982 [11] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [5] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$10982 [2] }, B={ $memory\instruction_memory$rdmux[0][9][72]$b$10983 [30] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [22] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$10983 [4] $memory\instruction_memory$rdmux[0][9][72]$b$10983 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][36]$a$10106 [30] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [27] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [24:21] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$a$10106 [31] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [29:28] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [26:25] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [20:19] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [17] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [14:12] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [3] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][73]$10984:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][73]$a$10985, B=$memory\instruction_memory$rdmux[0][9][73]$b$10986, Y=$memory\instruction_memory$rdmux[0][8][36]$b$10107
      New ports: A={ $memory\instruction_memory$rdmux[0][9][73]$a$10985 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [18] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [6] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [12] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$10985 [9] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [4] $memory\instruction_memory$rdmux[0][9][73]$a$10985 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$10985 [2] }, B={ $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [24] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [22] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [13] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] $memory\instruction_memory$rdmux[0][9][73]$b$10986 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][36]$b$10107 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [18:12] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$b$10107 [31:30] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [27:25] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [23] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [19] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [11] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [1:0] } = { $memory\instruction_memory$rdmux[0][8][36]$b$10107 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [10] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][74]$10987:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][74]$a$10988, B=$memory\instruction_memory$rdmux[0][9][74]$b$10989, Y=$memory\instruction_memory$rdmux[0][8][37]$a$10109
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] 3'000 $memory\instruction_memory$rdmux[0][9][74]$a$10988 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [2] }, B={ $memory\instruction_memory$rdmux[0][9][74]$b$10989 [8] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$10989 [18] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [16] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [12] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$10989 [8] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$10989 [5] $memory\instruction_memory$rdmux[0][9][74]$b$10989 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][37]$a$10109 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [5] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$a$10109 [30:24] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [22:19] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [17] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [15:13] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [11:10] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [6] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [4:3] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] 3'000 $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] 7'0101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][75]$10990:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][75]$a$10991, B=$memory\instruction_memory$rdmux[0][9][75]$b$10992, Y=$memory\instruction_memory$rdmux[0][8][37]$b$10110
      New ports: A={ $memory\instruction_memory$rdmux[0][9][75]$a$10991 [31] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [25] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [14] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [20] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [8] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$10991 [7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [5] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$10991 [2] }, B={ 4'0001 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [22] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [20] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [20] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [12] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [10] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [7] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] $memory\instruction_memory$rdmux[0][9][75]$b$10992 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][37]$b$10110 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$b$10110 [30:26] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [19] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [17] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [15] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [11] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [6] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [3] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10110 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][76]$10993:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][76]$a$10994, B=$memory\instruction_memory$rdmux[0][9][76]$b$10995, Y=$memory\instruction_memory$rdmux[0][8][38]$a$10112
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][76]$a$10994 [24] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [7] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [5] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [10] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [8] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [15] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$10995 [4] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [8] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [3] $memory\instruction_memory$rdmux[0][9][76]$b$10995 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$a$10112 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [16:12] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [10] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$a$10112 [31] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [29:25] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [19] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [17] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [11] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [9] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [6] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [3] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [3] 4'0000 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][77]$10996:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][77]$a$10997, B=$memory\instruction_memory$rdmux[0][9][77]$b$10998, Y=$memory\instruction_memory$rdmux[0][8][38]$b$10113
      New ports: A={ $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [7] 2'10 $memory\instruction_memory$rdmux[0][9][77]$a$10997 [5] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [4] $memory\instruction_memory$rdmux[0][9][77]$a$10997 [7:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [27] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [8] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [16] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [16] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10998 [8] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$b$10113 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$b$10113 [31] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [29:28] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [26:25] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [19:17] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [15:12] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [10:9] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [3:0] } = { $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10113 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][78]$10999:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][78]$a$11000, B=$memory\instruction_memory$rdmux[0][9][78]$b$11001, Y=$memory\instruction_memory$rdmux[0][8][39]$a$10115
      New ports: A={ $memory\instruction_memory$rdmux[0][9][78]$a$11000 [15] 2'01 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [18] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11000 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11000 [8:7] 3'011 }, B={ $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [4] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [7] $memory\instruction_memory$rdmux[0][9][78]$b$11001 [7:4] }, Y={ $memory\instruction_memory$rdmux[0][8][39]$a$10115 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$a$10115 [31] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [29:25] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [19] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [17] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [11:10] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [3:0] } = { $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] 1'0 $memory\instruction_memory$rdmux[0][8][39]$a$10115 [15] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][79]$11002:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][79]$a$11003, B=$memory\instruction_memory$rdmux[0][9][79]$b$11004, Y=$memory\instruction_memory$rdmux[0][8][39]$b$10116
      New ports: A={ $memory\instruction_memory$rdmux[0][9][79]$a$11003 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [7] 1'0 $memory\instruction_memory$rdmux[0][9][79]$a$11003 [5] 1'1 $memory\instruction_memory$rdmux[0][9][79]$a$11003 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11004 [6:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$b$10116 [31:27] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [25] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [21] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [19] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [16:14] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [11:10] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [3] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [1:0] } = { $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [20] 1'0 $memory\instruction_memory$rdmux[0][8][39]$b$10116 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [13] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][7]$10786:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][7]$a$10787, B=$memory\instruction_memory$rdmux[0][9][7]$b$10788, Y=$memory\instruction_memory$rdmux[0][8][3]$b$10008
      New ports: A={ $memory\instruction_memory$rdmux[0][9][7]$a$10787 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10787 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [13:11] 1'1 $memory\instruction_memory$rdmux[0][9][7]$a$10787 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [25] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [22] 1'0 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] 3'100 $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10788 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][3]$b$10008 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [26:25] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$b$10008 [31] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [29:27] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [24] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [21] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [19:17] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [14] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [10] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [6] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$b$10008 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [13] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [26] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10008 [5] 2'01 $memory\instruction_memory$rdmux[0][8][3]$b$10008 [16] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [12] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][80]$11005:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][80]$a$11006, B=$memory\instruction_memory$rdmux[0][9][80]$b$11007, Y=$memory\instruction_memory$rdmux[0][8][40]$a$10118
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5] 1'1 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [14] 1'0 $memory\instruction_memory$rdmux[0][9][80]$a$11006 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11006 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][80]$b$11007 [16] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [13] $memory\instruction_memory$rdmux[0][9][80]$b$11007 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [9:7] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11007 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][8][40]$a$10118 [30] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$a$10118 [31] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [29:25] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [19:17] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [11] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10118 [24] 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10118 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][81]$11008:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][81]$a$11009, B=$memory\instruction_memory$rdmux[0][9][81]$b$11010, Y=$memory\instruction_memory$rdmux[0][8][40]$b$10119
      New ports: A={ $memory\instruction_memory$rdmux[0][9][81]$a$11009 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [2] $memory\instruction_memory$rdmux[0][9][81]$a$11009 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11010 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [13:12] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$b$10119 [31:29] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [27] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [19] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [15:14] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [11:9] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [6] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [1:0] } = { $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10119 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][82]$11011:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][82]$a$11012, B=$memory\instruction_memory$rdmux[0][9][82]$b$11013, Y=$memory\instruction_memory$rdmux[0][8][41]$a$10121
      New ports: A={ $memory\instruction_memory$rdmux[0][9][82]$a$11012 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11012 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [2] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [7] 1'1 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [7] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11013 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][41]$a$10121 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [12:11] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$a$10121 [31:27] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [23:22] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [19:17] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [13] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [10] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [3] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][41]$a$10121 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [21:20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10121 [16:15] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][83]$11014:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][83]$a$11015, B=$memory\instruction_memory$rdmux[0][9][83]$b$11016, Y=$memory\instruction_memory$rdmux[0][8][41]$b$10122
      New ports: A={ $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11015 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11015 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [16] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [9] 3'100 $memory\instruction_memory$rdmux[0][9][83]$b$11016 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][41]$b$10122 [30] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [17:14] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$b$10122 [31] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [29:25] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [19:18] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [13] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [11:10] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [3] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [16] 2'00 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][84]$11017:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][84]$a$11018, B=$memory\instruction_memory$rdmux[0][9][84]$b$11019, Y=$memory\instruction_memory$rdmux[0][8][42]$a$10124
      New ports: A={ $memory\instruction_memory$rdmux[0][9][84]$a$11018 [17] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][84]$a$11018 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11018 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [15] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [16:14] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11019 [7] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [5] 1'1 $memory\instruction_memory$rdmux[0][9][84]$b$11019 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$a$10124 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$a$10124 [31] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [29:25] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [22] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [19:18] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [11:10] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [8] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [3] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][42]$a$10124 [13] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10124 [16] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10124 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][85]$11020:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][85]$a$11021, B=$memory\instruction_memory$rdmux[0][9][85]$b$11022, Y=$memory\instruction_memory$rdmux[0][8][42]$b$10125
      New ports: A={ $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [4] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [14] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [9:8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [15] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11022 [7] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [7] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [5] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11022 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$b$10125 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [17:14] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$b$10125 [31] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [29:25] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [22] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [19:18] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [13] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [11:10] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [3] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][42]$b$10125 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10125 [16] 2'00 $memory\instruction_memory$rdmux[0][8][42]$b$10125 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][86]$11023:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][86]$a$11024, B=0, Y=$memory\instruction_memory$rdmux[0][8][43]$a$10127
      New ports: A={ $memory\instruction_memory$rdmux[0][9][86]$a$11024 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11024 [2] 1'1 }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][8][43]$a$10127 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][8][43]$a$10127 [31:18] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [15] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [13:10] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [7:6] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [3] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [17] 5'00000 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [9] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [17] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [17] 2'00 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [16] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [2] 3'000 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [8] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [2] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10127 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][8]$10789:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][8]$a$10790, B=$memory\instruction_memory$rdmux[0][9][8]$b$10791, Y=$memory\instruction_memory$rdmux[0][8][4]$a$10010
      New ports: A={ $memory\instruction_memory$rdmux[0][9][8]$a$10790 [25] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10790 [22] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10790 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10790 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10791 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10791 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][4]$a$10010 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$a$10010 [31:26] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [23] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [21:14] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [12:11] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [6] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [3:0] } = { $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] 2'00 $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][9]$10792:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][9]$a$10793, B=$memory\instruction_memory$rdmux[0][9][9]$b$10794, Y=$memory\instruction_memory$rdmux[0][8][4]$b$10011
      New ports: A={ $memory\instruction_memory$rdmux[0][9][9]$a$10793 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] 2'00 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10793 [2] }, B={ $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [23] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10794 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [5] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [11] 1'1 $memory\instruction_memory$rdmux[0][9][9]$b$10794 [9] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10794 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [11:8] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$b$10011 [31:28] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [24] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [21] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [19] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [17] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [15:14] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [12] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [7:6] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [3] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [1:0] } = { $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [18] 2'00 $memory\instruction_memory$rdmux[0][8][4]$b$10011 [2] 3'000 $memory\instruction_memory$rdmux[0][8][4]$b$10011 [2] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][16]$10045:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][16]$a$10046, B=$memory\instruction_memory$rdmux[0][8][16]$b$10047, Y=$memory\instruction_memory$rdmux[0][7][8]$a$9638
      New ports: A={ $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10046 [5] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10046 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][16]$b$10047 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [12] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10047 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][7][8]$a$9638 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [16:12] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$a$9638 [31] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [29:28] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [19] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [17] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [11:10] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [3:0] } = { $memory\instruction_memory$rdmux[0][7][8]$a$9638 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$a$9638 [16] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][17]$10048:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][17]$a$10049, B=$memory\instruction_memory$rdmux[0][8][17]$b$10050, Y=$memory\instruction_memory$rdmux[0][7][8]$b$9639
      New ports: A={ $memory\instruction_memory$rdmux[0][8][17]$a$10049 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10049 [2] }, B={ $memory\instruction_memory$rdmux[0][8][17]$b$10050 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [4] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [17:15] 1'0 $memory\instruction_memory$rdmux[0][8][17]$b$10050 [13:12] 3'011 $memory\instruction_memory$rdmux[0][8][17]$b$10050 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10050 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][8]$b$9639 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$b$9639 [31] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [29:28] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [19:18] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [6] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [3] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [1:0] } = { $memory\instruction_memory$rdmux[0][7][8]$b$9639 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$b$9639 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][18]$10051:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][18]$a$10052, B=$memory\instruction_memory$rdmux[0][8][18]$b$10053, Y=$memory\instruction_memory$rdmux[0][7][9]$a$9641
      New ports: A={ $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10052 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10052 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][18]$b$10053 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10053 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$a$9641 [31:28] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [19] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [17] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [11] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [3] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [1:0] } = { $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9641 [16] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9641 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][19]$10054:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][19]$a$10055, B=$memory\instruction_memory$rdmux[0][8][19]$b$10056, Y=$memory\instruction_memory$rdmux[0][7][9]$b$9642
      New ports: A={ $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10055 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][19]$a$10055 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [9] $memory\instruction_memory$rdmux[0][8][19]$a$10055 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10055 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][19]$b$10056 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [22] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10056 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$b$9642 [31:28] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [19] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [14] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [11] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [3:0] } = { $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9642 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][1]$10000:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][1]$a$10001, B=$memory\instruction_memory$rdmux[0][8][1]$b$10002, Y=$memory\instruction_memory$rdmux[0][7][0]$b$9615
      New ports: A={ $memory\instruction_memory$rdmux[0][8][1]$a$10001 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10001 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][1]$b$10002 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10002 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10002 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$b$9615 [31:27] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [24] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [20:17] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [14] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [11:9] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [3:0] } = { $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] 1'0 $memory\instruction_memory$rdmux[0][7][0]$b$9615 [5] 2'01 $memory\instruction_memory$rdmux[0][7][0]$b$9615 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][20]$10057:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][20]$a$10058, B=$memory\instruction_memory$rdmux[0][8][20]$b$10059, Y=$memory\instruction_memory$rdmux[0][7][10]$a$9644
      New ports: A={ $memory\instruction_memory$rdmux[0][8][20]$a$10058 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [27:23] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10058 [20] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10058 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [6] $memory\instruction_memory$rdmux[0][8][20]$a$10058 [13] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10058 [10:4] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10058 [2] }, B={ $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10059 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][10]$a$9644 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [13] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [11:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$a$9644 [30] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [28] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [19] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [14] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [12] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$a$9644 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [27] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][21]$10060:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][21]$a$10061, B=$memory\instruction_memory$rdmux[0][8][21]$b$10062, Y=$memory\instruction_memory$rdmux[0][7][10]$b$9645
      New ports: A={ $memory\instruction_memory$rdmux[0][8][21]$a$10061 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [4] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10061 [2] }, B={ $memory\instruction_memory$rdmux[0][8][21]$b$10062 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [21] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10062 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][10]$b$9645 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [13:12] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$b$9645 [31] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [29] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [27] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [19] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [17:16] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [14] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [11] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [3] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$b$9645 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [26] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9645 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][22]$10063:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][22]$a$10064, B=$memory\instruction_memory$rdmux[0][8][22]$b$10065, Y=$memory\instruction_memory$rdmux[0][7][11]$a$9647
      New ports: A={ $memory\instruction_memory$rdmux[0][8][22]$a$10064 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10064 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10064 [2] }, B={ $memory\instruction_memory$rdmux[0][8][22]$b$10065 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10065 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10065 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10065 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$a$9647 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$a$9647 [27] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [19] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [17] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [14] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [12] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [10] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [6] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$a$9647 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [16] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][23]$10066:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][23]$a$10067, B=$memory\instruction_memory$rdmux[0][8][23]$b$10068, Y=$memory\instruction_memory$rdmux[0][7][11]$b$9648
      New ports: A={ $memory\instruction_memory$rdmux[0][8][23]$a$10067 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10067 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][23]$b$10068 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10068 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$b$9648 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$b$9648 [28] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [23] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [20:17] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [14:10] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [8] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [6] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$b$9648 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [5] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [2] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9648 [16] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9648 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][24]$10069:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][24]$a$10070, B=$memory\instruction_memory$rdmux[0][8][24]$b$10071, Y=$memory\instruction_memory$rdmux[0][7][12]$a$9650
      New ports: A={ $memory\instruction_memory$rdmux[0][8][24]$a$10070 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [5] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10070 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [4] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10070 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][24]$b$10071 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [4] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10071 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$a$9650 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [13:12] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$a$9650 [23] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [19] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [14] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [11] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [6] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$a$9650 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9650 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][12]$10033:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][12]$a$10034, B=$memory\instruction_memory$rdmux[0][8][12]$b$10035, Y=$memory\instruction_memory$rdmux[0][7][6]$a$9632
      New ports: A={ $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [12] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10034 [2] }, B={ $memory\instruction_memory$rdmux[0][8][12]$b$10035 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [15] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [9] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10035 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10035 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$a$9632 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$a$9632 [31:29] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [19] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [14] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [6] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$a$9632 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [26] 2'00 $memory\instruction_memory$rdmux[0][7][6]$a$9632 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][25]$10072:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][25]$a$10073, B=$memory\instruction_memory$rdmux[0][8][25]$b$10074, Y=$memory\instruction_memory$rdmux[0][7][12]$b$9651
      New ports: A={ $memory\instruction_memory$rdmux[0][8][25]$a$10073 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] 2'01 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [9] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [7] 1'0 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [5] 2'10 $memory\instruction_memory$rdmux[0][8][25]$a$10073 [2] }, B={ $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10074 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$b$9651 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$b$9651 [19] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [14] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$b$9651 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][26]$10075:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][26]$a$10076, B=$memory\instruction_memory$rdmux[0][8][26]$b$10077, Y=$memory\instruction_memory$rdmux[0][7][13]$a$9653
      New ports: A={ $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10076 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10076 [2] }, B={ $memory\instruction_memory$rdmux[0][8][26]$b$10077 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10077 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$a$9653 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$a$9653 [19] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [10] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$a$9653 [14] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][27]$10078:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][27]$a$10079, B=$memory\instruction_memory$rdmux[0][8][27]$b$10080, Y=$memory\instruction_memory$rdmux[0][7][13]$b$9654
      New ports: A={ $memory\instruction_memory$rdmux[0][8][27]$a$10079 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10079 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10079 [2] }, B={ $memory\instruction_memory$rdmux[0][8][27]$b$10080 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10080 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$b$9654 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$b$9654 [31] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [19] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [10] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$b$9654 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [14] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][28]$10081:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][28]$a$10082, B=$memory\instruction_memory$rdmux[0][8][28]$b$10083, Y=$memory\instruction_memory$rdmux[0][7][14]$a$9656
      New ports: A={ $memory\instruction_memory$rdmux[0][8][28]$a$10082 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10082 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10082 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10082 [2] }, B={ $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [26:20] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10083 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10083 [11:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][14]$a$9656 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$a$9656 [31:29] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [14] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [3] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13:12] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][29]$10084:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][29]$a$10085, B=$memory\instruction_memory$rdmux[0][8][29]$b$10086, Y=$memory\instruction_memory$rdmux[0][7][14]$b$9657
      New ports: A={ $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [4] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [13] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10085 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10085 [2] }, B={ $memory\instruction_memory$rdmux[0][8][29]$b$10086 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10086 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][14]$b$9657 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [21:20] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$b$9657 [31] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [29] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [27] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [22] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [19] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [17:16] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [14] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [3] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$b$9657 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [21] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [12] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][2]$10003:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][2]$a$10004, B=$memory\instruction_memory$rdmux[0][8][2]$b$10005, Y=$memory\instruction_memory$rdmux[0][7][1]$a$9617
      New ports: A={ $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][2]$a$10004 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][2]$a$10004 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10004 [6] 2'11 $memory\instruction_memory$rdmux[0][8][2]$a$10004 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][2]$b$10005 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [21] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10005 [6] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10005 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$a$9617 [31:28] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [19] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [17] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [14] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] 1'0 $memory\instruction_memory$rdmux[0][7][1]$a$9617 [16] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][30]$10087:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][30]$a$10088, B=$memory\instruction_memory$rdmux[0][8][30]$b$10089, Y=$memory\instruction_memory$rdmux[0][7][15]$a$9659
      New ports: A={ $memory\instruction_memory$rdmux[0][8][30]$a$10088 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10088 [11] 1'1 $memory\instruction_memory$rdmux[0][8][30]$a$10088 [8:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10089 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$a$9659 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$a$9659 [31] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [29] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [27] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [19] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [14] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [10] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$a$9659 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [9] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][31]$10090:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][31]$a$10091, B=$memory\instruction_memory$rdmux[0][8][31]$b$10092, Y=$memory\instruction_memory$rdmux[0][7][15]$b$9660
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10091 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [20] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10091 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10091 [13:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [25] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10092 [21] 1'0 $memory\instruction_memory$rdmux[0][8][31]$b$10092 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [17] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [17:15] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10092 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [5] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10092 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [22:4] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$b$9660 [31:29] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [23] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [3] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [14] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][32]$10093:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][32]$a$10094, B=$memory\instruction_memory$rdmux[0][8][32]$b$10095, Y=$memory\instruction_memory$rdmux[0][7][16]$a$9662
      New ports: A={ $memory\instruction_memory$rdmux[0][8][32]$a$10094 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [16:15] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10094 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10094 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10095 [7] 4'1000 }, Y={ $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$a$9662 [31:28] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [18] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [8] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [6] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][33]$10096:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][33]$a$10097, B=$memory\instruction_memory$rdmux[0][8][33]$b$10098, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9663
      New ports: A={ $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [5] $memory\instruction_memory$rdmux[0][8][33]$a$10097 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][33]$b$10098 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [2] $memory\instruction_memory$rdmux[0][8][33]$b$10098 [4:2] }, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9663 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$b$9663 [31:29] $memory\instruction_memory$rdmux[0][7][16]$b$9663 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$b$9663 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9663 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9663 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][34]$10099:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][34]$a$10100, B=$memory\instruction_memory$rdmux[0][8][34]$b$10101, Y=$memory\instruction_memory$rdmux[0][7][17]$a$9665
      New ports: A={ $memory\instruction_memory$rdmux[0][8][34]$a$10100 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [25] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [6] 1'1 $memory\instruction_memory$rdmux[0][8][34]$a$10100 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10100 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [18] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [5] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [14:13] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10101 [4] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10101 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$a$9665 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [18:4] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$a$9665 [30:29] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [19] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [3] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$a$9665 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [28] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][35]$10102:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][35]$a$10103, B=$memory\instruction_memory$rdmux[0][8][35]$b$10104, Y=$memory\instruction_memory$rdmux[0][7][17]$b$9666
      New ports: A={ $memory\instruction_memory$rdmux[0][8][35]$a$10103 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [21] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [22:21] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [17] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10103 [7:4] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10103 [2] }, B={ $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10104 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$b$9666 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [18:12] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$b$9666 [31] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [29:28] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [19] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [11] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$b$9666 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [3] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][36]$10105:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][36]$a$10106, B=$memory\instruction_memory$rdmux[0][8][36]$b$10107, Y=$memory\instruction_memory$rdmux[0][7][18]$a$9668
      New ports: A={ $memory\instruction_memory$rdmux[0][8][36]$a$10106 [30] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [27] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10106 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10106 [2] }, B={ $memory\instruction_memory$rdmux[0][8][36]$b$10107 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [10] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10107 [18:12] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10107 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$a$9668 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9668 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$a$9668 [31] $memory\instruction_memory$rdmux[0][7][18]$a$9668 [19] $memory\instruction_memory$rdmux[0][7][18]$a$9668 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$a$9668 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][37]$10108:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][37]$a$10109, B=$memory\instruction_memory$rdmux[0][8][37]$b$10110, Y=$memory\instruction_memory$rdmux[0][7][18]$b$9669
      New ports: A={ $memory\instruction_memory$rdmux[0][8][37]$a$10109 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [12] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10109 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10109 [5] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10109 [2] }, B={ $memory\instruction_memory$rdmux[0][8][37]$b$10110 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10110 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$b$9669 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [16:12] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [10:7] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [5:4] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$b$9669 [30:26] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [19] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [17] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [11] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [6] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [3] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9669 [15] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][38]$10111:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][38]$a$10112, B=$memory\instruction_memory$rdmux[0][8][38]$b$10113, Y=$memory\instruction_memory$rdmux[0][7][19]$a$9671
      New ports: A={ $memory\instruction_memory$rdmux[0][8][38]$a$10112 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [18] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [16:12] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [10] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10112 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [2] $memory\instruction_memory$rdmux[0][8][38]$a$10112 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][38]$b$10113 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10113 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10113 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][19]$a$9671 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$a$9671 [31] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [29:28] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [26] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [19] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$a$9671 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][39]$10114:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][39]$a$10115, B=$memory\instruction_memory$rdmux[0][8][39]$b$10116, Y=$memory\instruction_memory$rdmux[0][7][19]$b$9672
      New ports: A={ $memory\instruction_memory$rdmux[0][8][39]$a$10115 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [15] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10115 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [13] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10116 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][19]$b$9672 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [18:12] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [9:4] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$b$9672 [31] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [29:27] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [19] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [11:10] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [3] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26] 6'001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][3]$10006:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][3]$a$10007, B=$memory\instruction_memory$rdmux[0][8][3]$b$10008, Y=$memory\instruction_memory$rdmux[0][7][1]$b$9618
      New ports: A={ $memory\instruction_memory$rdmux[0][8][3]$a$10007 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10007 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10007 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10007 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][3]$b$10008 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10008 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [5] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10008 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$b$9618 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26:20] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [9:7] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$b$9618 [31] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [29:27] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [19:17] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [14] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [10] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [6] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26] 2'01 $memory\instruction_memory$rdmux[0][7][1]$b$9618 [16] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][40]$10117:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][40]$a$10118, B=$memory\instruction_memory$rdmux[0][8][40]$b$10119, Y=$memory\instruction_memory$rdmux[0][7][20]$a$9674
      New ports: A={ $memory\instruction_memory$rdmux[0][8][40]$a$10118 [30] 1'0 $memory\instruction_memory$rdmux[0][8][40]$a$10118 [24] 2'00 $memory\instruction_memory$rdmux[0][8][40]$a$10118 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [6] $memory\instruction_memory$rdmux[0][8][40]$a$10118 [10:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [12] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10119 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10119 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$a$9674 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$a$9674 [31] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [29] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [19] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [1:0] } = { $memory\instruction_memory$rdmux[0][7][20]$a$9674 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][41]$10120:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][41]$a$10121, B=$memory\instruction_memory$rdmux[0][8][41]$b$10122, Y=$memory\instruction_memory$rdmux[0][7][20]$b$9675
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10121 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [21] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [15] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [6] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [12:11] 1'1 $memory\instruction_memory$rdmux[0][8][41]$a$10121 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10121 [2] }, B={ $memory\instruction_memory$rdmux[0][8][41]$b$10122 [30] 3'000 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [12] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10122 [8] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10122 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$b$9675 [30] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [17:4] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$b$9675 [31] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [29:28] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [22] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [19:18] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [3] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][7][20]$b$9675 [20] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9675 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][42]$10123:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][42]$a$10124, B=$memory\instruction_memory$rdmux[0][8][42]$b$10125, Y=$memory\instruction_memory$rdmux[0][7][21]$a$9677
      New ports: A={ $memory\instruction_memory$rdmux[0][8][42]$a$10124 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10124 [2] }, B={ $memory\instruction_memory$rdmux[0][8][42]$b$10125 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10125 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10125 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][21]$a$9677 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$a$9677 [31] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [29:25] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [22] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [19:18] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [11:10] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [3] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][7][21]$a$9677 [13] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [20] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9677 [16] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9677 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][43]$10126:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][43]$a$10127, B=0, Y=$memory\instruction_memory$rdmux[0][7][21]$b$9678
      New ports: A={ $memory\instruction_memory$rdmux[0][8][43]$a$10127 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10127 [0] }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [14] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [9:8] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$b$9678 [31:18] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [15] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [13:10] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [7:6] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [3] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] 5'00000 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [16] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] 3'000 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][14]$10039:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][14]$a$10040, B=$memory\instruction_memory$rdmux[0][8][14]$b$10041, Y=$memory\instruction_memory$rdmux[0][7][7]$a$9635
      New ports: A={ $memory\instruction_memory$rdmux[0][8][14]$a$10040 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [5] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10040 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10040 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10040 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][14]$b$10041 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [13] 1'0 $memory\instruction_memory$rdmux[0][8][14]$b$10041 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10041 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$a$9635 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [18:15] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [13:12] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$a$9635 [31] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [23] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [19] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [14] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [11] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [6] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [3] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$a$9635 [29] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [22] 3'000 $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][4]$10009:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][4]$a$10010, B=$memory\instruction_memory$rdmux[0][8][4]$b$10011, Y=$memory\instruction_memory$rdmux[0][7][2]$a$9620
      New ports: A={ $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [13] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10010 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10010 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [18] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10011 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [2] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10011 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10011 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$a$9620 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [5:4] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$a$9620 [31:30] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [28] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [19] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [14] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [12] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [6] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [3] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27] 3'000 $memory\instruction_memory$rdmux[0][7][2]$a$9620 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][5]$10012:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][5]$a$10013, B=$memory\instruction_memory$rdmux[0][8][5]$b$10014, Y=$memory\instruction_memory$rdmux[0][7][2]$b$9621
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10013 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10013 [2] }, B={ $memory\instruction_memory$rdmux[0][8][5]$b$10014 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10014 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10014 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$b$9621 [27:20] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [5] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$b$9621 [31:28] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [19:16] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [14:12] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [6] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [4:3] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$b$9621 [27] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [27] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][6]$10015:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][6]$a$10016, B=$memory\instruction_memory$rdmux[0][8][6]$b$10017, Y=$memory\instruction_memory$rdmux[0][7][3]$a$9623
      New ports: A={ $memory\instruction_memory$rdmux[0][8][6]$a$10016 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [15] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10016 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10016 [2] }, B={ $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [5] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10017 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [6] $memory\instruction_memory$rdmux[0][8][6]$b$10017 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10017 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][3]$a$9623 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [16:12] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$a$9623 [31:30] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [28] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [19] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [17] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [11:10] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [3] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9623 [16] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9623 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][7]$10018:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][7]$a$10019, B=$memory\instruction_memory$rdmux[0][8][7]$b$10020, Y=$memory\instruction_memory$rdmux[0][7][3]$b$9624
      New ports: A={ $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [5] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [20] 1'1 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10019 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [10:7] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10019 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][7]$b$10020 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [23] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][7]$b$10020 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10020 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][3]$b$9624 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$b$9624 [30] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [19] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [17] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [14] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [12] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [3] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$b$9624 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$b$9624 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][8]$10021:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][8]$a$10022, B=$memory\instruction_memory$rdmux[0][8][8]$b$10023, Y=$memory\instruction_memory$rdmux[0][7][4]$a$9626
      New ports: A={ $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [22] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [23:22] 1'0 $memory\instruction_memory$rdmux[0][8][8]$a$10022 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [2] $memory\instruction_memory$rdmux[0][8][8]$a$10022 [2] }, B={ $memory\instruction_memory$rdmux[0][8][8]$b$10023 [27:23] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [13] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10023 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10023 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$a$9626 [31:28] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [19] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [14] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$a$9626 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][9]$10024:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][9]$a$10025, B=$memory\instruction_memory$rdmux[0][8][9]$b$10026, Y=$memory\instruction_memory$rdmux[0][7][4]$b$9627
      New ports: A={ $memory\instruction_memory$rdmux[0][8][9]$a$10025 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [4] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10025 [2] }, B={ $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [26:20] 1'1 $memory\instruction_memory$rdmux[0][8][9]$b$10026 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [8] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10026 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [16:15] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [13:12] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$b$9627 [31:28] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [19] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [17] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [14] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [11] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [6] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [3] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9627 [16] 2'00 $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][10]$10027:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][10]$a$10028, B=$memory\instruction_memory$rdmux[0][8][10]$b$10029, Y=$memory\instruction_memory$rdmux[0][7][5]$a$9629
      New ports: A={ $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [11] 1'1 $memory\instruction_memory$rdmux[0][8][10]$a$10028 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10029 [13] 2'01 $memory\instruction_memory$rdmux[0][8][10]$b$10029 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10029 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$a$9629 [31:28] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [19] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [17] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [14] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [12] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [3:0] } = { $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$a$9629 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][15]$10042:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][15]$a$10043, B=$memory\instruction_memory$rdmux[0][8][15]$b$10044, Y=$memory\instruction_memory$rdmux[0][7][7]$b$9636
      New ports: A={ $memory\instruction_memory$rdmux[0][8][15]$a$10043 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [11:10] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10043 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10043 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10043 [2] }, B={ $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [23] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10044 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [16] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10044 [13] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10044 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10044 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$b$9636 [31:29] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [19] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [17] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [14] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28] 1'0 $memory\instruction_memory$rdmux[0][7][7]$b$9636 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][13]$10036:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][13]$a$10037, B=$memory\instruction_memory$rdmux[0][8][13]$b$10038, Y=$memory\instruction_memory$rdmux[0][7][6]$b$9633
      New ports: A={ $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [5] 1'1 $memory\instruction_memory$rdmux[0][8][13]$a$10037 [16] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [13:12] 2'11 $memory\instruction_memory$rdmux[0][8][13]$a$10037 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10037 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][13]$b$10038 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [25] 1'0 $memory\instruction_memory$rdmux[0][8][13]$b$10038 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10038 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$b$9633 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [13:12] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$b$9633 [31] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [27] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [19] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [14] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [11] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [6] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$b$9633 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [26] 3'000 $memory\instruction_memory$rdmux[0][7][6]$b$9633 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][11]$10030:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][11]$a$10031, B=$memory\instruction_memory$rdmux[0][8][11]$b$10032, Y=$memory\instruction_memory$rdmux[0][7][5]$b$9630
      New ports: A={ $memory\instruction_memory$rdmux[0][8][11]$a$10031 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10031 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10031 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [2] $memory\instruction_memory$rdmux[0][8][11]$a$10031 [2] }, B={ $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [4] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [23] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [13] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10032 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10032 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$b$9630 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$b$9630 [31:30] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [19] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [14] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [1:0] } = { $memory\instruction_memory$rdmux[0][7][5]$b$9630 [27] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$b$9630 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][0]$9997:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][0]$a$9998, B=$memory\instruction_memory$rdmux[0][8][0]$b$9999, Y=$memory\instruction_memory$rdmux[0][7][0]$a$9614
      New ports: A={ $memory\instruction_memory$rdmux[0][8][0]$a$9998 [30] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [23] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [3] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [18] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9998 [18] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [16] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9998 [9] $memory\instruction_memory$rdmux[0][8][0]$a$9998 [12:8] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9998 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [5] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [13] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [13] 2'00 $memory\instruction_memory$rdmux[0][8][0]$b$9999 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [5] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] $memory\instruction_memory$rdmux[0][8][0]$b$9999 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$a$9614 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [16:15] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$a$9614 [31] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [29] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [24] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [19] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [17] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [14] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [6] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [1:0] } = { $memory\instruction_memory$rdmux[0][7][0]$a$9614 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [3] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9614 [15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9614 [3] 2'11 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][1]$9616:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][1]$a$9617, B=$memory\instruction_memory$rdmux[0][7][1]$b$9618, Y=$memory\instruction_memory$rdmux[0][6][0]$b$9423
      New ports: A={ $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [6] $memory\instruction_memory$rdmux[0][7][1]$a$9617 [13:4] }, B={ $memory\instruction_memory$rdmux[0][7][1]$b$9618 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [26:20] 1'1 $memory\instruction_memory$rdmux[0][7][1]$b$9618 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [9] $memory\instruction_memory$rdmux[0][7][1]$b$9618 [9:7] 1'0 $memory\instruction_memory$rdmux[0][7][1]$b$9618 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][6][0]$b$9423 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$b$9423 [31] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [28] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [19] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [17] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [3:0] } = { $memory\instruction_memory$rdmux[0][6][0]$b$9423 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [27] 1'0 $memory\instruction_memory$rdmux[0][6][0]$b$9423 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][12]$9649:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][12]$a$9650, B=$memory\instruction_memory$rdmux[0][7][12]$b$9651, Y=$memory\instruction_memory$rdmux[0][6][6]$a$9440
      New ports: A={ $memory\instruction_memory$rdmux[0][7][12]$a$9650 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9650 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [3] $memory\instruction_memory$rdmux[0][7][12]$a$9650 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][12]$b$9651 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9651 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$a$9440 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9440 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$a$9440 [19] $memory\instruction_memory$rdmux[0][6][6]$a$9440 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$a$9440 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][20]$9673:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][20]$a$9674, B=$memory\instruction_memory$rdmux[0][7][20]$b$9675, Y=$memory\instruction_memory$rdmux[0][6][10]$a$9452
      New ports: A={ $memory\instruction_memory$rdmux[0][7][20]$a$9674 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9674 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][20]$b$9675 [30] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9675 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [20] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [16] $memory\instruction_memory$rdmux[0][7][20]$b$9675 [17:4] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9675 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$a$9452 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$a$9452 [31] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [29] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [19] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [1:0] } = { $memory\instruction_memory$rdmux[0][6][10]$a$9452 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][6]$9631:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][6]$a$9632, B=$memory\instruction_memory$rdmux[0][7][6]$b$9633, Y=$memory\instruction_memory$rdmux[0][6][3]$a$9431
      New ports: A={ $memory\instruction_memory$rdmux[0][7][6]$a$9632 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9632 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][6]$b$9633 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][6]$b$9633 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9633 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$a$9431 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [18:15] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$a$9431 [31] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [19] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [14] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [6] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$a$9431 [26] 2'00 $memory\instruction_memory$rdmux[0][6][3]$a$9431 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][15]$9658:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][15]$a$9659, B=$memory\instruction_memory$rdmux[0][7][15]$b$9660, Y=$memory\instruction_memory$rdmux[0][6][7]$b$9444
      New ports: A={ $memory\instruction_memory$rdmux[0][7][15]$a$9659 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [9] $memory\instruction_memory$rdmux[0][7][15]$a$9659 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [14] $memory\instruction_memory$rdmux[0][7][15]$b$9660 [22:4] 1'0 $memory\instruction_memory$rdmux[0][7][15]$b$9660 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$b$9444 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$b$9444 [31] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [29] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$b$9444 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][2]$9619:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][2]$a$9620, B=$memory\instruction_memory$rdmux[0][7][2]$b$9621, Y=$memory\instruction_memory$rdmux[0][6][1]$a$9425
      New ports: A={ $memory\instruction_memory$rdmux[0][7][2]$a$9620 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9620 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][2]$a$9620 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [27:20] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [15] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [5] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9621 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$a$9425 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$a$9425 [31:30] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [19] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [14] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [12] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [6] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$a$9425 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][5]$9628:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][5]$a$9629, B=$memory\instruction_memory$rdmux[0][7][5]$b$9630, Y=$memory\instruction_memory$rdmux[0][6][2]$b$9429
      New ports: A={ $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9629 [11:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][7][5]$b$9630 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9630 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$b$9429 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$b$9429 [31] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [28] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [19] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [14] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$b$9429 [27] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [27] 1'0 $memory\instruction_memory$rdmux[0][6][2]$b$9429 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][21]$9676:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][21]$a$9677, B=$memory\instruction_memory$rdmux[0][7][21]$b$9678, Y=$memory\instruction_memory$rdmux[0][6][10]$b$9453
      New ports: A={ $memory\instruction_memory$rdmux[0][7][21]$a$9677 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9677 [2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [14] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [9:8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9678 [0] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$b$9453 [30] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [17:12] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [9:4] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$b$9453 [31] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [29:25] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [22] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [19:18] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [11:10] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [3] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [1] } = { 5'00000 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [20] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [16] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [8] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][17]$9664:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][17]$a$9665, B=$memory\instruction_memory$rdmux[0][7][17]$b$9666, Y=$memory\instruction_memory$rdmux[0][6][8]$b$9447
      New ports: A={ $memory\instruction_memory$rdmux[0][7][17]$a$9665 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9665 [18:4] 1'0 $memory\instruction_memory$rdmux[0][7][17]$a$9665 [2] }, B={ $memory\instruction_memory$rdmux[0][7][17]$b$9666 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9666 [18:12] 1'0 $memory\instruction_memory$rdmux[0][7][17]$b$9666 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][8]$b$9447 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$b$9447 [29] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [19] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$b$9447 [28] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][18]$9667:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][18]$a$9668, B=$memory\instruction_memory$rdmux[0][7][18]$b$9669, Y=$memory\instruction_memory$rdmux[0][6][9]$a$9449
      New ports: A={ $memory\instruction_memory$rdmux[0][7][18]$a$9668 [29] $memory\instruction_memory$rdmux[0][7][18]$a$9668 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9668 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][18]$b$9669 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [15] $memory\instruction_memory$rdmux[0][7][18]$b$9669 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9669 [10:7] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9669 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9669 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$a$9449 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9449 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$a$9449 [19] $memory\instruction_memory$rdmux[0][6][9]$a$9449 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][7]$9634:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][7]$a$9635, B=$memory\instruction_memory$rdmux[0][7][7]$b$9636, Y=$memory\instruction_memory$rdmux[0][6][3]$b$9432
      New ports: A={ $memory\instruction_memory$rdmux[0][7][7]$a$9635 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [22] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [18:15] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9635 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9635 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9635 [2] }, B={ $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9636 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$b$9432 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9432 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$b$9432 [31] $memory\instruction_memory$rdmux[0][6][3]$b$9432 [19] $memory\instruction_memory$rdmux[0][6][3]$b$9432 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$b$9432 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][19]$9670:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][19]$a$9671, B=$memory\instruction_memory$rdmux[0][7][19]$b$9672, Y=$memory\instruction_memory$rdmux[0][6][9]$b$9450
      New ports: A={ $memory\instruction_memory$rdmux[0][7][19]$a$9671 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9671 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][19]$b$9672 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9672 [18:12] 2'01 $memory\instruction_memory$rdmux[0][7][19]$b$9672 [9:4] 1'0 $memory\instruction_memory$rdmux[0][7][19]$b$9672 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$b$9450 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$b$9450 [31] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [29:28] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [19] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [1:0] } = { $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][16]$9661:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][16]$a$9662, B=$memory\instruction_memory$rdmux[0][7][16]$b$9663, Y=$memory\instruction_memory$rdmux[0][6][8]$a$9446
      New ports: A={ $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [5] $memory\instruction_memory$rdmux[0][7][16]$a$9662 [5:2] }, B=$memory\instruction_memory$rdmux[0][7][16]$b$9663 [28:2], Y=$memory\instruction_memory$rdmux[0][6][8]$a$9446 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$a$9446 [31:29] $memory\instruction_memory$rdmux[0][6][8]$a$9446 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][3]$9622:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][3]$a$9623, B=$memory\instruction_memory$rdmux[0][7][3]$b$9624, Y=$memory\instruction_memory$rdmux[0][6][1]$b$9426
      New ports: A={ $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [16] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9623 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9623 [2] }, B={ $memory\instruction_memory$rdmux[0][7][3]$b$9624 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9624 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$b$9426 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [29:20] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$b$9426 [30] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [19] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [3] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$b$9426 [27] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9426 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][4]$9625:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][4]$a$9626, B=$memory\instruction_memory$rdmux[0][7][4]$b$9627, Y=$memory\instruction_memory$rdmux[0][6][2]$a$9428
      New ports: A={ $memory\instruction_memory$rdmux[0][7][4]$a$9626 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [12] $memory\instruction_memory$rdmux[0][7][4]$a$9626 [13:2] }, B={ $memory\instruction_memory$rdmux[0][7][4]$b$9627 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [16] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9627 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9627 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9627 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$a$9428 [31:28] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [19] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][8]$9637:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][8]$a$9638, B=$memory\instruction_memory$rdmux[0][7][8]$b$9639, Y=$memory\instruction_memory$rdmux[0][6][4]$a$9434
      New ports: A={ $memory\instruction_memory$rdmux[0][7][8]$a$9638 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [16] $memory\instruction_memory$rdmux[0][7][8]$a$9638 [16:12] 2'01 $memory\instruction_memory$rdmux[0][7][8]$a$9638 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][7][8]$b$9639 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9639 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][4]$a$9434 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$a$9434 [31] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [29:28] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [19] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [3] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$a$9434 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [27] 1'0 $memory\instruction_memory$rdmux[0][6][4]$a$9434 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][13]$9652:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][13]$a$9653, B=$memory\instruction_memory$rdmux[0][7][13]$b$9654, Y=$memory\instruction_memory$rdmux[0][6][6]$b$9441
      New ports: A={ $memory\instruction_memory$rdmux[0][7][13]$a$9653 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9653 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][13]$b$9654 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9654 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$b$9441 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$b$9441 [19] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [10] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$b$9441 [14] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][9]$9640:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][9]$a$9641, B=$memory\instruction_memory$rdmux[0][7][9]$b$9642, Y=$memory\instruction_memory$rdmux[0][6][4]$b$9435
      New ports: A={ $memory\instruction_memory$rdmux[0][7][9]$a$9641 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [16] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9641 [2] }, B={ $memory\instruction_memory$rdmux[0][7][9]$b$9642 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [6] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9642 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [18:12] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$b$9435 [31:28] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [19] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [11] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [3] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27] 2'00 $memory\instruction_memory$rdmux[0][6][4]$b$9435 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][11]$9646:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][11]$a$9647, B=$memory\instruction_memory$rdmux[0][7][11]$b$9648, Y=$memory\instruction_memory$rdmux[0][6][5]$b$9438
      New ports: A={ $memory\instruction_memory$rdmux[0][7][11]$a$9647 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9647 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][11]$b$9648 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [5] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9648 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9648 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9648 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$b$9438 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$b$9438 [19] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [17] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [14] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [12] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [10] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [6] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [1:0] } = { $memory\instruction_memory$rdmux[0][6][5]$b$9438 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][10]$9643:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][10]$a$9644, B=$memory\instruction_memory$rdmux[0][7][10]$b$9645, Y=$memory\instruction_memory$rdmux[0][6][5]$a$9437
      New ports: A={ $memory\instruction_memory$rdmux[0][7][10]$a$9644 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [27] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9644 [13] 1'0 $memory\instruction_memory$rdmux[0][7][10]$a$9644 [11:2] }, B={ $memory\instruction_memory$rdmux[0][7][10]$b$9645 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [26] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9645 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [2] $memory\instruction_memory$rdmux[0][7][10]$b$9645 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$a$9437 [31:20] $memory\instruction_memory$rdmux[0][6][5]$a$9437 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9437 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$a$9437 [19] $memory\instruction_memory$rdmux[0][6][5]$a$9437 [14] $memory\instruction_memory$rdmux[0][6][5]$a$9437 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9437 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][14]$9655:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][14]$a$9656, B=$memory\instruction_memory$rdmux[0][7][14]$b$9657, Y=$memory\instruction_memory$rdmux[0][6][7]$a$9443
      New ports: A={ $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9656 [2] }, B={ $memory\instruction_memory$rdmux[0][7][14]$b$9657 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [21] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [21:20] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9657 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9657 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$a$9443 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$a$9443 [14] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [3] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$a$9443 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][0]$9613:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][0]$a$9614, B=$memory\instruction_memory$rdmux[0][7][0]$b$9615, Y=$memory\instruction_memory$rdmux[0][6][0]$a$9422
      New ports: A={ $memory\instruction_memory$rdmux[0][7][0]$a$9614 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [15] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9614 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [3] $memory\instruction_memory$rdmux[0][7][0]$a$9614 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [5] 1'1 $memory\instruction_memory$rdmux[0][7][0]$b$9615 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9615 [6] 2'11 $memory\instruction_memory$rdmux[0][7][0]$b$9615 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][6][0]$a$9422 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$a$9422 [31] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [29] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [24] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [19] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [1:0] } = { $memory\instruction_memory$rdmux[0][6][0]$a$9422 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [3] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][3]$9430:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][3]$a$9431, B=$memory\instruction_memory$rdmux[0][6][3]$b$9432, Y=$memory\instruction_memory$rdmux[0][5][1]$b$9330
      New ports: A={ $memory\instruction_memory$rdmux[0][6][3]$a$9431 [26] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [18:15] 1'0 $memory\instruction_memory$rdmux[0][6][3]$a$9431 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [3] $memory\instruction_memory$rdmux[0][6][3]$a$9431 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][3]$b$9432 [29] $memory\instruction_memory$rdmux[0][6][3]$b$9432 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9432 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$b$9330 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9330 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$b$9330 [19] $memory\instruction_memory$rdmux[0][5][1]$b$9330 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][10]$9451:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][10]$a$9452, B=$memory\instruction_memory$rdmux[0][6][10]$b$9453, Y=$memory\instruction_memory$rdmux[0][5][5]$a$9341
      New ports: A={ $memory\instruction_memory$rdmux[0][6][10]$a$9452 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9452 [18:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][6][10]$b$9453 [30] 3'000 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [20] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [16] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [17:12] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [8] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [9:4] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9453 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9453 [0] }, Y={ $memory\instruction_memory$rdmux[0][5][5]$a$9341 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][5][5]$a$9341 [31] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [29] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [19] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [1] } = { $memory\instruction_memory$rdmux[0][5][5]$a$9341 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [3] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][5]$9436:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][5]$a$9437, B=$memory\instruction_memory$rdmux[0][6][5]$b$9438, Y=$memory\instruction_memory$rdmux[0][5][2]$b$9333
      New ports: A={ $memory\instruction_memory$rdmux[0][6][5]$a$9437 [31:20] 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9437 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9437 [13:2] }, B={ $memory\instruction_memory$rdmux[0][6][5]$b$9438 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [4] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [3] $memory\instruction_memory$rdmux[0][6][5]$b$9438 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$b$9333 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9333 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$b$9333 [14] $memory\instruction_memory$rdmux[0][5][2]$b$9333 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$b$9333 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][6]$9439:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][6]$a$9440, B=$memory\instruction_memory$rdmux[0][6][6]$b$9441, Y=$memory\instruction_memory$rdmux[0][5][3]$a$9335
      New ports: A={ $memory\instruction_memory$rdmux[0][6][6]$a$9440 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9440 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][6]$b$9441 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [8] $memory\instruction_memory$rdmux[0][6][6]$b$9441 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][5][3]$a$9335 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9335 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][3]$a$9335 [19] $memory\instruction_memory$rdmux[0][5][3]$a$9335 [1:0] } = { $memory\instruction_memory$rdmux[0][5][3]$a$9335 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][7]$9442:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][7]$a$9443, B=$memory\instruction_memory$rdmux[0][6][7]$b$9444, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9336
      New ports: A={ $memory\instruction_memory$rdmux[0][6][7]$a$9443 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [2] $memory\instruction_memory$rdmux[0][6][7]$a$9443 [2] }, B={ $memory\instruction_memory$rdmux[0][6][7]$b$9444 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [28] $memory\instruction_memory$rdmux[0][6][7]$b$9444 [28:2] }, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9336 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][3]$b$9336 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][4]$9433:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][4]$a$9434, B=$memory\instruction_memory$rdmux[0][6][4]$b$9435, Y=$memory\instruction_memory$rdmux[0][5][2]$a$9332
      New ports: A={ $memory\instruction_memory$rdmux[0][6][4]$a$9434 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9434 [2] }, B={ $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [18:12] 1'0 $memory\instruction_memory$rdmux[0][6][4]$b$9435 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9435 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$a$9332 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27:20] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$a$9332 [31] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [29:28] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [19] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [3] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9332 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][2]$9427:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][2]$a$9428, B=$memory\instruction_memory$rdmux[0][6][2]$b$9429, Y=$memory\instruction_memory$rdmux[0][5][1]$a$9329
      New ports: A={ $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9428 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][2]$b$9429 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [12] $memory\instruction_memory$rdmux[0][6][2]$b$9429 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$a$9329 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$a$9329 [31] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [28] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [19] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [1:0] } = { $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][9]$9448:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][9]$a$9449, B=$memory\instruction_memory$rdmux[0][6][9]$b$9450, Y=$memory\instruction_memory$rdmux[0][5][4]$b$9339
      New ports: A={ $memory\instruction_memory$rdmux[0][6][9]$a$9449 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9449 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9450 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$b$9339 [31:20] $memory\instruction_memory$rdmux[0][5][4]$b$9339 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$b$9339 [19] $memory\instruction_memory$rdmux[0][5][4]$b$9339 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][1]$9424:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][1]$a$9425, B=$memory\instruction_memory$rdmux[0][6][1]$b$9426, Y=$memory\instruction_memory$rdmux[0][5][0]$b$9327
      New ports: A={ $memory\instruction_memory$rdmux[0][6][1]$a$9425 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [2] $memory\instruction_memory$rdmux[0][6][1]$a$9425 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][1]$b$9426 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [29:20] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9426 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [2] $memory\instruction_memory$rdmux[0][6][1]$b$9426 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][0]$b$9327 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9327 [29:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$b$9327 [30] $memory\instruction_memory$rdmux[0][5][0]$b$9327 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$b$9327 [27] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][8]$9445:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][8]$a$9446, B=$memory\instruction_memory$rdmux[0][6][8]$b$9447, Y=$memory\instruction_memory$rdmux[0][5][4]$a$9338
      New ports: A={ $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9446 [28:2] }, B={ $memory\instruction_memory$rdmux[0][6][8]$b$9447 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [3] $memory\instruction_memory$rdmux[0][6][8]$b$9447 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$a$9338 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9338 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$a$9338 [29] $memory\instruction_memory$rdmux[0][5][4]$a$9338 [1:0] } = { $memory\instruction_memory$rdmux[0][5][4]$a$9338 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][0]$9421:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][0]$a$9422, B=$memory\instruction_memory$rdmux[0][6][0]$b$9423, Y=$memory\instruction_memory$rdmux[0][5][0]$a$9326
      New ports: A={ $memory\instruction_memory$rdmux[0][6][0]$a$9422 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [3] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9422 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][0]$b$9423 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [16] $memory\instruction_memory$rdmux[0][6][0]$b$9423 [16:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][5][0]$a$9326 [30:20] $memory\instruction_memory$rdmux[0][5][0]$a$9326 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$a$9326 [31] $memory\instruction_memory$rdmux[0][5][0]$a$9326 [19] $memory\instruction_memory$rdmux[0][5][0]$a$9326 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$a$9326 [28] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][5]$9340:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][5]$a$9341, B=0, Y=$memory\instruction_memory$rdmux[0][4][2]$b$9285
      New ports: A={ $memory\instruction_memory$rdmux[0][5][5]$a$9341 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9341 [0] }, B=28'0000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][4][2]$b$9285 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][4][2]$b$9285 [31] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [29] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [19] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [1] } = { $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][2]$9331:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][2]$a$9332, B=$memory\instruction_memory$rdmux[0][5][2]$b$9333, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9281
      New ports: A={ $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [27:20] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9332 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [2] $memory\instruction_memory$rdmux[0][5][2]$a$9332 [2] }, B={ $memory\instruction_memory$rdmux[0][5][2]$b$9333 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9333 [12] $memory\instruction_memory$rdmux[0][5][2]$b$9333 [13:2] }, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9281 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$a$9281 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][4]$9337:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][4]$a$9338, B=$memory\instruction_memory$rdmux[0][5][4]$b$9339, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9284
      New ports: A={ $memory\instruction_memory$rdmux[0][5][4]$a$9338 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9338 [28] $memory\instruction_memory$rdmux[0][5][4]$a$9338 [28:2] }, B={ $memory\instruction_memory$rdmux[0][5][4]$b$9339 [31:20] 1'0 $memory\instruction_memory$rdmux[0][5][4]$b$9339 [18:2] }, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9284 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][2]$a$9284 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][0]$9325:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][0]$a$9326, B=$memory\instruction_memory$rdmux[0][5][0]$b$9327, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9278
      New ports: A={ $memory\instruction_memory$rdmux[0][5][0]$a$9326 [28] $memory\instruction_memory$rdmux[0][5][0]$a$9326 [30:20] 1'0 $memory\instruction_memory$rdmux[0][5][0]$a$9326 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][0]$b$9327 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9327 [27] $memory\instruction_memory$rdmux[0][5][0]$b$9327 [29:2] }, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9278 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][0]$a$9278 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][3]$9334:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][3]$a$9335, B=$memory\instruction_memory$rdmux[0][5][3]$b$9336, Y=$memory\instruction_memory$rdmux[0][4][1]$b$9282
      New ports: A={ $memory\instruction_memory$rdmux[0][5][3]$a$9335 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9335 [14] $memory\instruction_memory$rdmux[0][5][3]$a$9335 [18:2] }, B=$memory\instruction_memory$rdmux[0][5][3]$b$9336 [31:2], Y=$memory\instruction_memory$rdmux[0][4][1]$b$9282 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$b$9282 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][1]$9328:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][1]$a$9329, B=$memory\instruction_memory$rdmux[0][5][1]$b$9330, Y=$memory\instruction_memory$rdmux[0][4][0]$b$9279
      New ports: A={ $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9329 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][1]$b$9330 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9330 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][4][0]$b$9279 [31:20] $memory\instruction_memory$rdmux[0][4][0]$b$9279 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][4][0]$b$9279 [19] $memory\instruction_memory$rdmux[0][4][0]$b$9279 [1:0] } = 3'011
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][1]$9280:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9281, B=$memory\instruction_memory$rdmux[0][4][1]$b$9282, Y=$memory\instruction_memory$rdmux[0][3][0]$b$9255
      New ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9281 [31:2], B=$memory\instruction_memory$rdmux[0][4][1]$b$9282 [31:2], Y=$memory\instruction_memory$rdmux[0][3][0]$b$9255 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$b$9255 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][2]$9283:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][2]$a$9284, B=$memory\instruction_memory$rdmux[0][4][2]$b$9285, Y=$memory\instruction_memory$rdmux[0][3][1]$a$9257
      New ports: A={ $memory\instruction_memory$rdmux[0][4][2]$a$9284 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9285 [0] }, Y={ $memory\instruction_memory$rdmux[0][3][1]$a$9257 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9257 [0] }
      New connections: $memory\instruction_memory$rdmux[0][3][1]$a$9257 [1] = $memory\instruction_memory$rdmux[0][3][1]$a$9257 [0]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][0]$9277:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9278, B=$memory\instruction_memory$rdmux[0][4][0]$b$9279, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9254
      New ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9278 [31:2], B={ $memory\instruction_memory$rdmux[0][4][0]$b$9279 [31:20] 1'0 $memory\instruction_memory$rdmux[0][4][0]$b$9279 [18:2] }, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9254 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$a$9254 [1:0] = 2'11
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][0]$9253:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9254, B=$memory\instruction_memory$rdmux[0][3][0]$b$9255, Y=$memory\instruction_memory$rdmux[0][2][0]$a$9242
      New ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9254 [31:2], B=$memory\instruction_memory$rdmux[0][3][0]$b$9255 [31:2], Y=$memory\instruction_memory$rdmux[0][2][0]$a$9242 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][2][0]$a$9242 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][1]$9256:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][1]$a$9257, B=0, Y=$memory\instruction_memory$rdmux[0][2][0]$b$9243
      New ports: A={ $memory\instruction_memory$rdmux[0][3][1]$a$9257 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9257 [0] }, B=31'0000000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][2][0]$b$9243 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9243 [0] }
      New connections: $memory\instruction_memory$rdmux[0][2][0]$b$9243 [1] = $memory\instruction_memory$rdmux[0][2][0]$b$9243 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][2][0]$9241:
      Old ports: A=$memory\instruction_memory$rdmux[0][2][0]$a$9242, B=$memory\instruction_memory$rdmux[0][2][0]$b$9243, Y=$memory\instruction_memory$rdmux[0][1][0]$a$9236
      New ports: A={ $memory\instruction_memory$rdmux[0][2][0]$a$9242 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][2][0]$b$9243 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9243 [0] }, Y={ $memory\instruction_memory$rdmux[0][1][0]$a$9236 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9236 [0] }
      New connections: $memory\instruction_memory$rdmux[0][1][0]$a$9236 [1] = $memory\instruction_memory$rdmux[0][1][0]$a$9236 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][1][0]$9235:
      Old ports: A=$memory\instruction_memory$rdmux[0][1][0]$a$9236, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\instruction_memory$rdmux[0][0][0]$a$9233
      New ports: A={ $memory\instruction_memory$rdmux[0][1][0]$a$9236 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9236 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\instruction_memory$rdmux[0][0][0]$a$9233 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9233 [0] }
      New connections: $memory\instruction_memory$rdmux[0][0][0]$a$9233 [1] = $memory\instruction_memory$rdmux[0][0][0]$a$9233 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][0][0]$9232:
      Old ports: A=$memory\instruction_memory$rdmux[0][0][0]$a$9233, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\out
      New ports: A={ $memory\instruction_memory$rdmux[0][0][0]$a$9233 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9233 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \out [31:2] \out [0] }
      New connections: \out [1] = \out [0]
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 696 changes.

19.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~1047 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 349 cells.

19.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3748 unused wires.
<suppressed ~1 debug messages>

19.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.16. Rerunning OPT passes. (Maybe there is more to do..)

19.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

19.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12604:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10917 [30] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [31] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [23] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10917 [30] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [31] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10917 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][50]$b$10917 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12613:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10922 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [23] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [17] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [15] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [20] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [10] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [19] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 4'0110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10922 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [23] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [17] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [15] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [10] $memory\instruction_memory$rdmux[0][9][52]$a$10922 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][52]$a$10922 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12619:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10925 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [21] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [25] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [31] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [9] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [7:6] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 4'0110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10925 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [21] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [25] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [9] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10925 [7:6] }
      New connections: $memory\instruction_memory$rdmux[0][9][53]$a$10925 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12625:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10928 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [22] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [10] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10928 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [10] $memory\instruction_memory$rdmux[0][9][54]$a$10928 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][54]$a$10928 [22] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12331:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10781 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10781 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10781 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$a$10781 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12631:
      Old ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10931 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [23] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [31] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [25] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [9] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [6] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [7] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [3] }
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10931 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [31] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [25] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [9] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [6] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [7] $memory\instruction_memory$rdmux[0][9][55]$a$10931 [3] }
      New connections: $memory\instruction_memory$rdmux[0][9][55]$a$10931 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12646:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10938 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [22] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [31] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [8] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [17] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10938 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [21] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [22] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [31] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [8] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [17] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10938 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][57]$b$10938 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12652:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10941 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [31] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [10] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [20] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10941 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [10] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [20] $memory\instruction_memory$rdmux[0][9][58]$b$10941 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][58]$b$10941 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12655:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10943 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [20] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [31] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [10] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [17] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [23] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10943 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [31] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [10] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [17] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [23] $memory\instruction_memory$rdmux[0][9][59]$a$10943 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$a$10943 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12658:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10944 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [18] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [31] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [23] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10944 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [18] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [23] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10944 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$b$10944 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12334:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10782 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [20] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10782 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10782 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$b$10782 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12667:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10949 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [22] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [17] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [5] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [31] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10949 [23:22] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [17] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [5] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$10949 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10949 [2] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12670:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10950 [27] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [13] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [14] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [18] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [31] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10950 [27] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [13] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [14] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [18] $memory\instruction_memory$rdmux[0][9][61]$b$10950 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][61]$b$10950 [17] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12673:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10952 [27] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [24] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [17] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [20] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [8] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [15] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10952 [27] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [17] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [20] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10952 [24] $memory\instruction_memory$rdmux[0][9][62]$a$10952 [15] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12676:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10953 [26] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [17] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [23] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10953 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [17] $memory\instruction_memory$rdmux[0][9][62]$b$10953 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][62]$b$10953 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12679:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10955 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [16:15] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [25] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [10] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10955 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [16] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [25] $memory\instruction_memory$rdmux[0][9][63]$a$10955 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][63]$a$10955 [15] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12706:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10968 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [13] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [24] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10968 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [13] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [24] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10968 [5] }
      New connections: $memory\instruction_memory$rdmux[0][9][67]$b$10968 [16] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12712:
      Old ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10971 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [27] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [15] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10971 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [27] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [15] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10971 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][68]$b$10971 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12715:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10973 [23] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [15] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [10] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10973 [23] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$10973 [10] $memory\instruction_memory$rdmux[0][9][69]$a$10973 [6] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12718:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10974 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [17] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [9] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [20] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [7] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [25] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [23] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [10] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 4'1000 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10974 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [17] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [20] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [7] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [25] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [23] $memory\instruction_memory$rdmux[0][9][69]$b$10974 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][69]$b$10974 [9] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12724:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10977 [31] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [22] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [15] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [6] }
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10977 [31] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [22] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10977 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][70]$b$10977 [16:15] = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12727:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10979 [31] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [13] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [19] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10979 [31] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [13] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10979 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][71]$a$10979 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12745:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$10988 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [23] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$10988 [9] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [7] $memory\instruction_memory$rdmux[0][9][74]$a$10988 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][74]$a$10988 [8] = $memory\instruction_memory$rdmux[0][10][0]$a$12302 [12]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12343:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10787 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'011 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10787 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10787 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][7]$a$10787 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12751:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$10991 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [24] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [21] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [23] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [17] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [5] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$10991 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [21] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [23] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [17] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$10991 [24] $memory\instruction_memory$rdmux[0][9][75]$a$10991 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12757:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$10994 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [13] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [21] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [10] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [8] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [22] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [14] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$10994 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [13] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [21] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [10] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [14] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$10994 [8] $memory\instruction_memory$rdmux[0][9][76]$a$10994 [22] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12766:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$10998 [27] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [23:21] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [24] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [25] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [20] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$10998 [27] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [23] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [21] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [25] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$10998 [22] $memory\instruction_memory$rdmux[0][9][77]$b$10998 [24] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12775:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11003 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [23:22] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11003 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [22] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11003 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][79]$a$11003 [23] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12796:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11013 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [12] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11013 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11013 [12] }
      New connections: $memory\instruction_memory$rdmux[0][9][82]$b$11013 [5] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12802:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11016 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [23] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11016 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11016 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][83]$b$11016 [14] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12811:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11021 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [18] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [15] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11021 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11021 [15] }
      New connections: $memory\instruction_memory$rdmux[0][9][85]$a$11021 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12358:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10794 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10794 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10794 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][9]$b$10794 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12304:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'010 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10767 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10767 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10767 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10767 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12361:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10796 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [10:9] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10796 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [23:21] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10796 [20] $memory\instruction_memory$rdmux[0][9][10]$a$10796 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12364:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10797 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [25] }
      New ports: A=2'11, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10797 [23:22]
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10797 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10797 [25] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12367:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10799 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [17] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [25] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10799 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [25] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10799 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10799 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12373:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10802 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [23:21] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10802 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [23] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10802 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$a$10802 [22] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12376:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10803 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [31] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [23] }
      New ports: A={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10803 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10803 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$b$10803 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12382:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10806 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [22:21] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10806 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10806 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10806 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12385:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10808 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [9:8] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10808 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10808 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10808 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12400:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10815 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10815 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10815 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][16]$b$10815 [7] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12406:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10818 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10818 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10818 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][17]$b$10818 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12415:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10823 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [17] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10823 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10823 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][19]$a$10823 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12418:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10824 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [4] }
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'11 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10824 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10824 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10824 [23] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12310:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10770 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [23:22] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10770 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [22] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [10] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10770 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10770 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12421:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10826 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12424:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10827 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12433:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10832 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [8:6] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [24] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10832 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [7] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10832 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10832 [6] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12448:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10839 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [20] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10839 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10839 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10839 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12451:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10841 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [12] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10841 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10841 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10841 [12] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12457:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10844 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [21] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10844 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [17] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10844 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10844 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12463:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10847 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [23] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [30] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10847 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10847 [8] $memory\instruction_memory$rdmux[0][9][27]$a$10847 [23] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12466:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10848 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [12] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [7] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10848 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10848 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10848 [12] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12469:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10850 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 4'0101 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10850 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10850 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10850 [15] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12472:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10851 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [21] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10851 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10851 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][28]$b$10851 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12475:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10853 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [5] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10853 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10853 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10853 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12316:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10773 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [17] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10773 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10773 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10773 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12493:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10862 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [20] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10862 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [12] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10862 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10862 [21] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12505:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10868 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10868 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10868 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$a$10868 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12508:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10869 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [31] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10869 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10869 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$b$10869 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12514:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10872 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [20] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10872 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10872 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10872 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12523:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10877 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [20] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10877 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10877 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$a$10877 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12526:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10878 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [31] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10878 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10878 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$b$10878 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12529:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10880 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10880 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [8] $memory\instruction_memory$rdmux[0][9][38]$a$10880 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][38]$a$10880 [7] = $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12538:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10884 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [31] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [4] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 3'000 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10884 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10884 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10884 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12550:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10890 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [31] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [24] }
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10890 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10890 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][41]$b$10890 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12565:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10898 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [25] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10898 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10898 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][44]$a$10898 [11:10] = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12568:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10899 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [17] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10899 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10899 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10899 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12574:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10902 [29] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [31] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [27] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [6] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10902 [31] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [27] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [6] $memory\instruction_memory$rdmux[0][9][45]$b$10902 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][45]$b$10902 [29] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12586:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10905 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [28] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12602 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10905 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [28] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10905 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][46]$b$10905 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12602 [31]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10825:
      Old ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [25:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [17] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10028 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [17] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10826 [25:23] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10826 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10826 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10827 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10827 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10028 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10028 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10028 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12303 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12303 [27] }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 71 changes.

19.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.23. Rerunning OPT passes. (Maybe there is more to do..)

19.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

19.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.30. Finished OPT passes. (There is nothing left to do.)

19.27. Executing ICE40_WRAPCARRY pass (wrap carries).

19.28. Executing TECHMAP pass (map to technology primitives).

19.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~2132 debug messages>

19.29. Executing OPT pass (performing simple optimizations).

19.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~254 debug messages>
Optimizing module ForwardingUnit.
Optimizing module adder.
<suppressed ~32 debug messages>
Optimizing module alu.
<suppressed ~164 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~32 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~296 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
<suppressed ~54 debug messages>
Optimizing module instruction_memory.
<suppressed ~130 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~16 debug messages>
Optimizing module top.

19.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~270 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~537 debug messages>
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~240 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
<suppressed ~273 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~6867 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 2732 cells.

19.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 202 unused cells and 996 unused wires.
<suppressed ~212 debug messages>

19.29.5. Finished fast OPT passes.

19.30. Executing ICE40_OPT pass (performing simple optimizations).

19.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) alu.$auto$alumacc.cc:485:replace_alu$933.slice[0].carry: CO=\adder_input_carry

19.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~13 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~98 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~69 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 23 cells.

19.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 14 unused wires.
<suppressed ~3 debug messages>

19.30.6. Rerunning OPT passes. (Removed registers in this run.)

19.30.7. Running ICE40 specific optimizations.

19.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.30.12. Finished OPT passes. (There is nothing left to do.)

19.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module ALUControl:
Transforming FF to FF+Enable cells in module ForwardingUnit:
Transforming FF to FF+Enable cells in module adder:
Transforming FF to FF+Enable cells in module alu:
Transforming FF to FF+Enable cells in module branch_decision:
Transforming FF to FF+Enable cells in module branch_predictor:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26877 to $_DFFE_PP_ for $0\s[1:0] [0] -> \s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26878 to $_DFFE_PP_ for $0\s[1:0] [1] -> \s [1].
Transforming FF to FF+Enable cells in module control:
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module csr_file:
Transforming FF to FF+Enable cells in module data_mem:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32800 to $_DFFE_PP_ for $0\read_data[31:0] [0] -> \read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32801 to $_DFFE_PP_ for $0\read_data[31:0] [1] -> \read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32802 to $_DFFE_PP_ for $0\read_data[31:0] [2] -> \read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32803 to $_DFFE_PP_ for $0\read_data[31:0] [3] -> \read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32804 to $_DFFE_PP_ for $0\read_data[31:0] [4] -> \read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32805 to $_DFFE_PP_ for $0\read_data[31:0] [5] -> \read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32806 to $_DFFE_PP_ for $0\read_data[31:0] [6] -> \read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32807 to $_DFFE_PP_ for $0\read_data[31:0] [7] -> \read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32808 to $_DFFE_PP_ for $0\read_data[31:0] [8] -> \read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32809 to $_DFFE_PP_ for $0\read_data[31:0] [9] -> \read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32810 to $_DFFE_PP_ for $0\read_data[31:0] [10] -> \read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32811 to $_DFFE_PP_ for $0\read_data[31:0] [11] -> \read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32812 to $_DFFE_PP_ for $0\read_data[31:0] [12] -> \read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32813 to $_DFFE_PP_ for $0\read_data[31:0] [13] -> \read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32814 to $_DFFE_PP_ for $0\read_data[31:0] [14] -> \read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32815 to $_DFFE_PP_ for $0\read_data[31:0] [15] -> \read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32816 to $_DFFE_PP_ for $0\read_data[31:0] [16] -> \read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32817 to $_DFFE_PP_ for $0\read_data[31:0] [17] -> \read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32818 to $_DFFE_PP_ for $0\read_data[31:0] [18] -> \read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32819 to $_DFFE_PP_ for $0\read_data[31:0] [19] -> \read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32820 to $_DFFE_PP_ for $0\read_data[31:0] [20] -> \read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32821 to $_DFFE_PP_ for $0\read_data[31:0] [21] -> \read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32822 to $_DFFE_PP_ for $0\read_data[31:0] [22] -> \read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32823 to $_DFFE_PP_ for $0\read_data[31:0] [23] -> \read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32824 to $_DFFE_PP_ for $0\read_data[31:0] [24] -> \read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32825 to $_DFFE_PP_ for $0\read_data[31:0] [25] -> \read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32826 to $_DFFE_PP_ for $0\read_data[31:0] [26] -> \read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32827 to $_DFFE_PP_ for $0\read_data[31:0] [27] -> \read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32828 to $_DFFE_PP_ for $0\read_data[31:0] [28] -> \read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32829 to $_DFFE_PP_ for $0\read_data[31:0] [29] -> \read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32830 to $_DFFE_PP_ for $0\read_data[31:0] [30] -> \read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32831 to $_DFFE_PP_ for $0\read_data[31:0] [31] -> \read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32832 to $_DFFE_PP_ for $0\clk_stall[0:0] -> \clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32833 to $_DFFE_PP_ for $0\state[31:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32834 to $_DFFE_PP_ for $0\state[31:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32835 to $_DFFE_PP_ for $0\state[31:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32836 to $_DFFE_PP_ for $0\state[31:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32837 to $_DFFE_PP_ for $0\state[31:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32838 to $_DFFE_PP_ for $0\state[31:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32839 to $_DFFE_PP_ for $0\state[31:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32840 to $_DFFE_PP_ for $0\state[31:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32841 to $_DFFE_PP_ for $0\state[31:0] [8] -> \state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32842 to $_DFFE_PP_ for $0\state[31:0] [9] -> \state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32843 to $_DFFE_PP_ for $0\state[31:0] [10] -> \state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32844 to $_DFFE_PP_ for $0\state[31:0] [11] -> \state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32845 to $_DFFE_PP_ for $0\state[31:0] [12] -> \state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32846 to $_DFFE_PP_ for $0\state[31:0] [13] -> \state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32847 to $_DFFE_PP_ for $0\state[31:0] [14] -> \state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32848 to $_DFFE_PP_ for $0\state[31:0] [15] -> \state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32849 to $_DFFE_PP_ for $0\state[31:0] [16] -> \state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32850 to $_DFFE_PP_ for $0\state[31:0] [17] -> \state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32851 to $_DFFE_PP_ for $0\state[31:0] [18] -> \state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32852 to $_DFFE_PP_ for $0\state[31:0] [19] -> \state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32853 to $_DFFE_PP_ for $0\state[31:0] [20] -> \state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32854 to $_DFFE_PP_ for $0\state[31:0] [21] -> \state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32855 to $_DFFE_PP_ for $0\state[31:0] [22] -> \state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32856 to $_DFFE_PP_ for $0\state[31:0] [23] -> \state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32857 to $_DFFE_PP_ for $0\state[31:0] [24] -> \state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32858 to $_DFFE_PP_ for $0\state[31:0] [25] -> \state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32859 to $_DFFE_PP_ for $0\state[31:0] [26] -> \state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32860 to $_DFFE_PP_ for $0\state[31:0] [27] -> \state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32861 to $_DFFE_PP_ for $0\state[31:0] [28] -> \state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32862 to $_DFFE_PP_ for $0\state[31:0] [29] -> \state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32863 to $_DFFE_PP_ for $0\state[31:0] [30] -> \state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32864 to $_DFFE_PP_ for $0\state[31:0] [31] -> \state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32865 to $_DFFE_PP_ for $0\memread_buf[0:0] -> \memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32866 to $_DFFE_PP_ for $0\memwrite_buf[0:0] -> \memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32867 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [0] -> \write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32868 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [1] -> \write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32869 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [2] -> \write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32870 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [3] -> \write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32871 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [4] -> \write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32872 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [5] -> \write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32873 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [6] -> \write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32874 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [7] -> \write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32875 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [8] -> \write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32876 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [9] -> \write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32877 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [10] -> \write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32878 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [11] -> \write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32879 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [12] -> \write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32880 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [13] -> \write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32881 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [14] -> \write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32882 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [15] -> \write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32883 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [16] -> \write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32884 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [17] -> \write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32885 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [18] -> \write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32886 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [19] -> \write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32887 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [20] -> \write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32888 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [21] -> \write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32889 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [22] -> \write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32890 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [23] -> \write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32891 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [24] -> \write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32892 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [25] -> \write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32893 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [26] -> \write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32894 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [27] -> \write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32895 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [28] -> \write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32896 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [29] -> \write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32897 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [30] -> \write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32898 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [31] -> \write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32899 to $_DFFE_PP_ for $0\addr_buf[31:0] [0] -> \addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32900 to $_DFFE_PP_ for $0\addr_buf[31:0] [1] -> \addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32901 to $_DFFE_PP_ for $0\addr_buf[31:0] [2] -> \addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32902 to $_DFFE_PP_ for $0\addr_buf[31:0] [3] -> \addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32903 to $_DFFE_PP_ for $0\addr_buf[31:0] [4] -> \addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32904 to $_DFFE_PP_ for $0\addr_buf[31:0] [5] -> \addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32905 to $_DFFE_PP_ for $0\addr_buf[31:0] [6] -> \addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32906 to $_DFFE_PP_ for $0\addr_buf[31:0] [7] -> \addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32907 to $_DFFE_PP_ for $0\addr_buf[31:0] [8] -> \addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32908 to $_DFFE_PP_ for $0\addr_buf[31:0] [9] -> \addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32909 to $_DFFE_PP_ for $0\addr_buf[31:0] [10] -> \addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32910 to $_DFFE_PP_ for $0\addr_buf[31:0] [11] -> \addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32932 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [1] -> \sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32933 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [2] -> \sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32934 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [3] -> \sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32935 to $_DFFE_PP_ for $0\led_reg[7:0] [0] -> \led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32936 to $_DFFE_PP_ for $0\led_reg[7:0] [1] -> \led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32937 to $_DFFE_PP_ for $0\led_reg[7:0] [2] -> \led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32938 to $_DFFE_PP_ for $0\led_reg[7:0] [3] -> \led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32939 to $_DFFE_PP_ for $0\led_reg[7:0] [4] -> \led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32940 to $_DFFE_PP_ for $0\led_reg[7:0] [5] -> \led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32941 to $_DFFE_PP_ for $0\led_reg[7:0] [6] -> \led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32942 to $_DFFE_PP_ for $0\led_reg[7:0] [7] -> \led_reg [7].
Transforming FF to FF+Enable cells in module ex_mem:
Transforming FF to FF+Enable cells in module id_ex:
Transforming FF to FF+Enable cells in module if_id:
Transforming FF to FF+Enable cells in module imm_gen:
Transforming FF to FF+Enable cells in module instruction_memory:
Transforming FF to FF+Enable cells in module mem_wb:
Transforming FF to FF+Enable cells in module mux2to1:
Transforming FF to FF+Enable cells in module program_counter:
Transforming FF to FF+Enable cells in module regfile:
Transforming FF to FF+Enable cells in module sign_mask_gen:
Transforming FF to FF+Enable cells in module top:

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.32.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~719 debug messages>

19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~4 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~244 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in ALUControl.
Handling FF init values in ForwardingUnit.
Handling FF init values in adder.
Handling FF init values in alu.
Handling FF init values in branch_decision.
Handling FF init values in branch_predictor.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26878 (SB_DFFE): \s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26879 (SB_DFFN): \branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26877 (SB_DFFE): \s [0] = 0
Handling FF init values in control.
Handling FF init values in cpu.
Handling FF init values in csr_file.
Handling FF init values in data_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32834 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32832 (SB_DFFE): \clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32835 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32836 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32837 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32838 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32839 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32840 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32841 (SB_DFFE): \state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32842 (SB_DFFE): \state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32843 (SB_DFFE): \state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32844 (SB_DFFE): \state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32845 (SB_DFFE): \state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32846 (SB_DFFE): \state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32847 (SB_DFFE): \state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32848 (SB_DFFE): \state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32849 (SB_DFFE): \state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32850 (SB_DFFE): \state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32851 (SB_DFFE): \state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32852 (SB_DFFE): \state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32853 (SB_DFFE): \state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32854 (SB_DFFE): \state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32855 (SB_DFFE): \state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32856 (SB_DFFE): \state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32857 (SB_DFFE): \state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32858 (SB_DFFE): \state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32859 (SB_DFFE): \state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32860 (SB_DFFE): \state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32861 (SB_DFFE): \state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32862 (SB_DFFE): \state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32863 (SB_DFFE): \state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32864 (SB_DFFE): \state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32833 (SB_DFFE): \state [0] = 0
Handling FF init values in ex_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26374 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26376 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26379 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26386 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26381 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26380 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26382 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26387 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26383 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26388 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26416 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26400 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26393 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26390 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26389 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26391 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26394 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26392 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26395 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26401 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26397 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26396 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26398 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26402 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26399 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26403 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26417 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26408 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26405 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26404 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26406 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26409 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26407 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26410 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26418 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26412 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26411 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26413 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26419 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26414 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26420 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26479 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26447 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26432 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26425 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26422 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26421 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26423 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26426 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26424 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26427 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26433 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26429 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26428 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26430 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26434 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26431 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26435 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26448 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26440 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26437 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26436 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26438 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26441 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26439 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26442 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26449 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26444 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26443 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26445 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26450 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26446 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26451 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26480 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26463 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26456 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26453 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26452 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26454 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26457 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26455 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26458 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26464 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26460 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26459 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26461 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26465 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26462 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26466 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26481 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26471 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26468 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26467 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26469 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26472 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26470 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26473 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26482 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26475 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26474 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26476 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26483 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26477 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26484 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26375 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26478 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26511 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26496 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26489 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26486 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26485 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26487 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26490 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26488 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26491 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26497 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26493 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26492 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26494 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26498 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26495 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26499 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26512 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26504 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26501 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26500 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26502 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26505 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26503 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26506 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26513 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26508 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26507 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26509 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26514 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26510 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26515 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26415 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26527 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26520 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26517 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26516 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26518 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26521 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26519 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26522 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26528 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26524 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26523 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26525 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26377 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26526 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26378 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26384 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26385 (SB_DFF): \data_out [11] = 0
Handling FF init values in id_ex.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23487 (SB_DFF): \data_out [177] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23355 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23311 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23312 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23313 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23314 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23315 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23316 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23317 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23318 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23319 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23320 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23321 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23322 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23323 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23324 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23325 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23326 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23327 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23328 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23329 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23330 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23331 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23332 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23333 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23334 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23335 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23336 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23337 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23338 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23339 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23340 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23341 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23342 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23343 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23344 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23345 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23310 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23347 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23348 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23349 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23350 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23351 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23352 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23353 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23354 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23346 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23356 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23357 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23358 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23359 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23360 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23361 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23362 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23363 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23364 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23365 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23366 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23367 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23368 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23369 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23370 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23371 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23372 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23373 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23374 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23375 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23376 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23377 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23378 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23379 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23380 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23381 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23382 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23383 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23384 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23385 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23386 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23387 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23388 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23389 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23390 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23391 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23392 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23393 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23394 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23395 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23396 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23397 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23398 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23399 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23400 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23401 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23402 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23403 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23404 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23405 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23406 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23407 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23408 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23409 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23410 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23411 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23412 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23413 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23414 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23415 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23416 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23417 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23418 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23419 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23420 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23421 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23422 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23423 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23424 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23425 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23426 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23427 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23428 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23429 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23430 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23431 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23432 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23433 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23434 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23435 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23436 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23437 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23438 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23439 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23440 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23441 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23442 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23443 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23444 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23445 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23446 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23447 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23448 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23449 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23450 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23451 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23452 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23453 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23454 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23455 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23456 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23457 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23458 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23459 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23460 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23461 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23462 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23463 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23464 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23465 (SB_DFF): \data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23466 (SB_DFF): \data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23467 (SB_DFF): \data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23468 (SB_DFF): \data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23469 (SB_DFF): \data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23470 (SB_DFF): \data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23471 (SB_DFF): \data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23472 (SB_DFF): \data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23473 (SB_DFF): \data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23474 (SB_DFF): \data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23475 (SB_DFF): \data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23476 (SB_DFF): \data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23477 (SB_DFF): \data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23478 (SB_DFF): \data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23479 (SB_DFF): \data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23480 (SB_DFF): \data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23481 (SB_DFF): \data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23482 (SB_DFF): \data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23483 (SB_DFF): \data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23484 (SB_DFF): \data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23485 (SB_DFF): \data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23486 (SB_DFF): \data_out [176] = 0
Handling FF init values in if_id.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21795 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21783 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21733 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21734 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21735 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21736 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21732 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21738 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21737 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21740 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21741 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21742 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21743 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21744 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21745 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21746 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21747 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21748 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21749 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21750 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21751 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21752 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21753 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21754 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21755 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21756 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21757 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21758 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21739 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21760 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21759 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21762 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21763 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21764 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21765 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21766 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21767 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21768 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21769 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21770 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21771 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21772 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21773 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21774 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21775 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21776 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21777 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21778 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21779 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21780 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21761 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21782 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21781 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21784 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21785 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21786 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21787 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21788 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21789 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21790 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21791 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21792 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21793 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21794 (SB_DFF): \data_out [62] = 0
Handling FF init values in imm_gen.
Handling FF init values in instruction_memory.
Handling FF init values in mem_wb.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26537 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26539 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26538 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26540 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26543 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26541 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26544 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26552 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26546 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26545 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26547 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26553 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26548 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26554 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26614 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26581 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26566 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26559 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26556 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26555 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26557 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26560 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26558 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26561 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26567 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26563 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26562 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26564 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26568 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26565 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26569 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26582 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26574 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26571 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26570 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26572 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26575 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26573 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26576 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26583 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26578 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26577 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26579 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26584 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26580 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26585 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26615 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26590 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26587 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26586 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26588 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26591 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26589 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26593 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26596 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26616 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26605 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26602 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26601 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26603 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26606 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26604 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26607 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26617 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26609 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26608 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26610 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26618 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26611 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26619 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26535 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26612 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26613 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26646 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26631 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26624 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26621 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26620 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26622 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26625 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26623 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26626 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26632 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26628 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26627 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26629 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26633 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26630 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26634 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26647 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26635 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26637 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26640 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26648 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26649 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26645 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26650 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26549 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26550 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26551 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26542 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26651 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26536 (SB_DFF): \data_out [1] = 0
Handling FF init values in mux2to1.
Handling FF init values in program_counter.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21731 (SB_DFF): \outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21716 (SB_DFF): \outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21701 (SB_DFF): \outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21702 (SB_DFF): \outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21703 (SB_DFF): \outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21704 (SB_DFF): \outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21705 (SB_DFF): \outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21706 (SB_DFF): \outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21707 (SB_DFF): \outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21708 (SB_DFF): \outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21709 (SB_DFF): \outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21710 (SB_DFF): \outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21711 (SB_DFF): \outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21712 (SB_DFF): \outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21713 (SB_DFF): \outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21700 (SB_DFF): \outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21715 (SB_DFF): \outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21714 (SB_DFF): \outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21717 (SB_DFF): \outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21718 (SB_DFF): \outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21719 (SB_DFF): \outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21720 (SB_DFF): \outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21721 (SB_DFF): \outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21722 (SB_DFF): \outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21723 (SB_DFF): \outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21724 (SB_DFF): \outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21725 (SB_DFF): \outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21726 (SB_DFF): \outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21727 (SB_DFF): \outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21728 (SB_DFF): \outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21729 (SB_DFF): \outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21730 (SB_DFF): \outAddr [30] = 0
Handling FF init values in regfile.
Handling FF init values in sign_mask_gen.
Handling FF init values in top.

19.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in ALUControl.
Merging set/reset $_MUX_ cells into SB_FFs in ForwardingUnit.
Merging set/reset $_MUX_ cells into SB_FFs in adder.
Merging set/reset $_MUX_ cells into SB_FFs in alu.
Merging set/reset $_MUX_ cells into SB_FFs in branch_decision.
Merging set/reset $_MUX_ cells into SB_FFs in branch_predictor.
Merging set/reset $_MUX_ cells into SB_FFs in control.
Merging set/reset $_MUX_ cells into SB_FFs in cpu.
Merging set/reset $_MUX_ cells into SB_FFs in csr_file.
Merging set/reset $_MUX_ cells into SB_FFs in data_mem.
Merging set/reset $_MUX_ cells into SB_FFs in ex_mem.
Merging set/reset $_MUX_ cells into SB_FFs in id_ex.
Merging set/reset $_MUX_ cells into SB_FFs in if_id.
Merging set/reset $_MUX_ cells into SB_FFs in imm_gen.
Merging set/reset $_MUX_ cells into SB_FFs in instruction_memory.
Merging set/reset $_MUX_ cells into SB_FFs in mem_wb.
Merging set/reset $_MUX_ cells into SB_FFs in mux2to1.
Merging set/reset $_MUX_ cells into SB_FFs in program_counter.
Merging set/reset $_MUX_ cells into SB_FFs in regfile.
Merging set/reset $_MUX_ cells into SB_FFs in sign_mask_gen.
Merging set/reset $_MUX_ cells into SB_FFs in top.

19.37. Executing ICE40_OPT pass (performing simple optimizations).

19.37.1. Running ICE40 specific optimizations.

19.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~11 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~33 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~8 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~106 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

19.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~243 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 81 cells.

19.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2622 unused wires.
<suppressed ~9 debug messages>

19.37.6. Rerunning OPT passes. (Removed registers in this run.)

19.37.7. Running ICE40 specific optimizations.

19.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.37.12. Finished OPT passes. (There is nothing left to do.)

19.38. Executing TECHMAP pass (map to technology primitives).

19.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.38.2. Continuing TECHMAP pass.
No more expansions possible.

19.39. Executing ABC pass (technology mapping using ABC).

19.39.1. Extracting gate netlist of module `\ALUControl' to `<abc-temp-dir>/input.blif'..
Extracted 167 gates and 179 wires to a netlist network with 11 inputs and 7 outputs.

19.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      19.
ABC: Participating nodes from both networks       =      53.
ABC: Participating nodes from the first network   =      18. (  54.55 % of nodes)
ABC: Participating nodes from the second network  =      35. ( 106.06 % of nodes)
ABC: Node pairs (any polarity)                    =      18. (  54.55 % of names can be moved)
ABC: Node pairs (same polarity)                   =      13. (  39.39 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:      161
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

19.39.2. Extracting gate netlist of module `\ForwardingUnit' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 203 wires to a netlist network with 60 inputs and 4 outputs.

19.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      15.
ABC: Participating nodes from both networks       =      28.
ABC: Participating nodes from the first network   =      14. (  22.95 % of nodes)
ABC: Participating nodes from the second network  =      14. (  22.95 % of nodes)
ABC: Node pairs (any polarity)                    =      14. (  22.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =       6. (   9.84 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       60
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.3. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1265 gates and 1369 wires to a netlist network with 103 inputs and 66 outputs.

19.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     249.
ABC: Participating nodes from both networks       =     539.
ABC: Participating nodes from the first network   =     248. (  41.75 % of nodes)
ABC: Participating nodes from the second network  =     291. (  48.99 % of nodes)
ABC: Node pairs (any polarity)                    =     248. (  41.75 % of names can be moved)
ABC: Node pairs (same polarity)                   =      98. (  16.50 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      593
ABC RESULTS:        internal signals:     1200
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:       66
Removing temp directory.

19.39.5. Extracting gate netlist of module `\branch_decision' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

19.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       7.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       4. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.6. Extracting gate netlist of module `\branch_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 3 outputs.

19.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.7. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

19.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      13.
ABC: Participating nodes from both networks       =      24.
ABC: Participating nodes from the first network   =      12. (  85.71 % of nodes)
ABC: Participating nodes from the second network  =      12. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      12. (  85.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =      12. (  85.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       13
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       12
Removing temp directory.

19.39.8. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

19.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.9. Extracting gate netlist of module `\csr_file' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.10. Extracting gate netlist of module `\data_mem' to `<abc-temp-dir>/input.blif'..
Extracted 608 gates and 746 wires to a netlist network with 137 inputs and 104 outputs.

19.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      91.
ABC: Participating nodes from both networks       =     303.
ABC: Participating nodes from the first network   =     120. (  50.63 % of nodes)
ABC: Participating nodes from the second network  =     183. (  77.22 % of nodes)
ABC: Node pairs (any polarity)                    =     120. (  50.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     101. (  42.62 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      206
ABC RESULTS:        internal signals:      505
ABC RESULTS:           input signals:      137
ABC RESULTS:          output signals:      104
Removing temp directory.

19.39.11. Extracting gate netlist of module `\ex_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.12. Extracting gate netlist of module `\id_ex' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.13. Extracting gate netlist of module `\if_id' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.14. Extracting gate netlist of module `\imm_gen' to `<abc-temp-dir>/input.blif'..
Extracted 231 gates and 260 wires to a netlist network with 29 inputs and 31 outputs.

19.39.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      48.
ABC: Participating nodes from both networks       =      95.
ABC: Participating nodes from the first network   =      47. (  88.68 % of nodes)
ABC: Participating nodes from the second network  =      48. (  90.57 % of nodes)
ABC: Node pairs (any polarity)                    =      47. (  88.68 % of names can be moved)
ABC: Node pairs (same polarity)                   =      46. (  86.79 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.14.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:      200
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.15. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 2375 gates and 2387 wires to a netlist network with 10 inputs and 31 outputs.

19.39.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     371.
ABC: Participating nodes from both networks       =     810.
ABC: Participating nodes from the first network   =     371. (  20.90 % of nodes)
ABC: Participating nodes from the second network  =     439. (  24.73 % of nodes)
ABC: Node pairs (any polarity)                    =     370. (  20.85 % of names can be moved)
ABC: Node pairs (same polarity)                   =     208. (  11.72 % of names can be moved)
ABC: Total runtime =     0.17 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.15.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1774
ABC RESULTS:        internal signals:     2346
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.16. Extracting gate netlist of module `\mem_wb' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.17. Extracting gate netlist of module `\mux2to1' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

19.39.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      33.
ABC: Participating nodes from both networks       =      64.
ABC: Participating nodes from the first network   =      32. (  96.97 % of nodes)
ABC: Participating nodes from the second network  =      32. (  96.97 % of nodes)
ABC: Node pairs (any polarity)                    =      32. (  96.97 % of names can be moved)
ABC: Node pairs (same polarity)                   =      32. (  96.97 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.17.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

19.39.18. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.19. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 216 wires to a netlist network with 118 inputs and 66 outputs.

19.39.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      69.
ABC: Participating nodes from both networks       =     138.
ABC: Participating nodes from the first network   =      69. (  84.15 % of nodes)
ABC: Participating nodes from the second network  =      69. (  84.15 % of nodes)
ABC: Node pairs (any polarity)                    =      69. (  84.15 % of names can be moved)
ABC: Node pairs (same polarity)                   =      67. (  81.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.19.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       81
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:      118
ABC RESULTS:          output signals:       66
Removing temp directory.

19.39.20. Extracting gate netlist of module `\sign_mask_gen' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 16 wires to a netlist network with 3 inputs and 4 outputs.

19.39.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =      11.
ABC: Participating nodes from the first network   =       4. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =       7. ( 140.00 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  80.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.20.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.21. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

19.39.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       2.
ABC: Participating nodes from both networks       =       2.
ABC: Participating nodes from the first network   =       1. (  50.00 % of nodes)
ABC: Participating nodes from the second network  =       1. (  50.00 % of nodes)
ABC: Node pairs (any polarity)                    =       1. (  50.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       1. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.21.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

19.40. Executing ICE40_WRAPCARRY pass (wrap carries).

19.41. Executing TECHMAP pass (map to technology primitives).

19.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 3 unused cells and 1697 unused wires.

19.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Combining LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17
Discovering LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Eliminating LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Combining LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47
Discovering LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Combining LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31
Discovering LUTs.
Number of LUTs:      625
  2-LUT               77
  3-LUT              226
  4-LUT              322

Eliminating LUTs.
Number of LUTs:      625
  2-LUT               77
  3-LUT              226
  4-LUT              322

Combining LUTs.
Number of LUTs:      621
  2-LUT               73
  3-LUT              222
  4-LUT              326
Discovering LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1
Discovering LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Eliminating LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Combining LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33
Discovering LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Eliminating LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Combining LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Eliminating LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Combining LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20
Discovering LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Eliminating LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Combining LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       32
  3-LUT               32

Eliminating LUTs.
Number of LUTs:       32
  3-LUT               32

Combining LUTs.
Number of LUTs:       32
  3-LUT               32
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Eliminating LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Combining LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73
Discovering LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Eliminating LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Combining LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3
Discovering LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminating LUTs.
Number of LUTs:        1
  2-LUT                1

Combining LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminated 0 LUTs.
Combined 4 LUTs.
<suppressed ~18584 debug messages>

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001110011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011101110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110010100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000110011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110110011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011111001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
No more expansions possible.
<suppressed ~7850 debug messages>
Removed 0 unused cells and 5898 unused wires.

19.44. Executing AUTONAME pass.
Renamed 140 objects in module ALUControl (8 iterations).
Renamed 356 objects in module ForwardingUnit (10 iterations).
Renamed 95 objects in module adder (3 iterations).
Renamed 4980 objects in module alu (24 iterations).
Renamed 3 objects in module branch_decision (2 iterations).
Renamed 172 objects in module branch_predictor (5 iterations).
Renamed 16 objects in module control (4 iterations).
Renamed 3 objects in module cpu (2 iterations).
Renamed 8 objects in module csr_file (2 iterations).
Renamed 1433 objects in module data_mem (24 iterations).
Renamed 155 objects in module ex_mem (2 iterations).
Renamed 178 objects in module id_ex (2 iterations).
Renamed 64 objects in module if_id (2 iterations).
Renamed 169 objects in module imm_gen (12 iterations).
Renamed 14468 objects in module instruction_memory (23 iterations).
Renamed 117 objects in module mem_wb (2 iterations).
Renamed 32 objects in module mux2to1 (2 iterations).
Renamed 32 objects in module program_counter (2 iterations).
Renamed 262 objects in module regfile (14 iterations).
Renamed 4 objects in module sign_mask_gen (2 iterations).
Renamed 1 objects in module top (2 iterations).
<suppressed ~6312 debug messages>

19.45. Executing HIERARCHY pass (managing design hierarchy).

19.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

19.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

19.46. Printing statistics.

=== ALUControl ===

   Number of wires:                 28
   Number of wire bits:             43
   Number of public wires:          28
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== ForwardingUnit ===

   Number of wires:                 71
   Number of wire bits:            120
   Number of public wires:          71
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     SB_LUT4                        60

=== adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     SB_CARRY                       31
     SB_LUT4                        32

=== alu ===

   Number of wires:                536
   Number of wire bits:            729
   Number of public wires:         536
   Number of public wire bits:     729
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                652
     SB_CARRY                       31
     SB_LUT4                       621

=== branch_decision ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     SB_LUT4                         3

=== branch_predictor ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:          12
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     SB_CARRY                       31
     SB_DFFE                         2
     SB_DFFN                         1
     SB_LUT4                        35

=== control ===

   Number of wires:                 14
   Number of wire bits:             20
   Number of public wires:          14
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     SB_LUT4                        13

=== cpu ===

   Number of wires:                 72
   Number of wire bits:           1772
   Number of public wires:          72
   Number of public wire bits:    1772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     ALUControl                      1
     ForwardingUnit                  1
     SB_LUT4                         3
     adder                           2
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     csr_file                        1
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        24
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== csr_file ===

   Number of wires:                 14
   Number of wire bits:            218
   Number of public wires:          14
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     SB_RAM40_4K                     8

=== data_mem ===

   Number of wires:                170
   Number of wire bits:            660
   Number of public wires:         170
   Number of public wire bits:     660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     SB_DFFE                       122
     SB_LUT4                       206
     SB_RAM40_4K                     8

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     SB_DFF                        155

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                178
     SB_DFF                        178

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     SB_DFF                         64

=== imm_gen ===

   Number of wires:                 23
   Number of wire bits:             85
   Number of public wires:          23
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     SB_LUT4                        52

=== instruction_memory ===

   Number of wires:               5841
   Number of wire bits:         132879
   Number of public wires:        5841
   Number of public wire bits:  132879
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1774
     SB_LUT4                      1774

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     SB_DFF                        117

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_DFF                         32

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            273
   Number of public wires:          32
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     SB_DFF                         48
     SB_LUT4                        81
     SB_RAM40_4K                     4

=== sign_mask_gen ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     SB_LUT4                         4

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     SB_HFOSC                        1
     SB_LUT4                         1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       ALUControl                    1
       ForwardingUnit                1
       adder                         2
       alu                           1
       branch_decision               1
       branch_predictor              1
       control                       1
       csr_file                      1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      24
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:               6956
   Number of wire bits:         140814
   Number of public wires:        6956
   Number of public wire bits:  140814
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4581
     SB_CARRY                      124
     SB_DFF                        594
     SB_DFFE                       124
     SB_DFFN                         1
     SB_HFOSC                        1
     SB_LUT4                      3717
     SB_RAM40_4K                    20

19.47. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
checking module ForwardingUnit..
checking module adder..
checking module alu..
Warning: Wire alu.ALUOut has an unprocessed 'init' attribute.
Warning: Wire alu.Branch_Enable has an unprocessed 'init' attribute.
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 4 problems.

19.48. Executing BLIF backend.

20. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 873d7cf740, CPU: user 9.75s system 0.13s, MEM: 243.65 MB peak
Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 18% 22x opt_clean (1 sec), 17% 24x opt_expr (1 sec), ...
