library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity somador is
port ( a : in std_logic_vector( 7 downto 0);
		 b : in std_logic_vector( 7 downto 0);
		 cin : in std_logic;
		 R : out std_logic_vector( 7 downto 0);
		 cout : in std_logic);
end somador;

architecture Behavior of somador is
		variable result : std_logic_vector( 7 downto 0);
				--	input : std_logic_vector( 7 downto 0);
		
begin
		cout := '0';
		a := "00000100";
--		b := input;
		for i in 0 to 7 loop
				cin := cout;
				result(i) := (a(i) xor b(i)) xor cin;
				cout := (b(i) and cin) or (a(i) and cin) or (a(i) and b(i));
		end loop;
		R <= result;
	end process;
end behavior;