============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Sun Sep 15 08:48:52 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  10.006434s wall, 3.416422s user + 0.358802s system = 3.775224s CPU (37.7%)

RUN-1004 : used memory is 227 MB, reserved memory is 238 MB, peak memory is 237 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.816765s wall, 3.478822s user + 0.031200s system = 3.510022s CPU (92.0%)

RUN-1004 : used memory is 193 MB, reserved memory is 199 MB, peak memory is 257 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.553924s wall, 1.466409s user + 0.031200s system = 1.497610s CPU (96.4%)

RUN-1004 : used memory is 229 MB, reserved memory is 234 MB, peak memory is 257 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.778992s wall, 1.263608s user + 0.124801s system = 1.388409s CPU (78.0%)

RUN-1004 : used memory is 368 MB, reserved memory is 364 MB, peak memory is 368 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.704526s wall, 15.428499s user + 0.249602s system = 15.678100s CPU (88.6%)

RUN-1004 : used memory is 320 MB, reserved memory is 320 MB, peak memory is 437 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.005414s wall, 2.652017s user + 0.109201s system = 2.761218s CPU (91.9%)

RUN-1004 : used memory is 340 MB, reserved memory is 339 MB, peak memory is 437 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.316111s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (90.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 537907, overlap = 186.75
PHY-3002 : Step(2): len = 362203, overlap = 251.25
PHY-3002 : Step(3): len = 277323, overlap = 284.5
PHY-3002 : Step(4): len = 220404, overlap = 303.5
PHY-3002 : Step(5): len = 178922, overlap = 318.5
PHY-3002 : Step(6): len = 147480, overlap = 341.25
PHY-3002 : Step(7): len = 116952, overlap = 359.5
PHY-3002 : Step(8): len = 100884, overlap = 369.75
PHY-3002 : Step(9): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(10): len = 79342, overlap = 383.75
PHY-3002 : Step(11): len = 80318.8, overlap = 379.75
PHY-3002 : Step(12): len = 89145.5, overlap = 358.75
PHY-3002 : Step(13): len = 85723.3, overlap = 353.75
PHY-3002 : Step(14): len = 85948, overlap = 350.75
PHY-3002 : Step(15): len = 87313.6, overlap = 347.25
PHY-3002 : Step(16): len = 91965, overlap = 344
PHY-3002 : Step(17): len = 95315.4, overlap = 340.75
PHY-3002 : Step(18): len = 95085.5, overlap = 339.5
PHY-3002 : Step(19): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(20): len = 98057.2, overlap = 333.25
PHY-3002 : Step(21): len = 100165, overlap = 328.75
PHY-3002 : Step(22): len = 99626.9, overlap = 325.75
PHY-3002 : Step(23): len = 102655, overlap = 323.25
PHY-3002 : Step(24): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(25): len = 106366, overlap = 314.25
PHY-3002 : Step(26): len = 115660, overlap = 290.75
PHY-3002 : Step(27): len = 124793, overlap = 249.5
PHY-3002 : Step(28): len = 123627, overlap = 243.25
PHY-3002 : Step(29): len = 123948, overlap = 243.25
PHY-3002 : Step(30): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(31): len = 128460, overlap = 239.25
PHY-3002 : Step(32): len = 132864, overlap = 237
PHY-3002 : Step(33): len = 132306, overlap = 232.75
PHY-3002 : Step(34): len = 133940, overlap = 228
PHY-3002 : Step(35): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(36): len = 141443, overlap = 220.25
PHY-3002 : Step(37): len = 154395, overlap = 188
PHY-3002 : Step(38): len = 151510, overlap = 181
PHY-3002 : Step(39): len = 152025, overlap = 175.5
PHY-3002 : Step(40): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(41): len = 161162, overlap = 161
PHY-3002 : Step(42): len = 170594, overlap = 154
PHY-3002 : Step(43): len = 167754, overlap = 150.75
PHY-3002 : Step(44): len = 166472, overlap = 148.5
PHY-3002 : Step(45): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(46): len = 171735, overlap = 141.25
PHY-3002 : Step(47): len = 178322, overlap = 132
PHY-3002 : Step(48): len = 176536, overlap = 132.5
PHY-3002 : Step(49): len = 175847, overlap = 133
PHY-3002 : Step(50): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(51): len = 181508, overlap = 130.75
PHY-3002 : Step(52): len = 185304, overlap = 125.75
PHY-3002 : Step(53): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.340990s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (93.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.872248s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (87.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(54): len = 182902, overlap = 134.75
PHY-3002 : Step(55): len = 179616, overlap = 130
PHY-3002 : Step(56): len = 176362, overlap = 140.5
PHY-3002 : Step(57): len = 172889, overlap = 148
PHY-3002 : Step(58): len = 169901, overlap = 160.75
PHY-3002 : Step(59): len = 166308, overlap = 170
PHY-3002 : Step(60): len = 162921, overlap = 176
PHY-3002 : Step(61): len = 160318, overlap = 185.25
PHY-3002 : Step(62): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(63): len = 168730, overlap = 162.25
PHY-3002 : Step(64): len = 175963, overlap = 152
PHY-3002 : Step(65): len = 175484, overlap = 147.75
PHY-3002 : Step(66): len = 175832, overlap = 146
PHY-3002 : Step(67): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(68): len = 184299, overlap = 125
PHY-3002 : Step(69): len = 189468, overlap = 118
PHY-3002 : Step(70): len = 190533, overlap = 117.5
PHY-3002 : Step(71): len = 191999, overlap = 119.75
PHY-3002 : Step(72): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(73): len = 198835, overlap = 115.25
PHY-3002 : Step(74): len = 202248, overlap = 115.75
PHY-3002 : Step(75): len = 203725, overlap = 118.75
PHY-3002 : Step(76): len = 204657, overlap = 120.5
PHY-3002 : Step(77): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(78): len = 210030, overlap = 120.5
PHY-3002 : Step(79): len = 212820, overlap = 117
PHY-3002 : Step(80): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.244569s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.734685s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(81): len = 216487, overlap = 191
PHY-3002 : Step(82): len = 214748, overlap = 170
PHY-3002 : Step(83): len = 210581, overlap = 162
PHY-3002 : Step(84): len = 203199, overlap = 169
PHY-3002 : Step(85): len = 195547, overlap = 185
PHY-3002 : Step(86): len = 189680, overlap = 189.75
PHY-3002 : Step(87): len = 184687, overlap = 192.75
PHY-3002 : Step(88): len = 180819, overlap = 198.5
PHY-3002 : Step(89): len = 177701, overlap = 201
PHY-3002 : Step(90): len = 175869, overlap = 209.25
PHY-3002 : Step(91): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(92): len = 182209, overlap = 196
PHY-3002 : Step(93): len = 186547, overlap = 185.5
PHY-3002 : Step(94): len = 189713, overlap = 178.25
PHY-3002 : Step(95): len = 190326, overlap = 175.25
PHY-3002 : Step(96): len = 190806, overlap = 176.5
PHY-3002 : Step(97): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(98): len = 197982, overlap = 168.75
PHY-3002 : Step(99): len = 201338, overlap = 156.5
PHY-3002 : Step(100): len = 205279, overlap = 157.75
PHY-3002 : Step(101): len = 207440, overlap = 153.5
PHY-3002 : Step(102): len = 208081, overlap = 153.75
PHY-3002 : Step(103): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(104): len = 213407, overlap = 147.5
PHY-3002 : Step(105): len = 214860, overlap = 145
PHY-3002 : Step(106): len = 218851, overlap = 142.25
PHY-3002 : Step(107): len = 219770, overlap = 137.5
PHY-3002 : Step(108): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(109): len = 223461, overlap = 134.5
PHY-3002 : Step(110): len = 224635, overlap = 131.75
PHY-3002 : Step(111): len = 226786, overlap = 130.75
PHY-3002 : Step(112): len = 227655, overlap = 130.25
PHY-3002 : Step(113): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(114): len = 230073, overlap = 126.25
PHY-3002 : Step(115): len = 231365, overlap = 125.75
PHY-3002 : Step(116): len = 232743, overlap = 123.25
PHY-3002 : Step(117): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(118): len = 234186, overlap = 122.5
PHY-3002 : Step(119): len = 235213, overlap = 124.5
PHY-3002 : Step(120): len = 236220, overlap = 126
PHY-3002 : Step(121): len = 236576, overlap = 124.25
PHY-3002 : Step(122): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.355664s wall, 0.265202s user + 0.156001s system = 0.421203s CPU (118.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.153538s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.763765s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(123): len = 239251, overlap = 114.25
PHY-3002 : Step(124): len = 234963, overlap = 113.25
PHY-3002 : Step(125): len = 228971, overlap = 123.75
PHY-3002 : Step(126): len = 225424, overlap = 128
PHY-3002 : Step(127): len = 222893, overlap = 132
PHY-3002 : Step(128): len = 220760, overlap = 136.75
PHY-3002 : Step(129): len = 219881, overlap = 137
PHY-3002 : Step(130): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(131): len = 222699, overlap = 133
PHY-3002 : Step(132): len = 223356, overlap = 131.5
PHY-3002 : Step(133): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(134): len = 227735, overlap = 126.5
PHY-3002 : Step(135): len = 228840, overlap = 122.75
PHY-3002 : Step(136): len = 229778, overlap = 122.75
PHY-3002 : Step(137): len = 230825, overlap = 121.5
PHY-3002 : Step(138): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(139): len = 232806, overlap = 119.25
PHY-3002 : Step(140): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.196675s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (103.1%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  28.365180s wall, 31.746204s user + 1.809612s system = 33.555815s CPU (118.3%)

RUN-1004 : used memory is 425 MB, reserved memory is 418 MB, peak memory is 437 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  4.260621s wall, 3.962425s user + 0.031200s system = 3.993626s CPU (93.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.630140s wall, 5.506835s user + 0.046800s system = 5.553636s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.190075s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (73.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 1.419436s wall, 0.858005s user + 0.031200s system = 0.889206s CPU (62.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.087889s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (88.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.007549s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (413.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.008094s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (192.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009078s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (343.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 32.595583s wall, 31.559002s user + 0.265202s system = 31.824204s CPU (97.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 21.196176s wall, 19.858927s user + 0.015600s system = 19.874527s CPU (93.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.115872s wall, 8.096452s user + 0.000000s system = 8.096452s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 4.901847s wall, 4.867231s user + 0.000000s system = 4.867231s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.003675s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (89.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.246539s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.227175s wall, 2.230814s user + 0.000000s system = 2.230814s CPU (100.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.299818s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (90.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 2.769346s wall, 2.714417s user + 0.000000s system = 2.714417s CPU (98.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.071619s wall, 2.730018s user + 0.000000s system = 2.730018s CPU (88.9%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.714893s wall, 2.683217s user + 0.000000s system = 2.683217s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 2.863178s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (99.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.716166s wall, 2.667617s user + 0.000000s system = 2.667617s CPU (98.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.752343s wall, 2.714417s user + 0.000000s system = 2.714417s CPU (98.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.082314s wall, 2.823618s user + 0.000000s system = 2.823618s CPU (91.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.840719s wall, 2.730018s user + 0.000000s system = 2.730018s CPU (96.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.058481s wall, 3.603623s user + 0.015600s system = 3.619223s CPU (89.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.244524s wall, 4.960832s user + 0.031200s system = 4.992032s CPU (95.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.306610s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (101.8%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  120.799815s wall, 114.723135s user + 0.436803s system = 115.159938s CPU (95.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  130.875205s wall, 124.363997s user + 0.530403s system = 124.894401s CPU (95.4%)

RUN-1004 : used memory is 548 MB, reserved memory is 539 MB, peak memory is 582 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.773859s wall, 2.605217s user + 0.109201s system = 2.714417s CPU (97.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 539 MB, peak memory is 582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.970040s wall, 3.884425s user + 0.046800s system = 3.931225s CPU (99.0%)

RUN-1004 : used memory is 589 MB, reserved memory is 581 MB, peak memory is 589 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  15.253910s wall, 19.422124s user + 0.015600s system = 19.437725s CPU (127.4%)

RUN-1004 : used memory is 620 MB, reserved memory is 606 MB, peak memory is 628 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.717254s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (86.3%)

RUN-1004 : used memory is 726 MB, reserved memory is 711 MB, peak memory is 728 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.264287s wall, 1.981213s user + 0.358802s system = 2.340015s CPU (8.6%)

RUN-1004 : used memory is 526 MB, reserved memory is 713 MB, peak memory is 729 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.823071s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (4.8%)

RUN-1004 : used memory is 479 MB, reserved memory is 695 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.982178s wall, 4.258827s user + 0.592804s system = 4.851631s CPU (13.1%)

RUN-1004 : used memory is 468 MB, reserved memory is 685 MB, peak memory is 729 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.949688s wall, 3.666024s user + 0.078001s system = 3.744024s CPU (75.6%)

RUN-1004 : used memory is 238 MB, reserved memory is 389 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.331496s wall, 1.528810s user + 0.187201s system = 1.716011s CPU (73.6%)

RUN-1004 : used memory is 293 MB, reserved memory is 393 MB, peak memory is 729 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  3.414047s wall, 1.513210s user + 0.046800s system = 1.560010s CPU (45.7%)

RUN-1004 : used memory is 389 MB, reserved memory is 474 MB, peak memory is 729 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.57 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  23.437076s wall, 16.660907s user + 0.343202s system = 17.004109s CPU (72.6%)

RUN-1004 : used memory is 285 MB, reserved memory is 472 MB, peak memory is 729 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.128557s wall, 2.870418s user + 0.109201s system = 2.979619s CPU (95.2%)

RUN-1004 : used memory is 336 MB, reserved memory is 477 MB, peak memory is 729 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.451746s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (94.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(141): len = 537907, overlap = 186.75
PHY-3002 : Step(142): len = 362203, overlap = 251.25
PHY-3002 : Step(143): len = 277323, overlap = 284.5
PHY-3002 : Step(144): len = 220404, overlap = 303.5
PHY-3002 : Step(145): len = 178922, overlap = 318.5
PHY-3002 : Step(146): len = 147480, overlap = 341.25
PHY-3002 : Step(147): len = 116952, overlap = 359.5
PHY-3002 : Step(148): len = 100884, overlap = 369.75
PHY-3002 : Step(149): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(150): len = 79342, overlap = 383.75
PHY-3002 : Step(151): len = 80318.8, overlap = 379.75
PHY-3002 : Step(152): len = 89145.5, overlap = 358.75
PHY-3002 : Step(153): len = 85723.3, overlap = 353.75
PHY-3002 : Step(154): len = 85948, overlap = 350.75
PHY-3002 : Step(155): len = 87313.6, overlap = 347.25
PHY-3002 : Step(156): len = 91965, overlap = 344
PHY-3002 : Step(157): len = 95315.4, overlap = 340.75
PHY-3002 : Step(158): len = 95085.5, overlap = 339.5
PHY-3002 : Step(159): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(160): len = 98057.2, overlap = 333.25
PHY-3002 : Step(161): len = 100165, overlap = 328.75
PHY-3002 : Step(162): len = 99626.9, overlap = 325.75
PHY-3002 : Step(163): len = 102655, overlap = 323.25
PHY-3002 : Step(164): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(165): len = 106366, overlap = 314.25
PHY-3002 : Step(166): len = 115660, overlap = 290.75
PHY-3002 : Step(167): len = 124793, overlap = 249.5
PHY-3002 : Step(168): len = 123627, overlap = 243.25
PHY-3002 : Step(169): len = 123948, overlap = 243.25
PHY-3002 : Step(170): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(171): len = 128460, overlap = 239.25
PHY-3002 : Step(172): len = 132864, overlap = 237
PHY-3002 : Step(173): len = 132306, overlap = 232.75
PHY-3002 : Step(174): len = 133940, overlap = 228
PHY-3002 : Step(175): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(176): len = 141443, overlap = 220.25
PHY-3002 : Step(177): len = 154395, overlap = 188
PHY-3002 : Step(178): len = 151510, overlap = 181
PHY-3002 : Step(179): len = 152025, overlap = 175.5
PHY-3002 : Step(180): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(181): len = 161162, overlap = 161
PHY-3002 : Step(182): len = 170594, overlap = 154
PHY-3002 : Step(183): len = 167754, overlap = 150.75
PHY-3002 : Step(184): len = 166472, overlap = 148.5
PHY-3002 : Step(185): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(186): len = 171735, overlap = 141.25
PHY-3002 : Step(187): len = 178322, overlap = 132
PHY-3002 : Step(188): len = 176536, overlap = 132.5
PHY-3002 : Step(189): len = 175847, overlap = 133
PHY-3002 : Step(190): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(191): len = 181508, overlap = 130.75
PHY-3002 : Step(192): len = 185304, overlap = 125.75
PHY-3002 : Step(193): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.299562s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (97.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.800965s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(194): len = 182902, overlap = 134.75
PHY-3002 : Step(195): len = 179616, overlap = 130
PHY-3002 : Step(196): len = 176362, overlap = 140.5
PHY-3002 : Step(197): len = 172889, overlap = 148
PHY-3002 : Step(198): len = 169901, overlap = 160.75
PHY-3002 : Step(199): len = 166308, overlap = 170
PHY-3002 : Step(200): len = 162921, overlap = 176
PHY-3002 : Step(201): len = 160318, overlap = 185.25
PHY-3002 : Step(202): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(203): len = 168730, overlap = 162.25
PHY-3002 : Step(204): len = 175963, overlap = 152
PHY-3002 : Step(205): len = 175484, overlap = 147.75
PHY-3002 : Step(206): len = 175832, overlap = 146
PHY-3002 : Step(207): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(208): len = 184299, overlap = 125
PHY-3002 : Step(209): len = 189468, overlap = 118
PHY-3002 : Step(210): len = 190533, overlap = 117.5
PHY-3002 : Step(211): len = 191999, overlap = 119.75
PHY-3002 : Step(212): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(213): len = 198835, overlap = 115.25
PHY-3002 : Step(214): len = 202248, overlap = 115.75
PHY-3002 : Step(215): len = 203725, overlap = 118.75
PHY-3002 : Step(216): len = 204657, overlap = 120.5
PHY-3002 : Step(217): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(218): len = 210030, overlap = 120.5
PHY-3002 : Step(219): len = 212820, overlap = 117
PHY-3002 : Step(220): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.274152s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.821470s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(221): len = 216487, overlap = 191
PHY-3002 : Step(222): len = 214748, overlap = 170
PHY-3002 : Step(223): len = 210581, overlap = 162
PHY-3002 : Step(224): len = 203199, overlap = 169
PHY-3002 : Step(225): len = 195547, overlap = 185
PHY-3002 : Step(226): len = 189680, overlap = 189.75
PHY-3002 : Step(227): len = 184687, overlap = 192.75
PHY-3002 : Step(228): len = 180819, overlap = 198.5
PHY-3002 : Step(229): len = 177701, overlap = 201
PHY-3002 : Step(230): len = 175869, overlap = 209.25
PHY-3002 : Step(231): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(232): len = 182209, overlap = 196
PHY-3002 : Step(233): len = 186547, overlap = 185.5
PHY-3002 : Step(234): len = 189713, overlap = 178.25
PHY-3002 : Step(235): len = 190326, overlap = 175.25
PHY-3002 : Step(236): len = 190806, overlap = 176.5
PHY-3002 : Step(237): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(238): len = 197982, overlap = 168.75
PHY-3002 : Step(239): len = 201338, overlap = 156.5
PHY-3002 : Step(240): len = 205279, overlap = 157.75
PHY-3002 : Step(241): len = 207440, overlap = 153.5
PHY-3002 : Step(242): len = 208081, overlap = 153.75
PHY-3002 : Step(243): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(244): len = 213407, overlap = 147.5
PHY-3002 : Step(245): len = 214860, overlap = 145
PHY-3002 : Step(246): len = 218851, overlap = 142.25
PHY-3002 : Step(247): len = 219770, overlap = 137.5
PHY-3002 : Step(248): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(249): len = 223461, overlap = 134.5
PHY-3002 : Step(250): len = 224635, overlap = 131.75
PHY-3002 : Step(251): len = 226786, overlap = 130.75
PHY-3002 : Step(252): len = 227655, overlap = 130.25
PHY-3002 : Step(253): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(254): len = 230073, overlap = 126.25
PHY-3002 : Step(255): len = 231365, overlap = 125.75
PHY-3002 : Step(256): len = 232743, overlap = 123.25
PHY-3002 : Step(257): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(258): len = 234186, overlap = 122.5
PHY-3002 : Step(259): len = 235213, overlap = 124.5
PHY-3002 : Step(260): len = 236220, overlap = 126
PHY-3002 : Step(261): len = 236576, overlap = 124.25
PHY-3002 : Step(262): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.330878s wall, 0.171601s user + 0.109201s system = 0.280802s CPU (84.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.200746s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.804482s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(263): len = 239251, overlap = 114.25
PHY-3002 : Step(264): len = 234963, overlap = 113.25
PHY-3002 : Step(265): len = 228971, overlap = 123.75
PHY-3002 : Step(266): len = 225424, overlap = 128
PHY-3002 : Step(267): len = 222893, overlap = 132
PHY-3002 : Step(268): len = 220760, overlap = 136.75
PHY-3002 : Step(269): len = 219881, overlap = 137
PHY-3002 : Step(270): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(271): len = 222699, overlap = 133
PHY-3002 : Step(272): len = 223356, overlap = 131.5
PHY-3002 : Step(273): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(274): len = 227735, overlap = 126.5
PHY-3002 : Step(275): len = 228840, overlap = 122.75
PHY-3002 : Step(276): len = 229778, overlap = 122.75
PHY-3002 : Step(277): len = 230825, overlap = 121.5
PHY-3002 : Step(278): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(279): len = 232806, overlap = 119.25
PHY-3002 : Step(280): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.199412s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (101.7%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  28.023380s wall, 31.761804s user + 1.544410s system = 33.306213s CPU (118.9%)

RUN-1004 : used memory is 362 MB, reserved memory is 514 MB, peak memory is 729 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.725800s wall, 3.510022s user + 0.046800s system = 3.556823s CPU (95.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.292871s wall, 5.709637s user + 0.078001s system = 5.787637s CPU (92.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.201827s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 1.064048s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (96.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.105699s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (103.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.047666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.019280s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (161.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.036515s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.018920s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 34.499494s wall, 33.321814s user + 0.265202s system = 33.587015s CPU (97.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 33.202325s wall, 21.824540s user + 0.015600s system = 21.840140s CPU (65.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 10.987271s wall, 8.907657s user + 0.062400s system = 8.970057s CPU (81.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 7.191649s wall, 5.444435s user + 0.015600s system = 5.460035s CPU (75.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 3.201690s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (60.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.527961s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (96.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.567443s wall, 2.527216s user + 0.000000s system = 2.527216s CPU (98.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.796761s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (80.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.813959s wall, 3.057620s user + 0.000000s system = 3.057620s CPU (80.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.345612s wall, 3.151220s user + 0.015600s system = 3.166820s CPU (94.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.269349s wall, 3.057620s user + 0.031200s system = 3.088820s CPU (94.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.038662s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (98.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.241823s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (97.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.127504s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (98.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.199297s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (95.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 4.448948s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (66.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.709735s wall, 3.619223s user + 0.015600s system = 3.634823s CPU (77.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 6.628024s wall, 5.335234s user + 0.000000s system = 5.335234s CPU (80.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.453787s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (75.6%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  147.782648s wall, 121.275177s user + 0.717605s system = 121.992782s CPU (82.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  157.976167s wall, 130.650837s user + 0.842405s system = 131.493243s CPU (83.2%)

RUN-1004 : used memory is 393 MB, reserved memory is 585 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  5.265117s wall, 3.088820s user + 0.343202s system = 3.432022s CPU (65.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 585 MB, peak memory is 729 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.393311s wall, 4.414828s user + 0.078001s system = 4.492829s CPU (83.3%)

RUN-1004 : used memory is 525 MB, reserved memory is 642 MB, peak memory is 729 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.546258s wall, 19.749727s user + 0.109201s system = 19.858927s CPU (146.6%)

RUN-1004 : used memory is 543 MB, reserved memory is 666 MB, peak memory is 729 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.751620s wall, 1.294808s user + 0.140401s system = 1.435209s CPU (81.9%)

RUN-1004 : used memory is 576 MB, reserved memory is 770 MB, peak memory is 729 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.361305s wall, 2.293215s user + 0.156001s system = 2.449216s CPU (9.3%)

RUN-1004 : used memory is 544 MB, reserved memory is 772 MB, peak memory is 729 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.121345s wall, 0.296402s user + 0.046800s system = 0.343202s CPU (4.8%)

RUN-1004 : used memory is 533 MB, reserved memory is 761 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.093672s wall, 4.461629s user + 0.390002s system = 4.851631s CPU (13.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 751 MB, peak memory is 729 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.684746s wall, 3.900025s user + 0.031200s system = 3.931225s CPU (83.9%)

RUN-1004 : used memory is 345 MB, reserved memory is 471 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.311091s wall, 1.700411s user + 0.078001s system = 1.778411s CPU (77.0%)

RUN-1004 : used memory is 370 MB, reserved memory is 480 MB, peak memory is 729 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.953462s wall, 1.747211s user + 0.109201s system = 1.856412s CPU (62.9%)

RUN-1004 : used memory is 455 MB, reserved memory is 543 MB, peak memory is 729 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.88 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  24.547665s wall, 18.111716s user + 0.405603s system = 18.517319s CPU (75.4%)

RUN-1004 : used memory is 425 MB, reserved memory is 526 MB, peak memory is 729 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.664703s wall, 3.229221s user + 0.062400s system = 3.291621s CPU (89.8%)

RUN-1004 : used memory is 433 MB, reserved memory is 531 MB, peak memory is 729 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.502311s wall, 1.404009s user + 0.046800s system = 1.450809s CPU (96.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(281): len = 537907, overlap = 186.75
PHY-3002 : Step(282): len = 362203, overlap = 251.25
PHY-3002 : Step(283): len = 277323, overlap = 284.5
PHY-3002 : Step(284): len = 220404, overlap = 303.5
PHY-3002 : Step(285): len = 178922, overlap = 318.5
PHY-3002 : Step(286): len = 147480, overlap = 341.25
PHY-3002 : Step(287): len = 116952, overlap = 359.5
PHY-3002 : Step(288): len = 100884, overlap = 369.75
PHY-3002 : Step(289): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(290): len = 79342, overlap = 383.75
PHY-3002 : Step(291): len = 80318.8, overlap = 379.75
PHY-3002 : Step(292): len = 89145.5, overlap = 358.75
PHY-3002 : Step(293): len = 85723.3, overlap = 353.75
PHY-3002 : Step(294): len = 85948, overlap = 350.75
PHY-3002 : Step(295): len = 87313.6, overlap = 347.25
PHY-3002 : Step(296): len = 91965, overlap = 344
PHY-3002 : Step(297): len = 95315.4, overlap = 340.75
PHY-3002 : Step(298): len = 95085.5, overlap = 339.5
PHY-3002 : Step(299): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(300): len = 98057.2, overlap = 333.25
PHY-3002 : Step(301): len = 100165, overlap = 328.75
PHY-3002 : Step(302): len = 99626.9, overlap = 325.75
PHY-3002 : Step(303): len = 102655, overlap = 323.25
PHY-3002 : Step(304): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(305): len = 106366, overlap = 314.25
PHY-3002 : Step(306): len = 115660, overlap = 290.75
PHY-3002 : Step(307): len = 124793, overlap = 249.5
PHY-3002 : Step(308): len = 123627, overlap = 243.25
PHY-3002 : Step(309): len = 123948, overlap = 243.25
PHY-3002 : Step(310): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(311): len = 128460, overlap = 239.25
PHY-3002 : Step(312): len = 132864, overlap = 237
PHY-3002 : Step(313): len = 132306, overlap = 232.75
PHY-3002 : Step(314): len = 133940, overlap = 228
PHY-3002 : Step(315): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(316): len = 141443, overlap = 220.25
PHY-3002 : Step(317): len = 154395, overlap = 188
PHY-3002 : Step(318): len = 151510, overlap = 181
PHY-3002 : Step(319): len = 152025, overlap = 175.5
PHY-3002 : Step(320): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(321): len = 161162, overlap = 161
PHY-3002 : Step(322): len = 170594, overlap = 154
PHY-3002 : Step(323): len = 167754, overlap = 150.75
PHY-3002 : Step(324): len = 166472, overlap = 148.5
PHY-3002 : Step(325): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(326): len = 171735, overlap = 141.25
PHY-3002 : Step(327): len = 178322, overlap = 132
PHY-3002 : Step(328): len = 176536, overlap = 132.5
PHY-3002 : Step(329): len = 175847, overlap = 133
PHY-3002 : Step(330): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(331): len = 181508, overlap = 130.75
PHY-3002 : Step(332): len = 185304, overlap = 125.75
PHY-3002 : Step(333): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002721s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  2.084229s wall, 1.638011s user + 0.015600s system = 1.653611s CPU (79.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.925567s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(334): len = 182902, overlap = 134.75
PHY-3002 : Step(335): len = 179616, overlap = 130
PHY-3002 : Step(336): len = 176362, overlap = 140.5
PHY-3002 : Step(337): len = 172889, overlap = 148
PHY-3002 : Step(338): len = 169901, overlap = 160.75
PHY-3002 : Step(339): len = 166308, overlap = 170
PHY-3002 : Step(340): len = 162921, overlap = 176
PHY-3002 : Step(341): len = 160318, overlap = 185.25
PHY-3002 : Step(342): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(343): len = 168730, overlap = 162.25
PHY-3002 : Step(344): len = 175963, overlap = 152
PHY-3002 : Step(345): len = 175484, overlap = 147.75
PHY-3002 : Step(346): len = 175832, overlap = 146
PHY-3002 : Step(347): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(348): len = 184299, overlap = 125
PHY-3002 : Step(349): len = 189468, overlap = 118
PHY-3002 : Step(350): len = 190533, overlap = 117.5
PHY-3002 : Step(351): len = 191999, overlap = 119.75
PHY-3002 : Step(352): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(353): len = 198835, overlap = 115.25
PHY-3002 : Step(354): len = 202248, overlap = 115.75
PHY-3002 : Step(355): len = 203725, overlap = 118.75
PHY-3002 : Step(356): len = 204657, overlap = 120.5
PHY-3002 : Step(357): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(358): len = 210030, overlap = 120.5
PHY-3002 : Step(359): len = 212820, overlap = 117
PHY-3002 : Step(360): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.500052s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.889767s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (92.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(361): len = 216487, overlap = 191
PHY-3002 : Step(362): len = 214748, overlap = 170
PHY-3002 : Step(363): len = 210581, overlap = 162
PHY-3002 : Step(364): len = 203199, overlap = 169
PHY-3002 : Step(365): len = 195547, overlap = 185
PHY-3002 : Step(366): len = 189680, overlap = 189.75
PHY-3002 : Step(367): len = 184687, overlap = 192.75
PHY-3002 : Step(368): len = 180819, overlap = 198.5
PHY-3002 : Step(369): len = 177701, overlap = 201
PHY-3002 : Step(370): len = 175869, overlap = 209.25
PHY-3002 : Step(371): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(372): len = 182209, overlap = 196
PHY-3002 : Step(373): len = 186547, overlap = 185.5
PHY-3002 : Step(374): len = 189713, overlap = 178.25
PHY-3002 : Step(375): len = 190326, overlap = 175.25
PHY-3002 : Step(376): len = 190806, overlap = 176.5
PHY-3002 : Step(377): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(378): len = 197982, overlap = 168.75
PHY-3002 : Step(379): len = 201338, overlap = 156.5
PHY-3002 : Step(380): len = 205279, overlap = 157.75
PHY-3002 : Step(381): len = 207440, overlap = 153.5
PHY-3002 : Step(382): len = 208081, overlap = 153.75
PHY-3002 : Step(383): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(384): len = 213407, overlap = 147.5
PHY-3002 : Step(385): len = 214860, overlap = 145
PHY-3002 : Step(386): len = 218851, overlap = 142.25
PHY-3002 : Step(387): len = 219770, overlap = 137.5
PHY-3002 : Step(388): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(389): len = 223461, overlap = 134.5
PHY-3002 : Step(390): len = 224635, overlap = 131.75
PHY-3002 : Step(391): len = 226786, overlap = 130.75
PHY-3002 : Step(392): len = 227655, overlap = 130.25
PHY-3002 : Step(393): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(394): len = 230073, overlap = 126.25
PHY-3002 : Step(395): len = 231365, overlap = 125.75
PHY-3002 : Step(396): len = 232743, overlap = 123.25
PHY-3002 : Step(397): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(398): len = 234186, overlap = 122.5
PHY-3002 : Step(399): len = 235213, overlap = 124.5
PHY-3002 : Step(400): len = 236220, overlap = 126
PHY-3002 : Step(401): len = 236576, overlap = 124.25
PHY-3002 : Step(402): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.469992s wall, 0.218401s user + 0.202801s system = 0.421203s CPU (89.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.535554s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (92.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.934622s wall, 0.795605s user + 0.015600s system = 0.811205s CPU (86.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(403): len = 239251, overlap = 114.25
PHY-3002 : Step(404): len = 234963, overlap = 113.25
PHY-3002 : Step(405): len = 228971, overlap = 123.75
PHY-3002 : Step(406): len = 225424, overlap = 128
PHY-3002 : Step(407): len = 222893, overlap = 132
PHY-3002 : Step(408): len = 220760, overlap = 136.75
PHY-3002 : Step(409): len = 219881, overlap = 137
PHY-3002 : Step(410): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(411): len = 222699, overlap = 133
PHY-3002 : Step(412): len = 223356, overlap = 131.5
PHY-3002 : Step(413): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(414): len = 227735, overlap = 126.5
PHY-3002 : Step(415): len = 228840, overlap = 122.75
PHY-3002 : Step(416): len = 229778, overlap = 122.75
PHY-3002 : Step(417): len = 230825, overlap = 121.5
PHY-3002 : Step(418): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(419): len = 232806, overlap = 119.25
PHY-3002 : Step(420): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.310697s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (75.3%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  35.972657s wall, 35.069025s user + 1.825212s system = 36.894236s CPU (102.6%)

RUN-1004 : used memory is 467 MB, reserved memory is 555 MB, peak memory is 729 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  4.889541s wall, 3.650423s user + 0.015600s system = 3.666024s CPU (75.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.599056s wall, 6.770443s user + 0.046800s system = 6.817244s CPU (89.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.382868s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (48.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.896803s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (99.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.093201s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.010230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.013214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.008810s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.011953s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (261.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 32.757414s wall, 32.011405s user + 0.327602s system = 32.339007s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 26.369324s wall, 21.652939s user + 0.000000s system = 21.652939s CPU (82.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 11.480475s wall, 8.424054s user + 0.015600s system = 8.439654s CPU (73.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 6.499834s wall, 5.116833s user + 0.000000s system = 5.116833s CPU (78.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.769913s wall, 1.825212s user + 0.000000s system = 1.825212s CPU (65.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.978909s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (67.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 3.351760s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (67.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.213907s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (91.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.911512s wall, 3.104420s user + 0.000000s system = 3.104420s CPU (79.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 4.476753s wall, 2.901619s user + 0.000000s system = 2.901619s CPU (64.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.207340s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (91.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.486766s wall, 3.120020s user + 0.000000s system = 3.120020s CPU (89.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.465770s wall, 3.198021s user + 0.000000s system = 3.198021s CPU (92.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.091997s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (97.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.210258s wall, 2.901619s user + 0.000000s system = 2.901619s CPU (90.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.122302s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (96.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.007438s wall, 3.525623s user + 0.000000s system = 3.525623s CPU (88.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 6.456355s wall, 5.148033s user + 0.031200s system = 5.179233s CPU (80.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.345498s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (90.3%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  137.841170s wall, 117.827555s user + 0.608404s system = 118.435959s CPU (85.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  150.561616s wall, 128.404423s user + 0.686404s system = 129.090827s CPU (85.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 627 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.704974s wall, 2.979619s user + 0.171601s system = 3.151220s CPU (85.1%)

RUN-1004 : used memory is 497 MB, reserved memory is 627 MB, peak memory is 729 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.267448s wall, 4.274427s user + 0.046800s system = 4.321228s CPU (82.0%)

RUN-1004 : used memory is 549 MB, reserved memory is 680 MB, peak memory is 729 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.904100s wall, 19.827727s user + 0.046800s system = 19.874527s CPU (133.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 704 MB, peak memory is 729 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.237177s wall, 1.528810s user + 0.234002s system = 1.762811s CPU (78.8%)

RUN-1004 : used memory is 692 MB, reserved memory is 803 MB, peak memory is 729 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.548485s wall, 1.934412s user + 0.171601s system = 2.106013s CPU (7.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 805 MB, peak memory is 729 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.774662s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (3.7%)

RUN-1004 : used memory is 684 MB, reserved memory is 798 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.915682s wall, 4.274427s user + 0.421203s system = 4.695630s CPU (12.7%)

RUN-1004 : used memory is 673 MB, reserved memory is 788 MB, peak memory is 729 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.039451s wall, 3.650423s user + 0.078001s system = 3.728424s CPU (74.0%)

RUN-1004 : used memory is 414 MB, reserved memory is 551 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.831967s wall, 1.591210s user + 0.109201s system = 1.700411s CPU (92.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 555 MB, peak memory is 729 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.648866s wall, 1.435209s user + 0.015600s system = 1.450809s CPU (88.0%)

RUN-1004 : used memory is 481 MB, reserved memory is 592 MB, peak memory is 729 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.63 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  19.803750s wall, 17.113310s user + 0.249602s system = 17.362911s CPU (87.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 567 MB, peak memory is 729 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.311710s wall, 3.010819s user + 0.140401s system = 3.151220s CPU (95.2%)

RUN-1004 : used memory is 481 MB, reserved memory is 572 MB, peak memory is 729 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.523741s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (88.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(421): len = 537907, overlap = 186.75
PHY-3002 : Step(422): len = 362203, overlap = 251.25
PHY-3002 : Step(423): len = 277323, overlap = 284.5
PHY-3002 : Step(424): len = 220404, overlap = 303.5
PHY-3002 : Step(425): len = 178922, overlap = 318.5
PHY-3002 : Step(426): len = 147480, overlap = 341.25
PHY-3002 : Step(427): len = 116952, overlap = 359.5
PHY-3002 : Step(428): len = 100884, overlap = 369.75
PHY-3002 : Step(429): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(430): len = 79342, overlap = 383.75
PHY-3002 : Step(431): len = 80318.8, overlap = 379.75
PHY-3002 : Step(432): len = 89145.5, overlap = 358.75
PHY-3002 : Step(433): len = 85723.3, overlap = 353.75
PHY-3002 : Step(434): len = 85948, overlap = 350.75
PHY-3002 : Step(435): len = 87313.6, overlap = 347.25
PHY-3002 : Step(436): len = 91965, overlap = 344
PHY-3002 : Step(437): len = 95315.4, overlap = 340.75
PHY-3002 : Step(438): len = 95085.5, overlap = 339.5
PHY-3002 : Step(439): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(440): len = 98057.2, overlap = 333.25
PHY-3002 : Step(441): len = 100165, overlap = 328.75
PHY-3002 : Step(442): len = 99626.9, overlap = 325.75
PHY-3002 : Step(443): len = 102655, overlap = 323.25
PHY-3002 : Step(444): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(445): len = 106366, overlap = 314.25
PHY-3002 : Step(446): len = 115660, overlap = 290.75
PHY-3002 : Step(447): len = 124793, overlap = 249.5
PHY-3002 : Step(448): len = 123627, overlap = 243.25
PHY-3002 : Step(449): len = 123948, overlap = 243.25
PHY-3002 : Step(450): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(451): len = 128460, overlap = 239.25
PHY-3002 : Step(452): len = 132864, overlap = 237
PHY-3002 : Step(453): len = 132306, overlap = 232.75
PHY-3002 : Step(454): len = 133940, overlap = 228
PHY-3002 : Step(455): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(456): len = 141443, overlap = 220.25
PHY-3002 : Step(457): len = 154395, overlap = 188
PHY-3002 : Step(458): len = 151510, overlap = 181
PHY-3002 : Step(459): len = 152025, overlap = 175.5
PHY-3002 : Step(460): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(461): len = 161162, overlap = 161
PHY-3002 : Step(462): len = 170594, overlap = 154
PHY-3002 : Step(463): len = 167754, overlap = 150.75
PHY-3002 : Step(464): len = 166472, overlap = 148.5
PHY-3002 : Step(465): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(466): len = 171735, overlap = 141.25
PHY-3002 : Step(467): len = 178322, overlap = 132
PHY-3002 : Step(468): len = 176536, overlap = 132.5
PHY-3002 : Step(469): len = 175847, overlap = 133
PHY-3002 : Step(470): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(471): len = 181508, overlap = 130.75
PHY-3002 : Step(472): len = 185304, overlap = 125.75
PHY-3002 : Step(473): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002890s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.860139s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (81.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.112655s wall, 0.748805s user + 0.031200s system = 0.780005s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(474): len = 182902, overlap = 134.75
PHY-3002 : Step(475): len = 179616, overlap = 130
PHY-3002 : Step(476): len = 176362, overlap = 140.5
PHY-3002 : Step(477): len = 172889, overlap = 148
PHY-3002 : Step(478): len = 169901, overlap = 160.75
PHY-3002 : Step(479): len = 166308, overlap = 170
PHY-3002 : Step(480): len = 162921, overlap = 176
PHY-3002 : Step(481): len = 160318, overlap = 185.25
PHY-3002 : Step(482): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(483): len = 168730, overlap = 162.25
PHY-3002 : Step(484): len = 175963, overlap = 152
PHY-3002 : Step(485): len = 175484, overlap = 147.75
PHY-3002 : Step(486): len = 175832, overlap = 146
PHY-3002 : Step(487): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(488): len = 184299, overlap = 125
PHY-3002 : Step(489): len = 189468, overlap = 118
PHY-3002 : Step(490): len = 190533, overlap = 117.5
PHY-3002 : Step(491): len = 191999, overlap = 119.75
PHY-3002 : Step(492): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(493): len = 198835, overlap = 115.25
PHY-3002 : Step(494): len = 202248, overlap = 115.75
PHY-3002 : Step(495): len = 203725, overlap = 118.75
PHY-3002 : Step(496): len = 204657, overlap = 120.5
PHY-3002 : Step(497): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(498): len = 210030, overlap = 120.5
PHY-3002 : Step(499): len = 212820, overlap = 117
PHY-3002 : Step(500): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.702531s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (94.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.902125s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(501): len = 216487, overlap = 191
PHY-3002 : Step(502): len = 214748, overlap = 170
PHY-3002 : Step(503): len = 210581, overlap = 162
PHY-3002 : Step(504): len = 203199, overlap = 169
PHY-3002 : Step(505): len = 195547, overlap = 185
PHY-3002 : Step(506): len = 189680, overlap = 189.75
PHY-3002 : Step(507): len = 184687, overlap = 192.75
PHY-3002 : Step(508): len = 180819, overlap = 198.5
PHY-3002 : Step(509): len = 177701, overlap = 201
PHY-3002 : Step(510): len = 175869, overlap = 209.25
PHY-3002 : Step(511): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(512): len = 182209, overlap = 196
PHY-3002 : Step(513): len = 186547, overlap = 185.5
PHY-3002 : Step(514): len = 189713, overlap = 178.25
PHY-3002 : Step(515): len = 190326, overlap = 175.25
PHY-3002 : Step(516): len = 190806, overlap = 176.5
PHY-3002 : Step(517): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(518): len = 197982, overlap = 168.75
PHY-3002 : Step(519): len = 201338, overlap = 156.5
PHY-3002 : Step(520): len = 205279, overlap = 157.75
PHY-3002 : Step(521): len = 207440, overlap = 153.5
PHY-3002 : Step(522): len = 208081, overlap = 153.75
PHY-3002 : Step(523): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(524): len = 213407, overlap = 147.5
PHY-3002 : Step(525): len = 214860, overlap = 145
PHY-3002 : Step(526): len = 218851, overlap = 142.25
PHY-3002 : Step(527): len = 219770, overlap = 137.5
PHY-3002 : Step(528): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(529): len = 223461, overlap = 134.5
PHY-3002 : Step(530): len = 224635, overlap = 131.75
PHY-3002 : Step(531): len = 226786, overlap = 130.75
PHY-3002 : Step(532): len = 227655, overlap = 130.25
PHY-3002 : Step(533): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(534): len = 230073, overlap = 126.25
PHY-3002 : Step(535): len = 231365, overlap = 125.75
PHY-3002 : Step(536): len = 232743, overlap = 123.25
PHY-3002 : Step(537): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(538): len = 234186, overlap = 122.5
PHY-3002 : Step(539): len = 235213, overlap = 124.5
PHY-3002 : Step(540): len = 236220, overlap = 126
PHY-3002 : Step(541): len = 236576, overlap = 124.25
PHY-3002 : Step(542): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.583768s wall, 0.265202s user + 0.140401s system = 0.405603s CPU (69.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.915820s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (69.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.972852s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (91.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(543): len = 239251, overlap = 114.25
PHY-3002 : Step(544): len = 234963, overlap = 113.25
PHY-3002 : Step(545): len = 228971, overlap = 123.75
PHY-3002 : Step(546): len = 225424, overlap = 128
PHY-3002 : Step(547): len = 222893, overlap = 132
PHY-3002 : Step(548): len = 220760, overlap = 136.75
PHY-3002 : Step(549): len = 219881, overlap = 137
PHY-3002 : Step(550): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(551): len = 222699, overlap = 133
PHY-3002 : Step(552): len = 223356, overlap = 131.5
PHY-3002 : Step(553): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(554): len = 227735, overlap = 126.5
PHY-3002 : Step(555): len = 228840, overlap = 122.75
PHY-3002 : Step(556): len = 229778, overlap = 122.75
PHY-3002 : Step(557): len = 230825, overlap = 121.5
PHY-3002 : Step(558): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(559): len = 232806, overlap = 119.25
PHY-3002 : Step(560): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.221975s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (84.3%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  35.084568s wall, 33.087812s user + 1.638011s system = 34.725823s CPU (99.0%)

RUN-1004 : used memory is 500 MB, reserved memory is 583 MB, peak memory is 729 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.768226s wall, 3.494422s user + 0.000000s system = 3.494422s CPU (92.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.070411s wall, 6.520842s user + 0.031200s system = 6.552042s CPU (92.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162171s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.950004s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.115211s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (94.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009526s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (163.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012175s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (128.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.013210s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.012454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 34.988119s wall, 34.445021s user + 0.093601s system = 34.538621s CPU (98.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 25.078633s wall, 23.181749s user + 0.031200s system = 23.212949s CPU (92.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 11.224299s wall, 8.892057s user + 0.000000s system = 8.892057s CPU (79.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 6.213907s wall, 5.085633s user + 0.000000s system = 5.085633s CPU (81.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.133809s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (87.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.531893s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (94.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.327923s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 4.379939s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (69.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 4.173574s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (71.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.473041s wall, 2.839218s user + 0.000000s system = 2.839218s CPU (81.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.951987s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (72.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.259279s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (92.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.923525s wall, 2.854818s user + 0.015600s system = 2.870418s CPU (73.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.361566s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (85.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.163652s wall, 3.057620s user + 0.015600s system = 3.073220s CPU (97.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.962164s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (73.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.085391s wall, 3.463222s user + 0.000000s system = 3.463222s CPU (84.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 6.361653s wall, 5.148033s user + 0.000000s system = 5.148033s CPU (80.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.347014s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (98.9%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  139.035178s wall, 121.945982s user + 0.249602s system = 122.195583s CPU (87.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  150.035553s wall, 132.117247s user + 0.280802s system = 132.398049s CPU (88.2%)

RUN-1004 : used memory is 557 MB, reserved memory is 668 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.447819s wall, 3.010819s user + 0.202801s system = 3.213621s CPU (93.2%)

RUN-1004 : used memory is 572 MB, reserved memory is 668 MB, peak memory is 729 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.626125s wall, 4.243227s user + 0.031200s system = 4.274427s CPU (76.0%)

RUN-1004 : used memory is 564 MB, reserved memory is 725 MB, peak memory is 729 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  15.089156s wall, 19.780927s user + 0.062400s system = 19.843327s CPU (131.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 751 MB, peak memory is 729 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.299481s wall, 1.716011s user + 0.249602s system = 1.965613s CPU (85.5%)

RUN-1004 : used memory is 694 MB, reserved memory is 851 MB, peak memory is 729 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  31.787039s wall, 1.716011s user + 0.218401s system = 1.934412s CPU (6.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 853 MB, peak memory is 729 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.723832s wall, 0.140401s user + 0.062400s system = 0.202801s CPU (2.6%)

RUN-1004 : used memory is 676 MB, reserved memory is 850 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  42.831874s wall, 4.134027s user + 0.624004s system = 4.758031s CPU (11.1%)

RUN-1004 : used memory is 666 MB, reserved memory is 839 MB, peak memory is 729 MB
GUI-1001 : Download success!
