0.6
2016.3
Oct 10 2016
19:46:48
E:/HITCS/principles-of-computer-organization/exp2/ram/ram.sim/sim_1/synth/timing/ram_time_synth.v,1493746600,verilog,,,,glbl;perform,,,,,,,,
E:/HITCS/principles-of-computer-organization/exp2/ram/ram.srcs/sim_1/new/sim_ram.vhd,1493746506,vhdl,,,,sim_ram,,,,,,,,
