

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Aug  7 09:46:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      254|      254|  2.540 us|  2.540 us|  255|  255|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      240|      240|        15|         15|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    309|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    1220|   2304|    -|
|Memory           |        0|    -|      64|     16|    -|
|Multiplexer      |        -|    -|       -|    308|    -|
|Register         |        -|    -|     522|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    1806|   2937|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  182|  296|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U8       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|  586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U7         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fpext_32ns_64_2_no_dsp_1_U6            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U5          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  21| 1220| 2304|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues  |        0|  32|   8|    0|    16|   32|     1|          512|
    |angles_U   |angles   |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  64|  16|    0|    32|   64|     2|         1024|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_322_p2     |         +|   0|  0|  13|           5|           1|
    |and_ln21_fu_272_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_376_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_1_fu_260_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln21_fu_254_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln33_fu_328_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln35_1_fu_364_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_fu_358_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln21_fu_266_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_370_p2      |        or|   0|  0|   2|           1|           1|
    |angle_fu_314_p3        |    select|   0|  0|  32|           1|          30|
    |c_x_1_fu_300_p3        |    select|   0|  0|  32|           1|          32|
    |c_y_1_fu_307_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln41_fu_382_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln42_fu_390_p3  |    select|   0|  0|  32|           1|          30|
    |xor_ln24_fu_280_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln28_fu_290_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 309|         145|         239|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |angle_1_reg_155    |    9|          2|   32|         64|
    |ap_NS_fsm          |  134|         30|    1|         30|
    |c_x_4_reg_175      |    9|          2|   32|         64|
    |c_y_2_reg_165      |    9|          2|   32|         64|
    |grp_fu_185_opcode  |   14|          3|    2|          6|
    |grp_fu_185_p0      |   14|          3|   32|         96|
    |grp_fu_185_p1      |   14|          3|   32|         96|
    |grp_fu_196_p0      |   20|          4|   32|        128|
    |grp_fu_196_p1      |   20|          4|   32|        128|
    |grp_fu_200_p0      |   14|          3|   32|         96|
    |grp_fu_200_p1      |   14|          3|   32|         96|
    |grp_fu_213_opcode  |   14|          3|    5|         15|
    |grp_fu_213_p0      |   14|          3|   32|         96|
    |i_reg_144          |    9|          2|    5|         10|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  308|         67|  333|        989|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |Kvalues_load_reg_465  |  32|   0|   32|          0|
    |add_ln33_reg_441      |   5|   0|    5|          0|
    |and_ln35_reg_459      |   1|   0|    1|          0|
    |angle_1_reg_155       |  32|   0|   32|          0|
    |angle_2_reg_492       |  32|   0|   32|          0|
    |angles_load_reg_471   |  32|   0|   32|          0|
    |ap_CS_fsm             |  29|   0|   29|          0|
    |c_x_4_reg_175         |  32|   0|   32|          0|
    |c_y_2_reg_165         |  32|   0|   32|          0|
    |conv1_reg_507         |  64|   0|   64|          0|
    |i_reg_144             |   5|   0|    5|          0|
    |mul1_reg_512          |  64|   0|   64|          0|
    |mul4_reg_487          |  32|   0|   32|          0|
    |reg_225               |  32|   0|   32|          0|
    |reg_231               |  32|   0|   32|          0|
    |select_ln42_reg_481   |   1|   0|   32|         31|
    |tmp_1_reg_421         |   1|   0|    1|          0|
    |x_read_reg_415        |  32|   0|   32|          0|
    |y_read_reg_408        |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 522|   0|  553|         31|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|         s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|         s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
+-----------------------+-----+-----+--------------+----------------+--------------+

