

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:48:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4655|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   272|       0|    1524|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    1518|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   272|    1518|    6296|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    10|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U32  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U33  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U34  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U35  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U36  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_8_3_64_1_1_U40         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U44         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U45         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U47         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U49         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U51         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U53         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_63_1_1_U46         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U48         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U50         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U52         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U54         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U55         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U41         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U42         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U43         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 272|  0|1524|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln44_1_fu_868_p2         |         +|   0|  0|  128|         128|         128|
    |add_ln44_fu_862_p2           |         +|   0|  0|  128|         128|         128|
    |add_ln54_10_fu_1414_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_11_fu_1420_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_12_fu_1497_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_13_fu_1503_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_14_fu_1566_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_15_fu_1572_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln54_1_fu_940_p2         |         +|   0|  0|  128|         128|         128|
    |add_ln54_2_fu_1016_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_3_fu_1022_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_4_fu_1113_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_5_fu_1119_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_6_fu_1210_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_7_fu_1216_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_8_fu_1307_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_9_fu_1313_p2        |         +|   0|  0|  128|         128|         128|
    |add_ln54_fu_934_p2           |         +|   0|  0|  128|         128|         128|
    |indvars_iv_next21_fu_596_p2  |         +|   0|  0|   12|           4|           2|
    |sub_ln39_fu_564_p2           |         -|   0|  0|   12|           5|           4|
    |sub_ln54_1_fu_750_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln54_2_fu_776_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln54_3_fu_676_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln54_4_fu_692_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln54_5_fu_708_p2         |         -|   0|  0|   12|           4|           4|
    |sub_ln54_fu_734_p2           |         -|   0|  0|   12|           4|           4|
    |and_ln44_fu_857_p2           |       and|   0|  0|  128|         128|         128|
    |and_ln54_10_fu_1408_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln54_11_fu_1477_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln54_12_fu_1491_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln54_13_fu_1560_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln54_1_fu_991_p2         |       and|   0|  0|  128|         128|         128|
    |and_ln54_2_fu_1010_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_3_fu_1093_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_4_fu_1107_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_5_fu_1190_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_6_fu_1204_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_7_fu_1287_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_8_fu_1301_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_9_fu_1394_p2        |       and|   0|  0|  128|         128|         128|
    |and_ln54_fu_928_p2           |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_558_p2          |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln44_fu_844_p2          |      icmp|   0|  0|   12|           4|           5|
    |icmp_ln52_1_fu_682_p2        |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_2_fu_698_p2        |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln52_3_fu_724_p2        |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln52_4_fu_740_p2        |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln52_5_fu_766_p2        |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln52_fu_658_p2          |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_1_fu_1178_p2       |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_2_fu_1275_p2       |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_3_fu_1381_p2       |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln54_4_fu_782_p2        |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln54_5_fu_1465_p2       |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln54_6_fu_1546_p2       |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln54_fu_1081_p2         |      icmp|   0|  0|   12|           4|           3|
    |select_ln44_fu_849_p3        |    select|   0|  0|    2|           1|           2|
    |select_ln52_fu_946_p3        |    select|   0|  0|   62|           1|          63|
    |select_ln53_fu_664_p3        |    select|   0|  0|    5|           1|           3|
    |select_ln54_10_fu_1387_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln54_11_fu_1400_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln54_12_fu_1470_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln54_13_fu_1483_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln54_14_fu_1552_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln54_1_fu_921_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln54_2_fu_984_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln54_3_fu_1002_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_4_fu_1086_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_5_fu_1099_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_6_fu_1183_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_7_fu_1196_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_8_fu_1280_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_9_fu_1293_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln54_fu_1455_p3       |    select|   0|  0|   64|           1|          64|
    |ap_enable_pp0                |       xor|   0|  0|    2|           1|           2|
    |xor_ln54_fu_997_p2           |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 4655|        4331|        4453|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add6812_fu_156           |   9|          2|  128|        256|
    |add68_113_fu_160         |   9|          2|  128|        256|
    |add68_214_fu_164         |   9|          2|  128|        256|
    |add68_315_fu_168         |   9|          2|  128|        256|
    |add68_416_fu_172         |   9|          2|  128|        256|
    |add68_517_fu_176         |   9|          2|  128|        256|
    |add68_618_fu_180         |   9|          2|  128|        256|
    |add68_719_fu_184         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |empty_fu_152             |   9|          2|  128|        256|
    |i_fu_188                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1162|       2324|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add6812_fu_156           |  128|   0|  128|          0|
    |add68_113_fu_160         |  128|   0|  128|          0|
    |add68_214_fu_164         |  128|   0|  128|          0|
    |add68_315_fu_168         |  128|   0|  128|          0|
    |add68_416_fu_172         |  128|   0|  128|          0|
    |add68_517_fu_176         |  128|   0|  128|          0|
    |add68_618_fu_180         |  128|   0|  128|          0|
    |add68_719_fu_184         |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |conv39_cast_reg_1889     |   64|   0|  128|         64|
    |conv58_cast_reg_1894     |   64|   0|  128|         64|
    |empty_fu_152             |  128|   0|  128|          0|
    |i_1_reg_1899             |    4|   0|    4|          0|
    |i_fu_188                 |    4|   0|    4|          0|
    |icmp_ln52_1_reg_1956     |    1|   0|    1|          0|
    |icmp_ln52_2_reg_1966     |    1|   0|    1|          0|
    |icmp_ln52_3_reg_1976     |    1|   0|    1|          0|
    |icmp_ln52_4_reg_1986     |    1|   0|    1|          0|
    |icmp_ln52_5_reg_1996     |    1|   0|    1|          0|
    |icmp_ln52_reg_1946       |    1|   0|    1|          0|
    |icmp_ln54_4_reg_2006     |    1|   0|    1|          0|
    |sub_ln54_1_reg_1991      |    4|   0|    4|          0|
    |sub_ln54_2_reg_2001      |    4|   0|    4|          0|
    |sub_ln54_3_reg_1951      |    4|   0|    4|          0|
    |sub_ln54_4_reg_1961      |    4|   0|    4|          0|
    |sub_ln54_5_reg_1971      |    4|   0|    4|          0|
    |sub_ln54_reg_1981        |    4|   0|    4|          0|
    |tmp_16_reg_1940          |    1|   0|    1|          0|
    |tmp_2_reg_1930           |   64|   0|   64|          0|
    |tmp_3_reg_1935           |   64|   0|   64|          0|
    |tmp_reg_1925             |   64|   0|   64|          0|
    |trunc_ln44_reg_1915      |    3|   0|    3|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1518|   0| 1646|        128|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_reload         |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg1_r_1_reload       |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload       |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload       |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload       |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload       |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload       |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload       |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_1_reload       |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload       |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload       |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload       |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload       |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload       |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload       |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload       |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|mul40                 |   in|  128|     ap_none|                          mul40|        scalar|
|arg1_r_8_reload       |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload         |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|conv58                |   in|   64|     ap_none|                         conv58|        scalar|
|arg2_r_7_cast         |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast         |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast         |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast         |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast         |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast         |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast         |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast         |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|conv39                |   in|   64|     ap_none|                         conv39|        scalar|
|add68_719_out         |  out|  128|      ap_vld|                  add68_719_out|       pointer|
|add68_719_out_ap_vld  |  out|    1|      ap_vld|                  add68_719_out|       pointer|
|add68_618_out         |  out|  128|      ap_vld|                  add68_618_out|       pointer|
|add68_618_out_ap_vld  |  out|    1|      ap_vld|                  add68_618_out|       pointer|
|add68_517_out         |  out|  128|      ap_vld|                  add68_517_out|       pointer|
|add68_517_out_ap_vld  |  out|    1|      ap_vld|                  add68_517_out|       pointer|
|add68_416_out         |  out|  128|      ap_vld|                  add68_416_out|       pointer|
|add68_416_out_ap_vld  |  out|    1|      ap_vld|                  add68_416_out|       pointer|
|add68_315_out         |  out|  128|      ap_vld|                  add68_315_out|       pointer|
|add68_315_out_ap_vld  |  out|    1|      ap_vld|                  add68_315_out|       pointer|
|add68_214_out         |  out|  128|      ap_vld|                  add68_214_out|       pointer|
|add68_214_out_ap_vld  |  out|    1|      ap_vld|                  add68_214_out|       pointer|
|add68_113_out         |  out|  128|      ap_vld|                  add68_113_out|       pointer|
|add68_113_out_ap_vld  |  out|    1|      ap_vld|                  add68_113_out|       pointer|
|add6812_out           |  out|  128|      ap_vld|                    add6812_out|       pointer|
|add6812_out_ap_vld    |  out|    1|      ap_vld|                    add6812_out|       pointer|
|p_out                 |  out|  128|      ap_vld|                          p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|                          p_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

