{"vcs1":{"timestamp_begin":1731066523.902468107, "rt":1.77, "ut":0.51, "st":0.30}}
{"vcselab":{"timestamp_begin":1731066525.771993975, "rt":1.50, "ut":0.27, "st":0.23}}
{"link":{"timestamp_begin":1731066527.362083164, "rt":0.40, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731066523.086769820}
{"VCS_COMP_START_TIME": 1731066523.086769820}
{"VCS_COMP_END_TIME": 1731066529.139285009}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330480}}
{"stitch_vcselab": {"peak_mem": 231540}}
