<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="2" update_time="1612979307"/>
            <Task name="Promgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1612979218">
            <Task name="Map" build_result="0" update_result="2" update_time="1612979218"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1612979266">
            <Task name="PAR" build_result="0" update_result="2" update_time="1612979266"/>
            <Task name="PARTrace" build_result="0" update_result="2" update_time="1612979270"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1612979217">
            <Task name="Synplify_Synthesis" build_result="0" update_result="2" update_time="1612979217"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1612979396"/>
        </Milestone>
        <Milestone name="Translate" build_result="0" build_time="1612979217">
            <Task name="Translate" build_result="0" update_result="2" update_time="1612979217"/>
        </Milestone>
        <Report name="DVI_impl1.bgn" last_build_time="1612979307" last_build_size="3869"/>
        <Report name="DVI_impl1.bit" last_build_time="1612979307" last_build_size="2388129"/>
        <Report name="DVI_impl1.edi" last_build_time="1612979215" last_build_size="42177"/>
        <Report name="DVI_impl1.ncd" last_build_time="1612979266" last_build_size="53024"/>
        <Report name="DVI_impl1.ngd" last_build_time="1612979217" last_build_size="53576"/>
        <Report name="DVI_impl1.twr" last_build_time="1612979269" last_build_size="47071"/>
        <Report name="DVI_impl1_map.ncd" last_build_time="1612979218" last_build_size="42817"/>
    </Strategy>
</BuildStatus>
