{"position": "Power Management Validation Engineer", "company": "Intel Corporation", "profiles": ["Summary Passionate Engineer and lifelong learner with an interest in identifying and solving unique and challenging problems through the use of my constantly expanding hardware and software skill set.  \n \nCareer Exposure: Computer Architecture, Operating Systems, Hardware Validation, Embedded System Design, MultiMedia Digital Signal Processing, and Web Application development.  \n \nKnown Programming Languages (in order of proficiency): Python, C++, C, C#, JavaScript, Verilog, Perl, Html(5), Matlab, VHDL, Mathematica, Octave, Bash.  \n \nCareer Related Hobbies: Django Web application development, Computer Vision theory, Machine Learning theory, Data Mining. Summary Passionate Engineer and lifelong learner with an interest in identifying and solving unique and challenging problems through the use of my constantly expanding hardware and software skill set.  \n \nCareer Exposure: Computer Architecture, Operating Systems, Hardware Validation, Embedded System Design, MultiMedia Digital Signal Processing, and Web Application development.  \n \nKnown Programming Languages (in order of proficiency): Python, C++, C, C#, JavaScript, Verilog, Perl, Html(5), Matlab, VHDL, Mathematica, Octave, Bash.  \n \nCareer Related Hobbies: Django Web application development, Computer Vision theory, Machine Learning theory, Data Mining. Passionate Engineer and lifelong learner with an interest in identifying and solving unique and challenging problems through the use of my constantly expanding hardware and software skill set.  \n \nCareer Exposure: Computer Architecture, Operating Systems, Hardware Validation, Embedded System Design, MultiMedia Digital Signal Processing, and Web Application development.  \n \nKnown Programming Languages (in order of proficiency): Python, C++, C, C#, JavaScript, Verilog, Perl, Html(5), Matlab, VHDL, Mathematica, Octave, Bash.  \n \nCareer Related Hobbies: Django Web application development, Computer Vision theory, Machine Learning theory, Data Mining. Passionate Engineer and lifelong learner with an interest in identifying and solving unique and challenging problems through the use of my constantly expanding hardware and software skill set.  \n \nCareer Exposure: Computer Architecture, Operating Systems, Hardware Validation, Embedded System Design, MultiMedia Digital Signal Processing, and Web Application development.  \n \nKnown Programming Languages (in order of proficiency): Python, C++, C, C#, JavaScript, Verilog, Perl, Html(5), Matlab, VHDL, Mathematica, Octave, Bash.  \n \nCareer Related Hobbies: Django Web application development, Computer Vision theory, Machine Learning theory, Data Mining. Experience Power Management Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Tools & Automation Software Engineer Qualcomm March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area \u2022 Support development and maintenance for 12 unique Qualcomm software tools of varying languages (C#, Perl, Python, C++) through the entire cycle of development, deployment, and maintenance \n\u2022 Develop using C# and MVC in an Agile based software development environment with a focus on Test Driven Development and Domain-driven design \n\u2022 Requires detailed understanding of Git and Perforce Version Control Systems DSP Firmware Engineer Qualcomm January 2013  \u2013  March 2014  (1 year 3 months) Greater San Diego Area \u2022 Analyzed & debugged DSP voice processing related customer issues through the use of Jtag hardware debuggers, in house debugging & logging software, and a GCC related toolchain \n\u2022 Created an automation & text mining Python script for the integration of voice quality testing into the test framework \n\u2022 Reworked & optimized sections of voice algorithm assembly & C code to remove compiler warnings and reduce memory footprint Validation Engineer Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) United States \u2022 Served as a validation engineer working on the latest Intel processor of the time \n\u2022 Assigned a specific project to investigate and improve circuit validation and identify flaws within the system \n\u2022 Gained valuable experience with Hardware debugging, the Intel Architecture, Verilog HDL, and project management Software Engineering Intern ThermoAnalytics, Inc. May 2011  \u2013  December 2011  (8 months) \u2022 Developed CAE Thermal Imaging and Simulation software within an Agile based software development team using C++ as the primary language \n\u2022 Utilized the QT UI framework as well as Bash, C Shell, Javascript, & Perl scripting languages \n\u2022 Developed on Linux system with software compatibility concerns for Windows, Linux, Solaris, and dated Unix platforms Electrical Engineering Intern Nova-Tech Engineering May 2010  \u2013  August 2010  (4 months) \u2022 Soldered and tested PCB's to working capability \n\u2022 Developed Internet camera based, motion capture video of a new project prototype being built \n\u2022 Built and tested Nema17 stepper motors according to specifications Power Management Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Power Management Validation Engineer Intel Corporation March 2015  \u2013 Present (6 months) Tools & Automation Software Engineer Qualcomm March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area \u2022 Support development and maintenance for 12 unique Qualcomm software tools of varying languages (C#, Perl, Python, C++) through the entire cycle of development, deployment, and maintenance \n\u2022 Develop using C# and MVC in an Agile based software development environment with a focus on Test Driven Development and Domain-driven design \n\u2022 Requires detailed understanding of Git and Perforce Version Control Systems Tools & Automation Software Engineer Qualcomm March 2014  \u2013  May 2015  (1 year 3 months) Greater San Diego Area \u2022 Support development and maintenance for 12 unique Qualcomm software tools of varying languages (C#, Perl, Python, C++) through the entire cycle of development, deployment, and maintenance \n\u2022 Develop using C# and MVC in an Agile based software development environment with a focus on Test Driven Development and Domain-driven design \n\u2022 Requires detailed understanding of Git and Perforce Version Control Systems DSP Firmware Engineer Qualcomm January 2013  \u2013  March 2014  (1 year 3 months) Greater San Diego Area \u2022 Analyzed & debugged DSP voice processing related customer issues through the use of Jtag hardware debuggers, in house debugging & logging software, and a GCC related toolchain \n\u2022 Created an automation & text mining Python script for the integration of voice quality testing into the test framework \n\u2022 Reworked & optimized sections of voice algorithm assembly & C code to remove compiler warnings and reduce memory footprint DSP Firmware Engineer Qualcomm January 2013  \u2013  March 2014  (1 year 3 months) Greater San Diego Area \u2022 Analyzed & debugged DSP voice processing related customer issues through the use of Jtag hardware debuggers, in house debugging & logging software, and a GCC related toolchain \n\u2022 Created an automation & text mining Python script for the integration of voice quality testing into the test framework \n\u2022 Reworked & optimized sections of voice algorithm assembly & C code to remove compiler warnings and reduce memory footprint Validation Engineer Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) United States \u2022 Served as a validation engineer working on the latest Intel processor of the time \n\u2022 Assigned a specific project to investigate and improve circuit validation and identify flaws within the system \n\u2022 Gained valuable experience with Hardware debugging, the Intel Architecture, Verilog HDL, and project management Validation Engineer Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) United States \u2022 Served as a validation engineer working on the latest Intel processor of the time \n\u2022 Assigned a specific project to investigate and improve circuit validation and identify flaws within the system \n\u2022 Gained valuable experience with Hardware debugging, the Intel Architecture, Verilog HDL, and project management Software Engineering Intern ThermoAnalytics, Inc. May 2011  \u2013  December 2011  (8 months) \u2022 Developed CAE Thermal Imaging and Simulation software within an Agile based software development team using C++ as the primary language \n\u2022 Utilized the QT UI framework as well as Bash, C Shell, Javascript, & Perl scripting languages \n\u2022 Developed on Linux system with software compatibility concerns for Windows, Linux, Solaris, and dated Unix platforms Software Engineering Intern ThermoAnalytics, Inc. May 2011  \u2013  December 2011  (8 months) \u2022 Developed CAE Thermal Imaging and Simulation software within an Agile based software development team using C++ as the primary language \n\u2022 Utilized the QT UI framework as well as Bash, C Shell, Javascript, & Perl scripting languages \n\u2022 Developed on Linux system with software compatibility concerns for Windows, Linux, Solaris, and dated Unix platforms Electrical Engineering Intern Nova-Tech Engineering May 2010  \u2013  August 2010  (4 months) \u2022 Soldered and tested PCB's to working capability \n\u2022 Developed Internet camera based, motion capture video of a new project prototype being built \n\u2022 Built and tested Nema17 stepper motors according to specifications Electrical Engineering Intern Nova-Tech Engineering May 2010  \u2013  August 2010  (4 months) \u2022 Soldered and tested PCB's to working capability \n\u2022 Developed Internet camera based, motion capture video of a new project prototype being built \n\u2022 Built and tested Nema17 stepper motors according to specifications Languages   Skills Python C C++ Perl Linux Django C# JavaScript Software Development Web Development Leadership Computer Architecture Agile Methodolgy Git Perforce OpenCV Subversion Agilent 8960 Cadence HTML 5 Embedded Systems Web Scraping Logic Design Operating Systems PostgreSQL Software Design Object Oriented Design Web Applications Bash P Spice Visual Studio Design Patterns Verilog Entity Framework Object Detection Verdi jQuery Object Recognition Web Service Development ASP.NET MVC VHDL Software Engineering Debugging Testing Unix Firmware Digital Signal... See 32+ \u00a0 \u00a0 See less Skills  Python C C++ Perl Linux Django C# JavaScript Software Development Web Development Leadership Computer Architecture Agile Methodolgy Git Perforce OpenCV Subversion Agilent 8960 Cadence HTML 5 Embedded Systems Web Scraping Logic Design Operating Systems PostgreSQL Software Design Object Oriented Design Web Applications Bash P Spice Visual Studio Design Patterns Verilog Entity Framework Object Detection Verdi jQuery Object Recognition Web Service Development ASP.NET MVC VHDL Software Engineering Debugging Testing Unix Firmware Digital Signal... See 32+ \u00a0 \u00a0 See less Python C C++ Perl Linux Django C# JavaScript Software Development Web Development Leadership Computer Architecture Agile Methodolgy Git Perforce OpenCV Subversion Agilent 8960 Cadence HTML 5 Embedded Systems Web Scraping Logic Design Operating Systems PostgreSQL Software Design Object Oriented Design Web Applications Bash P Spice Visual Studio Design Patterns Verilog Entity Framework Object Detection Verdi jQuery Object Recognition Web Service Development ASP.NET MVC VHDL Software Engineering Debugging Testing Unix Firmware Digital Signal... See 32+ \u00a0 \u00a0 See less Python C C++ Perl Linux Django C# JavaScript Software Development Web Development Leadership Computer Architecture Agile Methodolgy Git Perforce OpenCV Subversion Agilent 8960 Cadence HTML 5 Embedded Systems Web Scraping Logic Design Operating Systems PostgreSQL Software Design Object Oriented Design Web Applications Bash P Spice Visual Studio Design Patterns Verilog Entity Framework Object Detection Verdi jQuery Object Recognition Web Service Development ASP.NET MVC VHDL Software Engineering Debugging Testing Unix Firmware Digital Signal... See 32+ \u00a0 \u00a0 See less Education University of Minnesota-Duluth Bachelor's Degree,  Electrical and Computer Engineering , 3.94/4.0 2008  \u2013 2012 Activities and Societies:\u00a0 Resident Advisor\nActive Tau Beta Pi Engineering Society Member\nUMD Club Baseball\nUMD Co-ed Basketball Intramurals MACCRAY High School 3.99/4.0 2004  \u2013 2008 Activities and Societies:\u00a0 Baseball ,  Basketball ,  Football University of Minnesota-Duluth Bachelor's Degree,  Electrical and Computer Engineering , 3.94/4.0 2008  \u2013 2012 Activities and Societies:\u00a0 Resident Advisor\nActive Tau Beta Pi Engineering Society Member\nUMD Club Baseball\nUMD Co-ed Basketball Intramurals University of Minnesota-Duluth Bachelor's Degree,  Electrical and Computer Engineering , 3.94/4.0 2008  \u2013 2012 Activities and Societies:\u00a0 Resident Advisor\nActive Tau Beta Pi Engineering Society Member\nUMD Club Baseball\nUMD Co-ed Basketball Intramurals University of Minnesota-Duluth Bachelor's Degree,  Electrical and Computer Engineering , 3.94/4.0 2008  \u2013 2012 Activities and Societies:\u00a0 Resident Advisor\nActive Tau Beta Pi Engineering Society Member\nUMD Club Baseball\nUMD Co-ed Basketball Intramurals MACCRAY High School 3.99/4.0 2004  \u2013 2008 Activities and Societies:\u00a0 Baseball ,  Basketball ,  Football MACCRAY High School 3.99/4.0 2004  \u2013 2008 Activities and Societies:\u00a0 Baseball ,  Basketball ,  Football MACCRAY High School 3.99/4.0 2004  \u2013 2008 Activities and Societies:\u00a0 Baseball ,  Basketball ,  Football Honors & Awards ", "Experience Power Management Validation Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Park Azorim, Petah Tikva NOC opereator Hot Mobile December 2011  \u2013  June 2014  (2 years 7 months) Airport City, Israel Network monitoring, incident response, communications management, reporting. Guided Missiles Technician Israeli Air Force August 2006  \u2013  February 2010  (3 years 7 months) Power Management Validation Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Park Azorim, Petah Tikva Power Management Validation Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Park Azorim, Petah Tikva NOC opereator Hot Mobile December 2011  \u2013  June 2014  (2 years 7 months) Airport City, Israel Network monitoring, incident response, communications management, reporting. NOC opereator Hot Mobile December 2011  \u2013  June 2014  (2 years 7 months) Airport City, Israel Network monitoring, incident response, communications management, reporting. Guided Missiles Technician Israeli Air Force August 2006  \u2013  February 2010  (3 years 7 months) Guided Missiles Technician Israeli Air Force August 2006  \u2013  February 2010  (3 years 7 months) Languages English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Telecommunications Windows Cellular Communications UMTS 3G Mobile Communications Network Design RF SS7 WiMAX Matlab TCP/IP Integration Linux Skills  Telecommunications Windows Cellular Communications UMTS 3G Mobile Communications Network Design RF SS7 WiMAX Matlab TCP/IP Integration Linux Telecommunications Windows Cellular Communications UMTS 3G Mobile Communications Network Design RF SS7 WiMAX Matlab TCP/IP Integration Linux Telecommunications Windows Cellular Communications UMTS 3G Mobile Communications Network Design RF SS7 WiMAX Matlab TCP/IP Integration Linux Education HIT - Holon Institute of Technology B.Sc.Electronics Engineering,  Communication , 92 2011  \u2013 2015 IAF (Israeli Air Force) Technology College Practical Electrical Engineer , 97 2004  \u2013 2006 HIT - Holon Institute of Technology B.Sc.Electronics Engineering,  Communication , 92 2011  \u2013 2015 HIT - Holon Institute of Technology B.Sc.Electronics Engineering,  Communication , 92 2011  \u2013 2015 HIT - Holon Institute of Technology B.Sc.Electronics Engineering,  Communication , 92 2011  \u2013 2015 IAF (Israeli Air Force) Technology College Practical Electrical Engineer , 97 2004  \u2013 2006 IAF (Israeli Air Force) Technology College Practical Electrical Engineer , 97 2004  \u2013 2006 IAF (Israeli Air Force) Technology College Practical Electrical Engineer , 97 2004  \u2013 2006 ", "Experience Power Management Validation Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Power Management Architect Intel Corporation October 2009  \u2013  January 2014  (4 years 4 months) Low Power Design and Debug Engineer Intel Corporation May 1995  \u2013  October 2009  (14 years 6 months) Power Management Validation Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Power Management Validation Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Power Management Architect Intel Corporation October 2009  \u2013  January 2014  (4 years 4 months) Power Management Architect Intel Corporation October 2009  \u2013  January 2014  (4 years 4 months) Low Power Design and Debug Engineer Intel Corporation May 1995  \u2013  October 2009  (14 years 6 months) Low Power Design and Debug Engineer Intel Corporation May 1995  \u2013  October 2009  (14 years 6 months) Skills ASIC Debugging Low-power Design Processors RTL design Semiconductors SoC Static Timing Analysis VLSI Verilog Power Management Skills  ASIC Debugging Low-power Design Processors RTL design Semiconductors SoC Static Timing Analysis VLSI Verilog Power Management ASIC Debugging Low-power Design Processors RTL design Semiconductors SoC Static Timing Analysis VLSI Verilog Power Management ASIC Debugging Low-power Design Processors RTL design Semiconductors SoC Static Timing Analysis VLSI Verilog Power Management Education University of Rochester Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1992  \u2013 1995 University of Rochester Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1992  \u2013 1995 University of Rochester Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1992  \u2013 1995 University of Rochester Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 1992  \u2013 1995 ", "Summary \u2022\tMaster at computer science (PhD candidate) \n\u2022\tabout 12 years of CPU industry experience  \n\u2022\t6 years of CPU architecture experience  \n\u2022\t6 years of power-management validation experience  \n\u2022\tExperience with chip and board-level power delivery \n\u2022\tExperience with Performance and Power measurement and analysis \n\u2022\tExpert in LLVM compiler and low power compiler techniques \n\u2022\tReceived Intel Achievement Award (Highest Award at Intel) on Power Architecture  \n\u2022\tProficient in C and C++ and scripting languages Summary \u2022\tMaster at computer science (PhD candidate) \n\u2022\tabout 12 years of CPU industry experience  \n\u2022\t6 years of CPU architecture experience  \n\u2022\t6 years of power-management validation experience  \n\u2022\tExperience with chip and board-level power delivery \n\u2022\tExperience with Performance and Power measurement and analysis \n\u2022\tExpert in LLVM compiler and low power compiler techniques \n\u2022\tReceived Intel Achievement Award (Highest Award at Intel) on Power Architecture  \n\u2022\tProficient in C and C++ and scripting languages \u2022\tMaster at computer science (PhD candidate) \n\u2022\tabout 12 years of CPU industry experience  \n\u2022\t6 years of CPU architecture experience  \n\u2022\t6 years of power-management validation experience  \n\u2022\tExperience with chip and board-level power delivery \n\u2022\tExperience with Performance and Power measurement and analysis \n\u2022\tExpert in LLVM compiler and low power compiler techniques \n\u2022\tReceived Intel Achievement Award (Highest Award at Intel) on Power Architecture  \n\u2022\tProficient in C and C++ and scripting languages \u2022\tMaster at computer science (PhD candidate) \n\u2022\tabout 12 years of CPU industry experience  \n\u2022\t6 years of CPU architecture experience  \n\u2022\t6 years of power-management validation experience  \n\u2022\tExperience with chip and board-level power delivery \n\u2022\tExperience with Performance and Power measurement and analysis \n\u2022\tExpert in LLVM compiler and low power compiler techniques \n\u2022\tReceived Intel Achievement Award (Highest Award at Intel) on Power Architecture  \n\u2022\tProficient in C and C++ and scripting languages Experience CPU Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) CPU uncore Architect, This role includes: \n\u2022\tWorking on the definition of the CPU interconnect requirements and specification of the Intel client CPU.  \n\u2022\tWorking on definition the requirements and specification for integrating USB sub-system into Intel client CPU. \n\u2022\tWorking on definition the requirements and specification for integrating IPs into the CPU uncore. \n Power and Performance Architect Intel Corporation January 2010  \u2013  July 2014  (4 years 7 months) Israel Power management architect for the next generation ultrabook Intel processors. \nWorking on innovating and defining new features, algorithms, flows, power delivery solutions, chipset and platform components management in order to meet all day battery life for next generation ultrabook Intel processors. \n- Architectural definition of the CPU, Chipset and Platform power management features  \n- High Level Architectural Specification owner of CPU C-states & S-states  \n- Inter and Intra department Collaboration with design, validation chipset and platform teams \n- Developing, improving and innovating features for low power \n \nThe work includes: reviewing competitive SOCs power data and build strategy for better power targets, cross site (Israel, USA, and India) work, collaboration and many business trips to work and sync with the several teams, work with OS and driver teams, system level (CPU/GPU/Memory/IOs/Display/Imaging/...) power feature to reduce overall energy at interesting mobile scenarios (Video playback, Video conferencing, Video capturing, connected-standby, ...) Power Management Validation Engineer Intel Corporation January 2005  \u2013  January 2010  (5 years 1 month) Israel Power Management Validation Engineer, worked on validating CPU power management features, in additional to interaction with platform and chipset. \ngained knowledge on architecture and micro-architecture of Intel CPU and chipset \nworked with various validation and design tools to make sure that the power management features are implemented correctly according to the specification  \nDuring my work as Validation Engineer I have gained the required tools, knowledge, qualification and high level view that contributed much to my success as architect Power Management Validation Student Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) I was student for Msc in computer science when started to work at Intel at the Power Management Validation team. \nLearned Intel architecture micro-architecture and validation technologies.  \nWorked on the validation of CPU Power Management features CPU Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) CPU uncore Architect, This role includes: \n\u2022\tWorking on the definition of the CPU interconnect requirements and specification of the Intel client CPU.  \n\u2022\tWorking on definition the requirements and specification for integrating USB sub-system into Intel client CPU. \n\u2022\tWorking on definition the requirements and specification for integrating IPs into the CPU uncore. \n CPU Architect Intel Corporation July 2014  \u2013 Present (1 year 2 months) CPU uncore Architect, This role includes: \n\u2022\tWorking on the definition of the CPU interconnect requirements and specification of the Intel client CPU.  \n\u2022\tWorking on definition the requirements and specification for integrating USB sub-system into Intel client CPU. \n\u2022\tWorking on definition the requirements and specification for integrating IPs into the CPU uncore. \n Power and Performance Architect Intel Corporation January 2010  \u2013  July 2014  (4 years 7 months) Israel Power management architect for the next generation ultrabook Intel processors. \nWorking on innovating and defining new features, algorithms, flows, power delivery solutions, chipset and platform components management in order to meet all day battery life for next generation ultrabook Intel processors. \n- Architectural definition of the CPU, Chipset and Platform power management features  \n- High Level Architectural Specification owner of CPU C-states & S-states  \n- Inter and Intra department Collaboration with design, validation chipset and platform teams \n- Developing, improving and innovating features for low power \n \nThe work includes: reviewing competitive SOCs power data and build strategy for better power targets, cross site (Israel, USA, and India) work, collaboration and many business trips to work and sync with the several teams, work with OS and driver teams, system level (CPU/GPU/Memory/IOs/Display/Imaging/...) power feature to reduce overall energy at interesting mobile scenarios (Video playback, Video conferencing, Video capturing, connected-standby, ...) Power and Performance Architect Intel Corporation January 2010  \u2013  July 2014  (4 years 7 months) Israel Power management architect for the next generation ultrabook Intel processors. \nWorking on innovating and defining new features, algorithms, flows, power delivery solutions, chipset and platform components management in order to meet all day battery life for next generation ultrabook Intel processors. \n- Architectural definition of the CPU, Chipset and Platform power management features  \n- High Level Architectural Specification owner of CPU C-states & S-states  \n- Inter and Intra department Collaboration with design, validation chipset and platform teams \n- Developing, improving and innovating features for low power \n \nThe work includes: reviewing competitive SOCs power data and build strategy for better power targets, cross site (Israel, USA, and India) work, collaboration and many business trips to work and sync with the several teams, work with OS and driver teams, system level (CPU/GPU/Memory/IOs/Display/Imaging/...) power feature to reduce overall energy at interesting mobile scenarios (Video playback, Video conferencing, Video capturing, connected-standby, ...) Power Management Validation Engineer Intel Corporation January 2005  \u2013  January 2010  (5 years 1 month) Israel Power Management Validation Engineer, worked on validating CPU power management features, in additional to interaction with platform and chipset. \ngained knowledge on architecture and micro-architecture of Intel CPU and chipset \nworked with various validation and design tools to make sure that the power management features are implemented correctly according to the specification  \nDuring my work as Validation Engineer I have gained the required tools, knowledge, qualification and high level view that contributed much to my success as architect Power Management Validation Engineer Intel Corporation January 2005  \u2013  January 2010  (5 years 1 month) Israel Power Management Validation Engineer, worked on validating CPU power management features, in additional to interaction with platform and chipset. \ngained knowledge on architecture and micro-architecture of Intel CPU and chipset \nworked with various validation and design tools to make sure that the power management features are implemented correctly according to the specification  \nDuring my work as Validation Engineer I have gained the required tools, knowledge, qualification and high level view that contributed much to my success as architect Power Management Validation Student Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) I was student for Msc in computer science when started to work at Intel at the Power Management Validation team. \nLearned Intel architecture micro-architecture and validation technologies.  \nWorked on the validation of CPU Power Management features Power Management Validation Student Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) I was student for Msc in computer science when started to work at Intel at the Power Management Validation team. \nLearned Intel architecture micro-architecture and validation technologies.  \nWorked on the validation of CPU Power Management features Languages English Arabic Hebrew English Arabic Hebrew English Arabic Hebrew Skills Computer Architecture Processors SoC Functional Verification VLSI Microprocessors Verilog Debugging Intel Hardware Architecture Power Management Low-power Design Validation Voltage Regulator Power Delivery Sequencing Algorithms EDA Multithreading Compilers LLVM Semiconductors Firmware Perl C Technical Leadership See 11+ \u00a0 \u00a0 See less Skills  Computer Architecture Processors SoC Functional Verification VLSI Microprocessors Verilog Debugging Intel Hardware Architecture Power Management Low-power Design Validation Voltage Regulator Power Delivery Sequencing Algorithms EDA Multithreading Compilers LLVM Semiconductors Firmware Perl C Technical Leadership See 11+ \u00a0 \u00a0 See less Computer Architecture Processors SoC Functional Verification VLSI Microprocessors Verilog Debugging Intel Hardware Architecture Power Management Low-power Design Validation Voltage Regulator Power Delivery Sequencing Algorithms EDA Multithreading Compilers LLVM Semiconductors Firmware Perl C Technical Leadership See 11+ \u00a0 \u00a0 See less Computer Architecture Processors SoC Functional Verification VLSI Microprocessors Verilog Debugging Intel Hardware Architecture Power Management Low-power Design Validation Voltage Regulator Power Delivery Sequencing Algorithms EDA Multithreading Compilers LLVM Semiconductors Firmware Perl C Technical Leadership See 11+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science 1999  \u2013 2003 Haifa University Master of Science (MSc),  Computer Science 2005  \u2013 2009 Haifa University Doctor of Philosophy (PhD) student,  Computer Science 2010  \u2013 2015 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science 1999  \u2013 2003 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science 1999  \u2013 2003 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Computer Science 1999  \u2013 2003 Haifa University Master of Science (MSc),  Computer Science 2005  \u2013 2009 Haifa University Master of Science (MSc),  Computer Science 2005  \u2013 2009 Haifa University Master of Science (MSc),  Computer Science 2005  \u2013 2009 Haifa University Doctor of Philosophy (PhD) student,  Computer Science 2010  \u2013 2015 Haifa University Doctor of Philosophy (PhD) student,  Computer Science 2010  \u2013 2015 Haifa University Doctor of Philosophy (PhD) student,  Computer Science 2010  \u2013 2015 Honors & Awards Intel Achievement Award (IAA) Intel March 2013 \"For Redefining the PC: Breakthrough Power/Performance Improvements in Haswell ULT\" \n Intel Organizational Award Intel Architecture Group July 2011 \"Jawad showed extraordinary initiative by proactively partnering with MDG Architecture to accelerate the delivery of C9/C10 technology developed for Skylake onto the Intel road map. This included frequent (every 2-3 week) intercontinental trips from IDC to OR to ensure a smooth TR and technology transfer into Haswell ULT.\" Intel Organizational Award Intel Architecture Group July 2011 This award was given to 12 people at Architecture, Design and Platform groups: \n \n\"Accelerated cross-organizational definition of power management features for Haswell ULT, resulting in line-of-sight to reducing idle power from XmW to YmW \" (X and Y are Intel confidential) Division Recognition Award Intel Architecture Group December 2011 This award was given to 10 people at Architecture Group: \n \n\"Media power reduction for Haswell and Broadwell ULT: Silicon focus For large reductions in media power, including memory interfaces, GT & media fixed-functions, power-delivery partitioning, display algorithms and buffering, display partitioning, clocking and PLL optimizations.\" Spontaneous Recognition Award Intel Power Architecture Group January 2012 \"Jawad, thanks for continuously searching and innovating in Skylake average power, for your excellent drive and for taking the risk in changing fundamentals in the current architecture. Well-done!\" Cooperation Award Intel Processors Design and Validation Groups September 2012 This award was given to myself by Design and Validation Groups: \n \n\"High quality cooperation, responsiveness & accountability with Design and Validation\" Intel Achievement Award (IAA) Intel March 2013 \"For Redefining the PC: Breakthrough Power/Performance Improvements in Haswell ULT\" \n Intel Achievement Award (IAA) Intel March 2013 \"For Redefining the PC: Breakthrough Power/Performance Improvements in Haswell ULT\" \n Intel Achievement Award (IAA) Intel March 2013 \"For Redefining the PC: Breakthrough Power/Performance Improvements in Haswell ULT\" \n Intel Organizational Award Intel Architecture Group July 2011 \"Jawad showed extraordinary initiative by proactively partnering with MDG Architecture to accelerate the delivery of C9/C10 technology developed for Skylake onto the Intel road map. This included frequent (every 2-3 week) intercontinental trips from IDC to OR to ensure a smooth TR and technology transfer into Haswell ULT.\" Intel Organizational Award Intel Architecture Group July 2011 \"Jawad showed extraordinary initiative by proactively partnering with MDG Architecture to accelerate the delivery of C9/C10 technology developed for Skylake onto the Intel road map. This included frequent (every 2-3 week) intercontinental trips from IDC to OR to ensure a smooth TR and technology transfer into Haswell ULT.\" Intel Organizational Award Intel Architecture Group July 2011 \"Jawad showed extraordinary initiative by proactively partnering with MDG Architecture to accelerate the delivery of C9/C10 technology developed for Skylake onto the Intel road map. This included frequent (every 2-3 week) intercontinental trips from IDC to OR to ensure a smooth TR and technology transfer into Haswell ULT.\" Intel Organizational Award Intel Architecture Group July 2011 This award was given to 12 people at Architecture, Design and Platform groups: \n \n\"Accelerated cross-organizational definition of power management features for Haswell ULT, resulting in line-of-sight to reducing idle power from XmW to YmW \" (X and Y are Intel confidential) Intel Organizational Award Intel Architecture Group July 2011 This award was given to 12 people at Architecture, Design and Platform groups: \n \n\"Accelerated cross-organizational definition of power management features for Haswell ULT, resulting in line-of-sight to reducing idle power from XmW to YmW \" (X and Y are Intel confidential) Intel Organizational Award Intel Architecture Group July 2011 This award was given to 12 people at Architecture, Design and Platform groups: \n \n\"Accelerated cross-organizational definition of power management features for Haswell ULT, resulting in line-of-sight to reducing idle power from XmW to YmW \" (X and Y are Intel confidential) Division Recognition Award Intel Architecture Group December 2011 This award was given to 10 people at Architecture Group: \n \n\"Media power reduction for Haswell and Broadwell ULT: Silicon focus For large reductions in media power, including memory interfaces, GT & media fixed-functions, power-delivery partitioning, display algorithms and buffering, display partitioning, clocking and PLL optimizations.\" Division Recognition Award Intel Architecture Group December 2011 This award was given to 10 people at Architecture Group: \n \n\"Media power reduction for Haswell and Broadwell ULT: Silicon focus For large reductions in media power, including memory interfaces, GT & media fixed-functions, power-delivery partitioning, display algorithms and buffering, display partitioning, clocking and PLL optimizations.\" Division Recognition Award Intel Architecture Group December 2011 This award was given to 10 people at Architecture Group: \n \n\"Media power reduction for Haswell and Broadwell ULT: Silicon focus For large reductions in media power, including memory interfaces, GT & media fixed-functions, power-delivery partitioning, display algorithms and buffering, display partitioning, clocking and PLL optimizations.\" Spontaneous Recognition Award Intel Power Architecture Group January 2012 \"Jawad, thanks for continuously searching and innovating in Skylake average power, for your excellent drive and for taking the risk in changing fundamentals in the current architecture. Well-done!\" Spontaneous Recognition Award Intel Power Architecture Group January 2012 \"Jawad, thanks for continuously searching and innovating in Skylake average power, for your excellent drive and for taking the risk in changing fundamentals in the current architecture. Well-done!\" Spontaneous Recognition Award Intel Power Architecture Group January 2012 \"Jawad, thanks for continuously searching and innovating in Skylake average power, for your excellent drive and for taking the risk in changing fundamentals in the current architecture. Well-done!\" Cooperation Award Intel Processors Design and Validation Groups September 2012 This award was given to myself by Design and Validation Groups: \n \n\"High quality cooperation, responsiveness & accountability with Design and Validation\" Cooperation Award Intel Processors Design and Validation Groups September 2012 This award was given to myself by Design and Validation Groups: \n \n\"High quality cooperation, responsiveness & accountability with Design and Validation\" Cooperation Award Intel Processors Design and Validation Groups September 2012 This award was given to myself by Design and Validation Groups: \n \n\"High quality cooperation, responsiveness & accountability with Design and Validation\" "]}