

================================================================
== Vitis HLS Report for 'covCoreWrapper_double_15_80_1_2_16_s'
================================================================
* Date:           Tue Apr 30 21:48:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    40981|    40981|  0.137 ms|  0.137 ms|  40982|  40982|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                     |                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |               Instance              |               Module               |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |covCorePart1_double_15_80_1_2_16_U0  |covCorePart1_double_15_80_1_2_16_s  |    40981|    40981|   0.137 ms|   0.137 ms|  40981|  40981|       no|
        |covCorePart2_double_15_2_16_U0       |covCorePart2_double_15_2_16_s       |     5677|     5677|  18.921 us|  18.921 us|   5677|   5677|       no|
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        0|      -|      558|      352|     -|
|Instance             |        -|     25|    11436|     5910|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     25|    11994|     6264|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        1|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |               Instance              |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |covCorePart1_double_15_80_1_2_16_U0  |covCorePart1_double_15_80_1_2_16_s  |        0|  11|  3058|  2311|    0|
    |covCorePart2_double_15_2_16_U0       |covCorePart2_double_15_2_16_s       |        0|  14|  8378|  3599|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                |                                    |        0|  25| 11436|  5910|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |cols_c_U         |        0|   68|   0|    -|     2|   32|       64|
    |rows_c_U         |        0|   68|   0|    -|     2|   32|       64|
    |values2Strm_1_U  |        0|  211|   0|    -|    32|   64|     2048|
    |values2Strm_U    |        0|  211|   0|    -|    32|   64|     2048|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |        0|  558|   0|    0|    68|  192|     4224|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|rows                   |   in|   32|     ap_none|                                      rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|                                      rows|        scalar|
|cols                   |   in|   32|     ap_none|                                      cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|                                      cols|        scalar|
|input_r_address0       |  out|   11|   ap_memory|                                   input_r|         array|
|input_r_ce0            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_d0             |  out|   64|   ap_memory|                                   input_r|         array|
|input_r_q0             |   in|   64|   ap_memory|                                   input_r|         array|
|input_r_we0            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_address1       |  out|   11|   ap_memory|                                   input_r|         array|
|input_r_ce1            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_d1             |  out|   64|   ap_memory|                                   input_r|         array|
|input_r_q1             |   in|   64|   ap_memory|                                   input_r|         array|
|input_r_we1            |  out|    1|   ap_memory|                                   input_r|         array|
|outCovMatrix_address0  |  out|    8|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_ce0       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_d0        |  out|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_q0        |   in|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_we0       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_address1  |  out|    8|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_ce1       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_d1        |  out|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_q1        |   in|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_we1       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 7 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 8 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%values2Strm = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265]   --->   Operation 9 'alloca' 'values2Strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%values2Strm_1 = alloca i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:265]   --->   Operation 10 'alloca' 'values2Strm_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 11 [2/2] (1.21ns)   --->   "%call_ln269 = call void @covCorePart1<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %values2Strm, i64 %values2Strm_1, i32 %rows_c, i32 %cols_c" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:269]   --->   Operation 11 'call' 'call_ln269' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln269 = call void @covCorePart1<double, 15, 80, 1, 2, 16>, i32 %rows_read, i32 %cols_read, i64 %input_r, i64 %values2Strm, i64 %values2Strm_1, i32 %rows_c, i32 %cols_c" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:269]   --->   Operation 12 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln270 = call void @covCorePart2<double, 15, 2, 16>, i32 %rows_c, i32 %cols_c, i64 %values2Strm, i64 %values2Strm_1, i64 %outCovMatrix" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:270]   --->   Operation 13 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %cols_c, i32 %cols_c" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 15 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c, i32 %rows_c" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 16 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 17 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln267 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:267]   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @values2Strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %values2Strm, i64 %values2Strm"   --->   Operation 20 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @values2Strm_OC_1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %values2Strm_1, i64 %values2Strm_1"   --->   Operation 22 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln270 = call void @covCorePart2<double, 15, 2, 16>, i32 %rows_c, i32 %cols_c, i64 %values2Strm, i64 %values2Strm_1, i64 %outCovMatrix" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:270]   --->   Operation 24 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln271 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\covariance.hpp:271]   --->   Operation 25 'ret' 'ret_ln271' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ outCovMatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                  (read                ) [ 00100]
rows_read                  (read                ) [ 00100]
cols_c                     (alloca              ) [ 01111]
rows_c                     (alloca              ) [ 01111]
values2Strm                (alloca              ) [ 01111]
values2Strm_1              (alloca              ) [ 01111]
call_ln269                 (call                ) [ 00000]
empty                      (specchannel         ) [ 00000]
specinterface_ln267        (specinterface       ) [ 00000]
empty_89                   (specchannel         ) [ 00000]
specinterface_ln267        (specinterface       ) [ 00000]
specdataflowpipeline_ln267 (specdataflowpipeline) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_90                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_91                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
call_ln270                 (call                ) [ 00000]
ret_ln271                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outCovMatrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outCovMatrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covCorePart1<double, 15, 80, 1, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covCorePart2<double, 15, 2, 16>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="values2Strm_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="values2Strm_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="cols_c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rows_c_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="values2Strm_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="values2Strm/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="values2Strm_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="values2Strm_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cols_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rows_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_covCorePart1_double_15_80_1_2_16_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="64" slack="0"/>
<pin id="86" dir="0" index="5" bw="64" slack="0"/>
<pin id="87" dir="0" index="6" bw="32" slack="0"/>
<pin id="88" dir="0" index="7" bw="32" slack="0"/>
<pin id="89" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_covCorePart2_double_15_2_16_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2"/>
<pin id="97" dir="0" index="2" bw="32" slack="2"/>
<pin id="98" dir="0" index="3" bw="64" slack="2"/>
<pin id="99" dir="0" index="4" bw="64" slack="2"/>
<pin id="100" dir="0" index="5" bw="64" slack="0"/>
<pin id="101" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln270/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="cols_read_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="109" class="1005" name="rows_read_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="114" class="1005" name="cols_c_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="120" class="1005" name="rows_c_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="126" class="1005" name="values2Strm_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="values2Strm "/>
</bind>
</comp>

<comp id="132" class="1005" name="values2Strm_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="values2Strm_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="68" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="107"><net_src comp="68" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="117"><net_src comp="52" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="80" pin=7"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="123"><net_src comp="56" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="80" pin=6"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="129"><net_src comp="60" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="94" pin=3"/></net>

<net id="135"><net_src comp="64" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="94" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: outCovMatrix | {3 4 }
 - Input state : 
	Port: covCoreWrapper<double, 15, 80, 1, 2, 16> : rows | {1 }
	Port: covCoreWrapper<double, 15, 80, 1, 2, 16> : cols | {1 }
	Port: covCoreWrapper<double, 15, 80, 1, 2, 16> : input_r | {1 2 }
  - Chain level:
	State 1
		call_ln269 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_covCorePart1_double_15_80_1_2_16_s_fu_80 |    11   | 4.19857 |   2512  |   1844  |
|          |    grp_covCorePart2_double_15_2_16_s_fu_94   |    14   | 5.30871 |   8385  |   2314  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |             cols_read_read_fu_68             |    0    |    0    |    0    |    0    |
|          |             rows_read_read_fu_74             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    25   | 9.50729 |  10897  |   4158  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    cols_c_reg_114   |   32   |
|  cols_read_reg_104  |   32   |
|    rows_c_reg_120   |   32   |
|  rows_read_reg_109  |   32   |
|values2Strm_1_reg_132|   64   |
| values2Strm_reg_126 |   64   |
+---------------------+--------+
|        Total        |   256  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_covCorePart1_double_15_80_1_2_16_s_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
| grp_covCorePart1_double_15_80_1_2_16_s_fu_80 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   128  ||  0.774  ||    18   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    9   |  10897 |  4158  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   10   |  11153 |  4176  |
+-----------+--------+--------+--------+--------+
